<stg><name>save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %channel = alloca i32 1

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln28_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln28

]]></Node>
<StgValue><ssdm name="sext_ln28_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln28_cast = sext i58 %sext_ln28_read

]]></Node>
<StgValue><ssdm name="sext_ln28_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:6 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_0, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:7 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_1, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:8 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_2, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:9 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_3, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:10 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_4, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:11 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_5, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:12 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_6, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:13 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_7, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:14 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_8, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:15 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_9, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:16 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_10, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:17 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_11, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:18 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_12, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:19 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_13, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:20 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_14, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:21 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_15, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:22 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_16, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:23 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_17, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:24 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_18, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:25 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_19, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:26 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_20, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:27 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_21, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:28 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_22, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:29 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_23, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:30 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_24, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:31 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_25, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:32 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_26, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:33 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_27, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:34 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_28, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:35 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_29, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:36 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_30, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
newFuncRoot:37 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %conv2d_64_weights_31, i32 1, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:38 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_31, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:39 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_30, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:40 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_29, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:41 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_28, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:42 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_27, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:43 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_26, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:44 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_25, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:45 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_24, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:46 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_23, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:47 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_22, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:48 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_21, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:49 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_20, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:50 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_19, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:51 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_18, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:52 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_17, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:53 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_16, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:54 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_15, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:55 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_14, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:56 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_13, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:57 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_12, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:58 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_11, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:59 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_10, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:60 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_9, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:61 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_8, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:62 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_7, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:63 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_6, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:64 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_5, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:65 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_4, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:66 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_3, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:67 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_2, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:68 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_1, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:69 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_0, void 

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:70 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_31, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:71 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_30, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:72 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_29, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:73 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_28, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:74 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_27, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:75 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_26, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:76 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_25, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:77 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_24, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:78 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_23, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:79 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_22, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:80 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_21, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:81 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_20, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:82 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_19, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:83 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_18, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:84 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_17, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:85 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_16, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:86 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_15, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:87 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_14, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:88 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_13, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:89 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_12, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:90 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_11, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:91 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_10, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:92 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_9, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:93 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_8, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:94 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_7, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:95 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_6, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:96 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_5, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:97 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_4, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:98 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:99 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_2, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:100 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
newFuncRoot:101 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_0, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i15 0, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i6 0, i6 %channel

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:106 %store_ln0 = store i480 0, i480 %shiftreg10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:107 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc32:0 %indvar_flatten_load = load i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc32:3 %icmp_ln28 = icmp_eq  i15 %indvar_flatten_load, i15 18432

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc32:4 %add_ln28_1 = add i15 %indvar_flatten_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:5 %br_ln28 = br i1 %icmp_ln28, void %for.inc35, void %VITIS_LOOP_32_5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc35:1 %i_load = load i10 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35:6 %icmp_ln29 = icmp_eq  i10 %i_load, i10 576

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc35:7 %select_ln28 = select i1 %icmp_ln29, i10 0, i10 %i_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="10">
<![CDATA[
for.inc35:14 %empty_140 = trunc i10 %select_ln28

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc35:16 %icmp_ln30 = icmp_eq  i4 %empty_140, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx3111.exit:0 %add_ln29 = add i10 %select_ln28, i10 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3111.exit:1 %store_ln29 = store i15 %add_ln28_1, i15 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3111.exit:3 %store_ln29 = store i10 %add_ln29, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc32:1 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln28_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0">
<![CDATA[
VITIS_LOOP_32_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
for.inc35:0 %shiftreg10_load = load i480 %shiftreg10

]]></Node>
<StgValue><ssdm name="shiftreg10_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc35:2 %channel_load = load i6 %channel

]]></Node>
<StgValue><ssdm name="channel_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc35:3 %add_ln28 = add i6 %channel_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_3_VITIS_LOOP_29_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:5 %empty_139 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18432, i64 18432, i64 18432

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
for.inc35:8 %select_ln28_1 = select i1 %icmp_ln29, i480 0, i480 %shiftreg10_load

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc35:9 %select_ln28_2 = select i1 %icmp_ln29, i6 %add_ln28, i6 %channel_load

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="6">
<![CDATA[
for.inc35:10 %trunc_ln28 = trunc i6 %select_ln28_2

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="480">
<![CDATA[
for.inc35:12 %shiftreg10_cast = zext i480 %select_ln28_1

]]></Node>
<StgValue><ssdm name="shiftreg10_cast"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="10">
<![CDATA[
for.inc35:13 %i_18_cast19 = zext i10 %select_ln28

]]></Node>
<StgValue><ssdm name="i_18_cast19"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:15 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:17 %br_ln30 = br i1 %icmp_ln30, void %for.inc32.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln30 = br void %for.inc32.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc32.split._crit_edge:0 %empty = phi i512 %gmem_addr_read, void, i512 %shiftreg10_cast, void %for.inc35

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="512">
<![CDATA[
for.inc32.split._crit_edge:1 %trunc_ln30 = trunc i512 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
for.inc32.split._crit_edge:2 %bitcast_ln30 = bitcast i32 %trunc_ln30

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc32.split._crit_edge:3 %trunc_ln30_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:4 %conv2d_64_weights_0_addr = getelementptr i32 %conv2d_64_weights_0, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:5 %conv2d_64_weights_1_addr = getelementptr i32 %conv2d_64_weights_1, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:6 %conv2d_64_weights_2_addr = getelementptr i32 %conv2d_64_weights_2, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_2_addr"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:7 %conv2d_64_weights_3_addr = getelementptr i32 %conv2d_64_weights_3, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_3_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:8 %conv2d_64_weights_4_addr = getelementptr i32 %conv2d_64_weights_4, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_4_addr"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:9 %conv2d_64_weights_5_addr = getelementptr i32 %conv2d_64_weights_5, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_5_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:10 %conv2d_64_weights_6_addr = getelementptr i32 %conv2d_64_weights_6, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_6_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:11 %conv2d_64_weights_7_addr = getelementptr i32 %conv2d_64_weights_7, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_7_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:12 %conv2d_64_weights_8_addr = getelementptr i32 %conv2d_64_weights_8, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_8_addr"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:13 %conv2d_64_weights_9_addr = getelementptr i32 %conv2d_64_weights_9, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_9_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:14 %conv2d_64_weights_10_addr = getelementptr i32 %conv2d_64_weights_10, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_10_addr"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:15 %conv2d_64_weights_11_addr = getelementptr i32 %conv2d_64_weights_11, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_11_addr"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:16 %conv2d_64_weights_12_addr = getelementptr i32 %conv2d_64_weights_12, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_12_addr"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:17 %conv2d_64_weights_13_addr = getelementptr i32 %conv2d_64_weights_13, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_13_addr"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:18 %conv2d_64_weights_14_addr = getelementptr i32 %conv2d_64_weights_14, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_14_addr"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:19 %conv2d_64_weights_15_addr = getelementptr i32 %conv2d_64_weights_15, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_15_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:20 %conv2d_64_weights_16_addr = getelementptr i32 %conv2d_64_weights_16, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_16_addr"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:21 %conv2d_64_weights_17_addr = getelementptr i32 %conv2d_64_weights_17, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_17_addr"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:22 %conv2d_64_weights_18_addr = getelementptr i32 %conv2d_64_weights_18, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_18_addr"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:23 %conv2d_64_weights_19_addr = getelementptr i32 %conv2d_64_weights_19, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_19_addr"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:24 %conv2d_64_weights_20_addr = getelementptr i32 %conv2d_64_weights_20, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_20_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:25 %conv2d_64_weights_21_addr = getelementptr i32 %conv2d_64_weights_21, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_21_addr"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:26 %conv2d_64_weights_22_addr = getelementptr i32 %conv2d_64_weights_22, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_22_addr"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:27 %conv2d_64_weights_23_addr = getelementptr i32 %conv2d_64_weights_23, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_23_addr"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:28 %conv2d_64_weights_24_addr = getelementptr i32 %conv2d_64_weights_24, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_24_addr"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:29 %conv2d_64_weights_25_addr = getelementptr i32 %conv2d_64_weights_25, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_25_addr"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:30 %conv2d_64_weights_26_addr = getelementptr i32 %conv2d_64_weights_26, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_26_addr"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:31 %conv2d_64_weights_27_addr = getelementptr i32 %conv2d_64_weights_27, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_27_addr"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:32 %conv2d_64_weights_28_addr = getelementptr i32 %conv2d_64_weights_28, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_28_addr"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:33 %conv2d_64_weights_29_addr = getelementptr i32 %conv2d_64_weights_29, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_29_addr"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:34 %conv2d_64_weights_30_addr = getelementptr i32 %conv2d_64_weights_30, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_30_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split._crit_edge:35 %conv2d_64_weights_31_addr = getelementptr i32 %conv2d_64_weights_31, i64 0, i64 %i_18_cast19

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_31_addr"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc32.split._crit_edge:36 %switch_ln30 = switch i5 %trunc_ln28, void %arrayidx3111.case.31, i5 0, void %arrayidx3111.case.0, i5 1, void %arrayidx3111.case.1, i5 2, void %arrayidx3111.case.2, i5 3, void %arrayidx3111.case.3, i5 4, void %arrayidx3111.case.4, i5 5, void %arrayidx3111.case.5, i5 6, void %arrayidx3111.case.6, i5 7, void %arrayidx3111.case.7, i5 8, void %arrayidx3111.case.8, i5 9, void %arrayidx3111.case.9, i5 10, void %arrayidx3111.case.10, i5 11, void %arrayidx3111.case.11, i5 12, void %arrayidx3111.case.12, i5 13, void %arrayidx3111.case.13, i5 14, void %arrayidx3111.case.14, i5 15, void %arrayidx3111.case.15, i5 16, void %arrayidx3111.case.16, i5 17, void %arrayidx3111.case.17, i5 18, void %arrayidx3111.case.18, i5 19, void %arrayidx3111.case.19, i5 20, void %arrayidx3111.case.20, i5 21, void %arrayidx3111.case.21, i5 22, void %arrayidx3111.case.22, i5 23, void %arrayidx3111.case.23, i5 24, void %arrayidx3111.case.24, i5 25, void %arrayidx3111.case.25, i5 26, void %arrayidx3111.case.26, i5 27, void %arrayidx3111.case.27, i5 28, void %arrayidx3111.case.28, i5 29, void %arrayidx3111.case.29, i5 30, void %arrayidx3111.case.30

]]></Node>
<StgValue><ssdm name="switch_ln30"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.30:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_30_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.30:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.29:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_29_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.29:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.28:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_28_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.28:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.27:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_27_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.27:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.26:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_26_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.26:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.25:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_25_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.25:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.24:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_24_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.24:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.23:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_23_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.23:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.22:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_22_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.22:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.21:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_21_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.21:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.20:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_20_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.20:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.19:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_19_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.19:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.18:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_18_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.18:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.17:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_17_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.17:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.16:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_16_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.16:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.15:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_15_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.15:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.14:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_14_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.14:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.13:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_13_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.13:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.12:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_12_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.12:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.11:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_11_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.11:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.10:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_10_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.10:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.9:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_9_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.9:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.8:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_8_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.8:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.7:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_7_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.7:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.6:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_6_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.6:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.5:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_5_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.5:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.4:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_4_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.4:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.3:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_3_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.3:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.2:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_2_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.2:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.1:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.1:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.0:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_0_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.0:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3111.case.31:0 %store_ln30 = store i32 %bitcast_ln30, i10 %conv2d_64_weights_31_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln28" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.case.31:1 %br_ln30 = br void %arrayidx3111.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3111.exit:2 %store_ln29 = store i6 %select_ln28_2, i6 %channel

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3111.exit:4 %store_ln29 = store i480 %trunc_ln30_1, i480 %shiftreg10

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3111.exit:5 %br_ln29 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
