Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Oct 16 04:27:41 2016
| Host         : Sakinder-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file S:/GoogleDrive/firmware/mars/m_s_r_0_0/outputs/rpt/post_route_timing_summary2.rpt
| Design       : top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.503      -19.146                     63                  226        0.063        0.000                      0                  226        0.278        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                    ------------         ----------      --------------
clk_ref_p                                                                                                                                                                {0.000 2.500}        5.000           200.000         
qdriip_cq_p[0]                                                                                                                                                           {0.000 1.111}        2.222           450.045         
sys_clk_p                                                                                                                                                                {0.000 3.332}        6.665           150.038         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                          {0.278 1.389}        2.222           450.112         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                           {0.000 1.111}        2.222           450.113         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 1.111}        2.222           450.113         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 2.222}        4.443           225.056         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk       {0.000 1.111}        2.222           450.113         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {0.000 2.222}        4.443           225.056         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk       {0.000 1.111}        2.222           450.113         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {0.000 2.222}        4.443           225.056         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 1.111}        2.222           450.113         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 2.222}        4.443           225.056         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                           {0.972 3.194}        35.547          28.132          
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                        {0.000 2.222}        4.443           225.056         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                         {0.000 2.222}        4.443           225.056         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                        {0.000 3.332}        6.665           150.038         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                                                                                                                                                                  1.832        0.000                       0                     1  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                                                                                                                                                                            0.278        0.000                       0                     7  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                                 1.153        0.000                      0                    2        0.314        0.000                      0                    2        0.576        0.000                       0                     7  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         1.152        0.000                       0                    11  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        1.461        0.000                      0                   44        0.691        0.000                      0                   44        1.307        0.000                       0                    12  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk                                                                                                                                                         1.152        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv        1.470        0.000                      0                   36        0.538        0.000                      0                   36        1.307        0.000                       0                    10  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk                                                                                                                                                         1.152        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        2.150        0.000                      0                   40        0.287        0.000                      0                   40        1.307        0.000                       0                    11  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         1.152        0.000                       0                    12  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        2.055        0.000                      0                   48        0.120        0.000                      0                   48        1.307        0.000                       0                    13  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                                                                                                                                                                             1.150        0.000                       0                     7  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                                                                                                                                                                          0.822        0.000                       0                     3  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                               3.102        0.000                      0                    8        0.289        0.000                      0                    8        0.972        0.000                       0                    17  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                                                                                                                                                                          5.594        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                         To Clock                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                         --------                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                             0.746        0.000                      0                    2        0.485        0.000                      0                    2  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv       -0.491      -11.213                     36                   56        0.094        0.000                      0                   56  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv       -0.503       -7.932                     27                   46        0.094        0.000                      0                   46  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        0.178        0.000                      0                   51        0.063        0.000                      0                   51  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        0.110        0.000                      0                   61        0.084        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.665
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         6.665       5.594      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        6.665       45.968     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.500         3.332       1.832      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.500         3.332       1.832      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
Waveform(ns):       { 0.278 1.389 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         2.222       1.150      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         2.222       0.278      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         1.111       0.629      PHASER_REF_X1Y6       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         1.111       0.629      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@2.222ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.576ns (49.357%)  route 0.591ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 5.180 - 2.222 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.968     3.062    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.638 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.591     4.229    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     3.000 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     4.033    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.106 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.074     5.180    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.268     5.448    
                         clock uncertainty           -0.058     5.390    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     5.382    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.340ns (55.465%)  route 0.273ns (44.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.170ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.401     1.364    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.704 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.273     1.977    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.596     1.700    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.170     1.530    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.663    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071         2.222       1.151      PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       2.222       157.778    PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.111       0.576      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.111       0.576      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.222       1.152      OLOGIC_X1Y204  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.443ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.552ns (19.393%)  route 2.294ns (80.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 10.803 - 4.443 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.962     3.056    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     6.296 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.437 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     6.437    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.552     6.989 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[7]
                         net (fo=1, routed)           2.294     9.283    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[7]
    OLOGIC_X1Y204        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.860     7.187    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.354 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.487 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    10.803    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y204        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.393    11.195    
                         clock uncertainty           -0.058    11.138    
    OLOGIC_X1Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.744    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.154ns (17.387%)  route 0.732ns (82.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.404     1.367    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.264 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.347 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.347    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.154     4.501 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q1[0]
                         net (fo=1, routed)           0.732     5.233    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1[0]
    OLOGIC_X1Y244        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.456     1.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.516 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.604 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.173     4.778    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y244        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.257     4.520    
    OLOGIC_X1Y244        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.541    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.541    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  0.691    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         4.443       2.317      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070         2.222       1.152      OLOGIC_X1Y344  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk/C



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.443ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.552ns (19.486%)  route 2.281ns (80.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns = ( 10.789 - 4.443 ) 
    Source Clock Delay      (SCD):    6.427ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.952     3.046    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     6.286 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.427 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     6.427    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.552     6.979 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q7[3]
                         net (fo=1, routed)           2.281     9.259    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7[3]
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.851     7.178    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.345 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.478 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    10.789    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.392    11.181    
                         clock uncertainty           -0.058    11.123    
    OLOGIC_X1Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.729    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  1.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.155ns (21.253%)  route 0.574ns (78.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.395     1.358    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.255 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.338 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.338    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.155     4.493 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q4[0]
                         net (fo=1, routed)           0.574     5.067    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4[0]
    OLOGIC_X1Y289        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.446     1.550    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.506 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.594 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.171     4.765    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y289        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.256     4.509    
    OLOGIC_X1Y289        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.530    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.530    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         4.443       2.317      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.222       1.152      OLOGIC_X1Y245  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.443ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.552ns (25.615%)  route 1.603ns (74.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 11.010 - 4.443 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     6.532 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.673 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.673    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.552     7.225 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[3]
                         net (fo=1, routed)           1.603     8.828    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[3]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.069     7.396    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.563 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.696 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    11.010    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.420    11.429    
                         clock uncertainty           -0.058    11.372    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.978    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  2.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.156ns (32.510%)  route 0.324ns (67.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.390 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.473 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.473    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.156     4.629 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q5[4]
                         net (fo=1, routed)           0.324     4.953    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5[4]
    OLOGIC_X1Y245        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.659 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.747 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     4.919    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y245        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.274     4.645    
    OLOGIC_X1Y245        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     4.666    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.666    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         4.443       2.317      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.222       1.152      OLOGIC_X1Y228  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.443ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.552ns (24.493%)  route 1.702ns (75.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 11.013 - 4.443 ) 
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     6.532 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     6.673 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     6.673    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.552     7.225 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q2[3]
                         net (fo=1, routed)           1.702     8.926    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2[3]
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.069     7.396    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.563 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.696 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    11.013    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.420    11.433    
                         clock uncertainty           -0.058    11.376    
    OLOGIC_X1Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.982    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  2.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.155ns (45.855%)  route 0.183ns (54.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.390 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     4.473 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.473    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.155     4.628 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q8[2]
                         net (fo=1, routed)           0.183     4.811    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8[2]
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.659 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.747 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, routed)          0.197     4.944    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.274     4.670    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     4.691    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.811    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         4.443       2.317      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.222       1.307      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
Waveform(ns):       { 0.972 3.194 }
Period(ns):         35.547
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.071         35.547      34.476     PLLE2_ADV_X1Y6        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       35.547      124.453    PLLE2_ADV_X1Y6        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.222       1.150      PHASER_OUT_PHY_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.409         4.443       3.035      BUFHCE_X1Y72     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.443       95.557     MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.222       0.822      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.222       0.822      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/D9[2]
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.443ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.223ns (23.993%)  route 0.706ns (76.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 8.155 - 4.443 ) 
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.812     4.186    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.189    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=15, routed)          1.841     4.116    clk
    SLICE_X171Y335       FDRE                                         r  u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y335       FDRE (Prop_fdre_C_Q)         0.223     4.339 r  u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/Q
                         net (fo=6, routed)           0.706     5.045    u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS[8]
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.058     7.385    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     7.451 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.742     8.193    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.744     4.449 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.003     6.452    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.535 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=15, routed)          1.620     8.155    clk
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/WRCLK
                         clock pessimism              0.366     8.521    
                         clock uncertainty           -0.051     8.470    
    OUT_FIFO_X1Y26       OUT_FIFO (Setup_out_fifo_WRCLK_D9[2])
                                                     -0.323     8.147    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  3.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.222ns period=4.443ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/D8[1]
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.100ns (32.498%)  route 0.208ns (67.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.357    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.365     1.745    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.034    -0.289 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.166     0.877    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=15, routed)          0.857     1.760    clk
    SLICE_X171Y335       FDRE                                         r  u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y335       FDRE (Prop_fdre_C_Q)         0.100     1.860 r  u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]/Q
                         net (fo=6, routed)           0.208     2.068    u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS[8]
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/D8[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.458     1.562    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.607 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.528     2.135    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.392    -0.257 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.244     0.987    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.017 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=15, routed)          1.136     2.153    clk
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/WRCLK
                         clock pessimism             -0.347     1.806    
    OUT_FIFO_X1Y26       OUT_FIFO (Hold_out_fifo_WRCLK_D8[1])
                                                     -0.027     1.779    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
Waveform(ns):       { 0.000 2.222 }
Period(ns):         4.443
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500         4.443       1.943      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       4.443       95.557     MMCME2_ADV_X1Y6   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250         2.222       0.972      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250         2.222       0.972      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
Waveform(ns):       { 0.000 3.332 }
Period(ns):         6.665
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         6.665       5.594      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.665       45.968     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@0.972ns fall@3.194ns period=35.547ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@2.222ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise@0.972ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 5.180 - 2.222 ) 
    Source Clock Delay      (SCD):    2.094ns = ( 3.066 - 0.972 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise edge)
                                                      0.972     0.972 r  
    H9                                                0.000     0.972 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.972    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     1.852 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.989    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.066 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=6, routed)           1.204     4.270    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     3.000 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     4.033    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.106 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.074     5.180    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.210     5.390    
                         clock uncertainty           -0.206     5.184    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     5.016    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  0.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@0.972ns fall@3.194ns period=35.547ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -0.972ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise@0.972ns)
  Data Path Delay:        1.074ns  (logic 0.000ns (0.000%)  route 1.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    1.884ns = ( 2.856 - 0.972 ) 
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise edge)
                                                      0.972     0.972 r  
    H9                                                0.000     0.972 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.972    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     1.750 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     2.783    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.856 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=6, routed)           1.074     3.930    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.204     3.298    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.210     3.088    
                         clock uncertainty            0.206     3.294    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151     3.445    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :           36  Failing Endpoints,  Worst Slack       -0.491ns,  Total Violation      -11.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@2.222ns)
  Data Path Delay:        2.709ns  (logic 0.415ns (15.317%)  route 2.294ns (84.683%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.359ns = ( 10.803 - 4.443 ) 
    Source Clock Delay      (SCD):    6.296ns = ( 8.517 - 2.222 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.102 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     4.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.316 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.962     5.278    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     8.517 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.818 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.818    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDEN_Q5[7])
                                                      0.114     8.932 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[7]
                         net (fo=1, routed)           2.294    11.227    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[7]
    OLOGIC_X1Y204        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.860     7.187    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.354 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.487 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    10.803    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y204        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.385    11.187    
                         clock uncertainty           -0.058    11.130    
    OLOGIC_X1Y204        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.736    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.404     1.367    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.264 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.436 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.436    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.456     1.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.516 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.604 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     4.604    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                         clock pessimism             -0.252     4.352    
    OUT_FIFO_X1Y26       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.342    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :           27  Failing Endpoints,  Worst Slack       -0.503ns,  Total Violation       -7.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@2.222ns)
  Data Path Delay:        2.717ns  (logic 0.436ns (16.048%)  route 2.281ns (83.952%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.345ns = ( 10.789 - 4.443 ) 
    Source Clock Delay      (SCD):    6.286ns = ( 8.507 - 2.222 ) 
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.102 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     4.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.316 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.952     5.268    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     8.507 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.808 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.808    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDEN_Q7[3])
                                                      0.135     8.943 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q7[3]
                         net (fo=1, routed)           2.281    11.224    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7[3]
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.851     7.178    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.345 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.478 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    10.789    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.384    11.173    
                         clock uncertainty           -0.058    11.115    
    OLOGIC_X1Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.721    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -11.224    
  -------------------------------------------------------------------
                         slack                                 -0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.395     1.358    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.255 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     4.427 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.427    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.446     1.550    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.506 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.594 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, routed)          0.000     4.594    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                         clock pessimism             -0.251     4.343    
    OUT_FIFO_X1Y27       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     4.333    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@2.222ns)
  Data Path Delay:        2.039ns  (logic 0.436ns (21.383%)  route 1.603ns (78.617%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.566ns = ( 11.010 - 4.443 ) 
    Source Clock Delay      (SCD):    6.532ns = ( 8.753 - 2.222 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.102 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     4.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.316 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.198     5.514    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     8.753 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.054 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.054    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDEN_Q9[3])
                                                      0.135     9.189 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[3]
                         net (fo=1, routed)           1.603    10.792    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[3]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.069     7.396    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.563 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.696 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    11.010    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.412    11.421    
                         clock uncertainty           -0.058    11.364    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.970    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.272ns (29.249%)  route 0.658ns (70.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.390 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.662 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=11, routed)          0.658     5.320    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst
    OLOGIC_X1Y247        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.659 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.747 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     4.919    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y247        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.269     4.650    
    OLOGIC_X1Y247        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     5.257    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.257    
                         arrival time                           5.320    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@4.443ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@2.222ns)
  Data Path Delay:        2.111ns  (logic 0.409ns (19.377%)  route 1.702ns (80.623%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.570ns = ( 11.013 - 4.443 ) 
    Source Clock Delay      (SCD):    6.532ns = ( 8.753 - 2.222 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      2.222     2.222 r  
    H9                                                0.000     2.222 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.222    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.102 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.137     4.239    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.316 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.198     5.514    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.240     8.753 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.054 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.054    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDEN_Q2[3])
                                                      0.108     9.162 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q2[3]
                         net (fo=1, routed)           1.702    10.864    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2[3]
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      4.443     4.443 r  
    H9                                                0.000     4.443 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     4.443    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     5.221 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.033     6.254    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.327 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           1.069     7.396    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.167    10.563 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.696 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    11.013    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.412    11.425    
                         clock uncertainty           -0.058    11.368    
    OLOGIC_X1Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.394    10.974    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.974    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  0.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.222ns period=4.443ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.272ns (28.542%)  route 0.681ns (71.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.269ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.550     0.913    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.530     1.493    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.897     4.390 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     4.662 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=13, routed)          0.681     5.343    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst
    OLOGIC_X1Y234        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.607     1.051    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.104 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=6, routed)           0.599     1.703    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.956     4.659 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     4.747 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.174     4.922    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y234        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.269     4.652    
    OLOGIC_X1Y234        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     5.259    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -5.259    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.084    





