

================================================================
== Vitis HLS Report for 'decision_function_24'
================================================================
* Date:           Tue Mar 11 16:16:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_12_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_12_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_12_val_read, i18 1378" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_681 = icmp_slt  i18 %x_13_val_read, i18 983" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_681' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_682 = icmp_slt  i18 %x_0_val_read, i18 260170" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_682' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_683 = icmp_slt  i18 %x_12_val_read, i18 771" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_683' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_684 = icmp_slt  i18 %x_12_val_read, i18 883" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_684' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_685 = icmp_slt  i18 %x_10_val_read, i18 1009" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_685' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_686 = icmp_slt  i18 %x_14_val_read, i18 260922" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_686' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_687 = icmp_slt  i18 %x_14_val_read, i18 1872" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_687' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_688 = icmp_slt  i18 %x_9_val_read, i18 201" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_688' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_689 = icmp_slt  i18 %x_14_val_read, i18 2357" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_689' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_690 = icmp_slt  i18 %x_4_val_read, i18 1947" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_690' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_691 = icmp_slt  i18 %x_1_val_read, i18 996" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_691' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_692 = icmp_slt  i18 %x_3_val_read, i18 261283" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_692' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_693 = icmp_slt  i18 %x_2_val_read, i18 261025" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_693' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_694 = icmp_slt  i18 %x_14_val_read, i18 1758" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_694' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_695 = icmp_slt  i18 %x_2_val_read, i18 2038" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_695' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_696 = icmp_slt  i18 %x_1_val_read, i18 216" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_696' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_697 = icmp_slt  i18 %x_14_val_read, i18 261981" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_697' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_698 = icmp_slt  i18 %x_15_val_read, i18 359" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_698' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_699 = icmp_slt  i18 %x_1_val_read, i18 439" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_699' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_700 = icmp_slt  i18 %x_1_val_read, i18 261062" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_700' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_701 = icmp_slt  i18 %x_14_val_read, i18 1798" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_701' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_702 = icmp_slt  i18 %x_12_val_read, i18 1459" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_702' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_703 = icmp_slt  i18 %x_5_val_read, i18 5689" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_703' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_704 = icmp_slt  i18 %x_5_val_read, i18 261511" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_704' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_705 = icmp_slt  i18 %x_3_val_read, i18 261284" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_705' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_706 = icmp_slt  i18 %x_14_val_read, i18 261050" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_706' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_707 = icmp_slt  i18 %x_14_val_read, i18 260944" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_707' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 49 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_681, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln102_656 = and i1 %icmp_ln86_682, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 51 'and' 'and_ln102_656' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_135)   --->   "%xor_ln104_330 = xor i1 %icmp_ln86_682, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_135 = and i1 %xor_ln104_330, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_135' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_657 = and i1 %icmp_ln86_683, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_657' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_659 = and i1 %icmp_ln86_685, i1 %and_ln102_656" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_659' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_661 = and i1 %icmp_ln86_687, i1 %and_ln102_657" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_661' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_664 = and i1 %icmp_ln86_690, i1 %and_ln102_659" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_664' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_329 = xor i1 %icmp_ln86_681, i1 1" [firmware/BDT.h:104]   --->   Operation 58 'xor' 'xor_ln104_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_329" [firmware/BDT.h:104]   --->   Operation 59 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_136)   --->   "%xor_ln104_331 = xor i1 %icmp_ln86_683, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_136 = and i1 %and_ln102, i1 %xor_ln104_331" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_658 = and i1 %icmp_ln86_684, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_658' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%xor_ln104_335 = xor i1 %icmp_ln86_687, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_662 = and i1 %icmp_ln86_688, i1 %and_ln104_136" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_662' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_660)   --->   "%and_ln102_668 = and i1 %icmp_ln86_694, i1 %and_ln102_661" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%and_ln102_669 = and i1 %icmp_ln86_695, i1 %xor_ln104_335" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%and_ln102_670 = and i1 %and_ln102_669, i1 %and_ln102_657" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_660)   --->   "%or_ln117 = or i1 %and_ln102_664, i1 %and_ln102_668" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_660)   --->   "%xor_ln117 = xor i1 %and_ln102_664, i1 1" [firmware/BDT.h:117]   --->   Operation 69 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_660)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_622 = or i1 %and_ln102_664, i1 %and_ln102_661" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_622' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_660)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 72 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%or_ln117_623 = or i1 %or_ln117_622, i1 %and_ln102_670" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_660 = select i1 %or_ln117_622, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117_660' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%zext_ln117_73 = zext i2 %select_ln117_660" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%or_ln117_624 = or i1 %and_ln102_664, i1 %and_ln102_657" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_624' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_662)   --->   "%select_ln117_661 = select i1 %or_ln117_623, i3 %zext_ln117_73, i3 4" [firmware/BDT.h:117]   --->   Operation 77 'select' 'select_ln117_661' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_662 = select i1 %or_ln117_624, i3 %select_ln117_661, i3 5" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_662' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_626 = or i1 %or_ln117_624, i1 %and_ln102_662" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_626' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln117_628 = or i1 %and_ln102_664, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_628' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%xor_ln104_336 = xor i1 %icmp_ln86_688, i1 1" [firmware/BDT.h:104]   --->   Operation 81 'xor' 'xor_ln104_336' <Predicate = (or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_663 = and i1 %icmp_ln86_689, i1 %and_ln102_658" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_663' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_664)   --->   "%and_ln102_671 = and i1 %icmp_ln86_696, i1 %and_ln102_662" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_671' <Predicate = (or_ln117_626 & or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%and_ln102_683 = and i1 %icmp_ln86_697, i1 %xor_ln104_336" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_683' <Predicate = (or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%and_ln102_672 = and i1 %and_ln102_683, i1 %and_ln104_136" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_672' <Predicate = (or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%and_ln102_673 = and i1 %icmp_ln86_698, i1 %and_ln102_663" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_664)   --->   "%or_ln117_625 = or i1 %or_ln117_624, i1 %and_ln102_671" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_625' <Predicate = (or_ln117_626 & or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_664)   --->   "%select_ln117_663 = select i1 %or_ln117_625, i3 %select_ln117_662, i3 6" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_663' <Predicate = (or_ln117_626 & or_ln117_628)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%or_ln117_627 = or i1 %or_ln117_626, i1 %and_ln102_672" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_627' <Predicate = (or_ln117_628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_664 = select i1 %or_ln117_626, i3 %select_ln117_663, i3 7" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_664' <Predicate = (or_ln117_628)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%zext_ln117_74 = zext i3 %select_ln117_664" [firmware/BDT.h:117]   --->   Operation 91 'zext' 'zext_ln117_74' <Predicate = (or_ln117_628)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_666)   --->   "%select_ln117_665 = select i1 %or_ln117_627, i4 %zext_ln117_74, i4 8" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_665' <Predicate = (or_ln117_628)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%or_ln117_629 = or i1 %or_ln117_628, i1 %and_ln102_673" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_666 = select i1 %or_ln117_628, i4 %select_ln117_665, i4 9" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_666' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns)   --->   "%or_ln117_630 = or i1 %or_ln117_628, i1 %and_ln102_663" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_630' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_668)   --->   "%select_ln117_667 = select i1 %or_ln117_629, i4 %select_ln117_666, i4 10" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_668 = select i1 %or_ln117_630, i4 %select_ln117_667, i4 11" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_668' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_632 = or i1 %or_ln117_628, i1 %and_ln102_658" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_632' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%xor_ln104_332 = xor i1 %icmp_ln86_684, i1 1" [firmware/BDT.h:104]   --->   Operation 99 'xor' 'xor_ln104_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_137)   --->   "%xor_ln104_333 = xor i1 %icmp_ln86_685, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_137 = and i1 %and_ln102_656, i1 %xor_ln104_333" [firmware/BDT.h:104]   --->   Operation 101 'and' 'and_ln104_137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln102_660 = and i1 %icmp_ln86_686, i1 %and_ln104_135" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_660' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_138)   --->   "%xor_ln104_334 = xor i1 %icmp_ln86_686, i1 1" [firmware/BDT.h:104]   --->   Operation 103 'xor' 'xor_ln104_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_138 = and i1 %and_ln104_135, i1 %xor_ln104_334" [firmware/BDT.h:104]   --->   Operation 104 'and' 'and_ln104_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%xor_ln104_337 = xor i1 %icmp_ln86_689, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_337' <Predicate = (or_ln117_632)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_674)   --->   "%xor_ln104_338 = xor i1 %icmp_ln86_690, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_665 = and i1 %icmp_ln86_691, i1 %and_ln104_137" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_665' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%and_ln102_684 = and i1 %icmp_ln86_699, i1 %xor_ln104_337" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_684' <Predicate = (or_ln117_632)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%and_ln102_674 = and i1 %and_ln102_684, i1 %and_ln102_658" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_674' <Predicate = (or_ln117_632)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%and_ln102_685 = and i1 %icmp_ln86_700, i1 %xor_ln104_332" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%and_ln102_675 = and i1 %and_ln102_685, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_674)   --->   "%and_ln102_686 = and i1 %icmp_ln86_701, i1 %xor_ln104_338" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_674)   --->   "%and_ln102_676 = and i1 %and_ln102_686, i1 %and_ln102_659" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%or_ln117_631 = or i1 %or_ln117_630, i1 %and_ln102_674" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_631' <Predicate = (or_ln117_632)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_670)   --->   "%select_ln117_669 = select i1 %or_ln117_631, i4 %select_ln117_668, i4 12" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_669' <Predicate = (or_ln117_632)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%or_ln117_633 = or i1 %or_ln117_632, i1 %and_ln102_675" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_670 = select i1 %or_ln117_632, i4 %select_ln117_669, i4 13" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_670' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln117_634 = or i1 %and_ln102_664, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_634' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%select_ln117_671 = select i1 %or_ln117_633, i4 %select_ln117_670, i4 14" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_672)   --->   "%zext_ln117_75 = zext i4 %select_ln117_671" [firmware/BDT.h:117]   --->   Operation 120 'zext' 'zext_ln117_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_674)   --->   "%or_ln117_635 = or i1 %or_ln117_634, i1 %and_ln102_676" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_672 = select i1 %or_ln117_634, i5 %zext_ln117_75, i5 17" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_672' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln117_636 = or i1 %and_ln102_659, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_636' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_674)   --->   "%select_ln117_673 = select i1 %or_ln117_635, i5 %select_ln117_672, i5 18" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_673' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_674 = select i1 %or_ln117_636, i5 %select_ln117_673, i5 19" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_674' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_638 = or i1 %or_ln117_636, i1 %and_ln102_665" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_638' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_640 = or i1 %and_ln102_656, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_640' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_678)   --->   "%xor_ln104_339 = xor i1 %icmp_ln86_691, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_339' <Predicate = (or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln102_666 = and i1 %icmp_ln86_692, i1 %and_ln102_660" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_666' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_676)   --->   "%and_ln102_677 = and i1 %icmp_ln86_702, i1 %and_ln102_665" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_677' <Predicate = (or_ln117_638 & or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_678)   --->   "%and_ln102_687 = and i1 %icmp_ln86_703, i1 %xor_ln104_339" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_687' <Predicate = (or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_678)   --->   "%and_ln102_678 = and i1 %and_ln102_687, i1 %and_ln104_137" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_678' <Predicate = (or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_680)   --->   "%and_ln102_679 = and i1 %icmp_ln86_704, i1 %and_ln102_666" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_676)   --->   "%or_ln117_637 = or i1 %or_ln117_636, i1 %and_ln102_677" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_637' <Predicate = (or_ln117_638 & or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_676)   --->   "%select_ln117_675 = select i1 %or_ln117_637, i5 %select_ln117_674, i5 20" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_675' <Predicate = (or_ln117_638 & or_ln117_640)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_678)   --->   "%or_ln117_639 = or i1 %or_ln117_638, i1 %and_ln102_678" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_639' <Predicate = (or_ln117_640)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_676 = select i1 %or_ln117_638, i5 %select_ln117_675, i5 21" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_676' <Predicate = (or_ln117_640)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_678)   --->   "%select_ln117_677 = select i1 %or_ln117_639, i5 %select_ln117_676, i5 22" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_677' <Predicate = (or_ln117_640)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_680)   --->   "%or_ln117_641 = or i1 %or_ln117_640, i1 %and_ln102_679" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_678 = select i1 %or_ln117_640, i5 %select_ln117_677, i5 23" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_678' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_642 = or i1 %or_ln117_640, i1 %and_ln102_666" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_642' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_680)   --->   "%select_ln117_679 = select i1 %or_ln117_641, i5 %select_ln117_678, i5 24" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_680 = select i1 %or_ln117_642, i5 %select_ln117_679, i5 25" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_680' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_682)   --->   "%xor_ln104_340 = xor i1 %icmp_ln86_692, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_667 = and i1 %icmp_ln86_693, i1 %and_ln104_138" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_667' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_682)   --->   "%and_ln102_688 = and i1 %icmp_ln86_705, i1 %xor_ln104_340" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_682)   --->   "%and_ln102_680 = and i1 %and_ln102_688, i1 %and_ln102_660" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_684)   --->   "%and_ln102_681 = and i1 %icmp_ln86_706, i1 %and_ln102_667" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_682)   --->   "%or_ln117_643 = or i1 %or_ln117_642, i1 %and_ln102_680" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_644 = or i1 %or_ln117_640, i1 %and_ln102_660" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_644' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_682)   --->   "%select_ln117_681 = select i1 %or_ln117_643, i5 %select_ln117_680, i5 26" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_684)   --->   "%or_ln117_645 = or i1 %or_ln117_644, i1 %and_ln102_681" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_682 = select i1 %or_ln117_644, i5 %select_ln117_681, i5 27" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_682' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_646 = or i1 %or_ln117_644, i1 %and_ln102_667" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_646' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_684)   --->   "%select_ln117_683 = select i1 %or_ln117_645, i5 %select_ln117_682, i5 28" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_684 = select i1 %or_ln117_646, i5 %select_ln117_683, i5 29" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_684' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 157 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_341 = xor i1 %icmp_ln86_693, i1 1" [firmware/BDT.h:104]   --->   Operation 158 'xor' 'xor_ln104_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_689 = and i1 %icmp_ln86_707, i1 %xor_ln104_341" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_682 = and i1 %and_ln102_689, i1 %and_ln104_138" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_647 = or i1 %or_ln117_646, i1 %and_ln102_682" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_685 = select i1 %or_ln117_647, i5 %select_ln117_684, i5 30" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i5, i5 0, i13 7914, i5 1, i13 8191, i5 2, i13 128, i5 3, i13 8044, i5 4, i13 5, i5 5, i13 7742, i5 6, i13 8021, i5 7, i13 3, i5 8, i13 8116, i5 9, i13 58, i5 10, i13 275, i5 11, i13 7438, i5 12, i13 8097, i5 13, i13 8034, i5 14, i13 19, i5 15, i13 1548, i5 16, i13 361, i5 17, i13 1873, i5 18, i13 210, i5 19, i13 445, i5 20, i13 96, i5 21, i13 8108, i5 22, i13 939, i5 23, i13 8103, i5 24, i13 131, i5 25, i13 3334, i5 26, i13 646, i5 27, i13 7826, i5 28, i13 409, i5 29, i13 376, i5 30, i13 8080, i13 0, i5 %select_ln117_685" [firmware/BDT.h:118]   --->   Operation 163 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i13 %agg_result" [firmware/BDT.h:122]   --->   Operation 164 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_12_val_read', firmware/BDT.h:86) on port 'x_12_val' (firmware/BDT.h:86) [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [26]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [54]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_657', firmware/BDT.h:102) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_661', firmware/BDT.h:102) [72]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_622', firmware/BDT.h:117) [111]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_660', firmware/BDT.h:117) [114]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_661', firmware/BDT.h:117) [117]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_662', firmware/BDT.h:117) [119]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_671', firmware/BDT.h:102) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_625', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_663', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_664', firmware/BDT.h:117) [123]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_665', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_666', firmware/BDT.h:117) [128]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_667', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_668', firmware/BDT.h:117) [132]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_337', firmware/BDT.h:104) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_684', firmware/BDT.h:102) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_674', firmware/BDT.h:102) [94]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_631', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_669', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_670', firmware/BDT.h:117) [136]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_671', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_672', firmware/BDT.h:117) [141]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_673', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_674', firmware/BDT.h:117) [145]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_677', firmware/BDT.h:102) [99]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_637', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_675', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_676', firmware/BDT.h:117) [149]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_677', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_678', firmware/BDT.h:117) [153]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_679', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_680', firmware/BDT.h:117) [157]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_644', firmware/BDT.h:117) [158]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_682', firmware/BDT.h:117) [161]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_683', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_684', firmware/BDT.h:117) [165]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_341', firmware/BDT.h:104) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_689', firmware/BDT.h:102) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_682', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_647', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_685', firmware/BDT.h:117) [166]  (0.000 ns)
	'sparsemux' operation 13 bit ('agg_result', firmware/BDT.h:118) [167]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
