Qflow static timing analysis logfile created on Tue Nov 25 08:20:04 PM KST 2025
Running vesta static timing analysis
vesta --long nco.rtlnopwr.v /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.4.100
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "etri05_stdcells"
End of library at line 6613
Lib read /usr/local/share/qflow/tech/etri050/etri05_stdcells.lib:  Processed 6615 lines.
Parsing module "nco"
Verilog netlist read:  Processed 114535 lines.
Number of paths analyzed:  718

Top 20 maximum delay paths:
Path _12591_/CLK to _12560_/D delay 4925.19 ps
      0.0 ps                 clk_bF$buf60: CLKBUF1_insert47/Y -> _12591_/CLK
    412.6 ps  \genblk1[5].u_ce.Yin12b [4]:          _12591_/Q -> _11878_/A
    696.7 ps                       _4445_:          _11878_/Y -> _12066_/B
    964.0 ps                       _4625_:          _12066_/Y -> _12071_/B
   1111.0 ps                       _4630_:          _12071_/Y -> _12073_/A
   1250.0 ps                       _4632_:          _12073_/Y -> _12074_/B
   1566.2 ps                       _4633_:          _12074_/Y -> _12157_/B
   1880.3 ps                       _4712_:          _12157_/Y -> _12160_/B
   2158.0 ps                       _4715_:          _12160_/Y -> _12193_/C
   2414.2 ps                       _4746_:          _12193_/Y -> _12227_/B
   2594.5 ps                       _4779_:          _12227_/Y -> _12228_/B
   2729.1 ps                       _4780_:          _12228_/Y -> _12229_/C
   2882.8 ps                       _4781_:          _12229_/Y -> _12233_/A
   3144.3 ps                       _4785_:          _12233_/Y -> _12239_/B
   3323.3 ps                       _4790_:          _12239_/Y -> _12241_/C
   3672.1 ps                       _4792_:          _12241_/Y -> _12279_/A
   3928.9 ps                       _4828_:          _12279_/Y -> _12297_/A
   4131.7 ps                       _4845_:          _12297_/Y -> _12302_/A
   4357.9 ps                       _4850_:          _12302_/Y -> _12304_/B
   4454.7 ps                       _4214_:          _12304_/Y -> _12560_/D

   clock skew at destination = 105.715
   setup at destination = 364.774

Path _13477_/CLK to _13452_/D delay 4925.19 ps
      0.0 ps                 clk_bF$buf56: CLKBUF1_insert51/Y -> _13477_/CLK
    412.6 ps  \genblk1[6].u_ce.Yin12b [4]:          _13477_/Q -> _12795_/A
    696.7 ps                       _5271_:          _12795_/Y -> _12983_/B
    964.0 ps                       _5451_:          _12983_/Y -> _12988_/B
   1111.0 ps                       _5456_:          _12988_/Y -> _12990_/A
   1250.0 ps                       _5458_:          _12990_/Y -> _12991_/B
   1566.2 ps                       _5459_:          _12991_/Y -> _13074_/B
   1880.3 ps                       _5538_:          _13074_/Y -> _13077_/B
   2158.0 ps                       _5541_:          _13077_/Y -> _13110_/C
   2414.2 ps                       _5572_:          _13110_/Y -> _13144_/B
   2594.5 ps                       _5605_:          _13144_/Y -> _13145_/B
   2729.1 ps                       _5606_:          _13145_/Y -> _13146_/C
   2882.8 ps                       _5607_:          _13146_/Y -> _13150_/A
   3144.3 ps                       _5611_:          _13150_/Y -> _13156_/B
   3323.3 ps                       _5616_:          _13156_/Y -> _13158_/C
   3672.1 ps                       _5618_:          _13158_/Y -> _13196_/A
   3928.9 ps                       _5654_:          _13196_/Y -> _13214_/A
   4131.7 ps                       _5671_:          _13214_/Y -> _13219_/A
   4357.9 ps                       _5676_:          _13219_/Y -> _13221_/B
   4454.7 ps                       _5052_:          _13221_/Y -> _13452_/D

   clock skew at destination = 105.715
   setup at destination = 364.774

Path _7971_/CLK to _7940_/D delay 4925.19 ps
      0.0 ps                 clk_bF$buf31: CLKBUF1_insert76/Y -> _7971_/CLK
    412.6 ps  \genblk1[0].u_ce.Yin12b [4]:           _7971_/Q -> _7258_/A
    696.7 ps                        _255_:           _7258_/Y -> _7446_/B
    964.0 ps                        _435_:           _7446_/Y -> _7451_/B
   1111.0 ps                        _440_:           _7451_/Y -> _7453_/A
   1250.0 ps                        _442_:           _7453_/Y -> _7454_/B
   1566.2 ps                        _443_:           _7454_/Y -> _7537_/B
   1880.3 ps                        _522_:           _7537_/Y -> _7540_/B
   2158.0 ps                        _525_:           _7540_/Y -> _7573_/C
   2414.2 ps                        _556_:           _7573_/Y -> _7607_/B
   2594.5 ps                        _589_:           _7607_/Y -> _7608_/B
   2729.1 ps                        _590_:           _7608_/Y -> _7609_/C
   2882.8 ps                        _591_:           _7609_/Y -> _7613_/A
   3144.3 ps                        _595_:           _7613_/Y -> _7619_/B
   3323.3 ps                        _600_:           _7619_/Y -> _7621_/C
   3672.1 ps                        _602_:           _7621_/Y -> _7659_/A
   3928.9 ps                        _638_:           _7659_/Y -> _7677_/A
   4131.7 ps                        _655_:           _7677_/Y -> _7682_/A
   4357.9 ps                        _660_:           _7682_/Y -> _7684_/B
   4454.7 ps                         _24_:           _7684_/Y -> _7940_/D

   clock skew at destination = 105.715
   setup at destination = 364.774

Path _9819_/CLK to _9788_/D delay 4925.19 ps
      0.0 ps                 clk_bF$buf13: CLKBUF1_insert94/Y -> _9819_/CLK
    412.6 ps  \genblk1[2].u_ce.Yin12b [4]:           _9819_/Q -> _9106_/A
    696.7 ps                       _1931_:           _9106_/Y -> _9294_/B
    964.0 ps                       _2111_:           _9294_/Y -> _9299_/B
   1111.0 ps                       _2116_:           _9299_/Y -> _9301_/A
   1250.0 ps                       _2118_:           _9301_/Y -> _9302_/B
   1566.2 ps                       _2119_:           _9302_/Y -> _9385_/B
   1880.3 ps                       _2198_:           _9385_/Y -> _9388_/B
   2158.0 ps                       _2201_:           _9388_/Y -> _9421_/C
   2414.2 ps                       _2232_:           _9421_/Y -> _9455_/B
   2594.5 ps                       _2265_:           _9455_/Y -> _9456_/B
   2729.1 ps                       _2266_:           _9456_/Y -> _9457_/C
   2882.8 ps                       _2267_:           _9457_/Y -> _9461_/A
   3144.3 ps                       _2271_:           _9461_/Y -> _9467_/B
   3323.3 ps                       _2276_:           _9467_/Y -> _9469_/C
   3672.1 ps                       _2278_:           _9469_/Y -> _9507_/A
   3928.9 ps                       _2314_:           _9507_/Y -> _9525_/A
   4131.7 ps                       _2331_:           _9525_/Y -> _9530_/A
   4357.9 ps                       _2336_:           _9530_/Y -> _9532_/B
   4454.7 ps                       _1700_:           _9532_/Y -> _9788_/D

   clock skew at destination = 105.715
   setup at destination = 364.774

Path _10743_/CLK to _10712_/D delay 4925.19 ps
      0.0 ps                  clk_bF$buf7: CLKBUF1_insert100/Y -> _10743_/CLK
    412.6 ps  \genblk1[3].u_ce.Yin12b [4]:           _10743_/Q -> _10030_/A
    696.7 ps                       _2769_:           _10030_/Y -> _10218_/B
    964.0 ps                       _2949_:           _10218_/Y -> _10223_/B
   1111.0 ps                       _2954_:           _10223_/Y -> _10225_/A
   1250.0 ps                       _2956_:           _10225_/Y -> _10226_/B
   1566.2 ps                       _2957_:           _10226_/Y -> _10309_/B
   1880.3 ps                       _3036_:           _10309_/Y -> _10312_/B
   2158.0 ps                       _3039_:           _10312_/Y -> _10345_/C
   2414.2 ps                       _3070_:           _10345_/Y -> _10379_/B
   2594.5 ps                       _3103_:           _10379_/Y -> _10380_/B
   2729.1 ps                       _3104_:           _10380_/Y -> _10381_/C
   2882.8 ps                       _3105_:           _10381_/Y -> _10385_/A
   3144.3 ps                       _3109_:           _10385_/Y -> _10391_/B
   3323.3 ps                       _3114_:           _10391_/Y -> _10393_/C
   3672.1 ps                       _3116_:           _10393_/Y -> _10431_/A
   3928.9 ps                       _3152_:           _10431_/Y -> _10449_/A
   4131.7 ps                       _3169_:           _10449_/Y -> _10454_/A
   4357.9 ps                       _3174_:           _10454_/Y -> _10456_/B
   4454.7 ps                       _2538_:           _10456_/Y -> _10712_/D

   clock skew at destination = 105.715
   setup at destination = 364.774

Path _11667_/CLK to _11636_/D delay 4916.78 ps
      0.0 ps                 clk_bF$buf74: CLKBUF1_insert33/Y -> _11667_/CLK
    412.6 ps  \genblk1[4].u_ce.Yin12b [4]:          _11667_/Q -> _10954_/A
    696.7 ps                       _3607_:          _10954_/Y -> _11142_/B
    964.0 ps                       _3787_:          _11142_/Y -> _11147_/B
   1111.0 ps                       _3792_:          _11147_/Y -> _11149_/A
   1250.0 ps                       _3794_:          _11149_/Y -> _11150_/B
   1566.2 ps                       _3795_:          _11150_/Y -> _11233_/B
   1880.3 ps                       _3874_:          _11233_/Y -> _11236_/B
   2158.0 ps                       _3877_:          _11236_/Y -> _11269_/C
   2414.2 ps                       _3908_:          _11269_/Y -> _11303_/B
   2594.5 ps                       _3941_:          _11303_/Y -> _11304_/B
   2729.1 ps                       _3942_:          _11304_/Y -> _11305_/C
   2882.8 ps                       _3943_:          _11305_/Y -> _11309_/A
   3144.3 ps                       _3947_:          _11309_/Y -> _11315_/B
   3323.3 ps                       _3952_:          _11315_/Y -> _11317_/C
   3672.1 ps                       _3954_:          _11317_/Y -> _11355_/A
   3928.9 ps                       _3990_:          _11355_/Y -> _11373_/A
   4131.7 ps                       _4007_:          _11373_/Y -> _11378_/A
   4357.9 ps                       _4012_:          _11378_/Y -> _11380_/B
   4454.7 ps                       _3376_:          _11380_/Y -> _11636_/D

   clock skew at destination = 97.305
   setup at destination = 364.773

Path _14202_/CLK to _14183_/D delay 4884.36 ps
      0.0 ps                 clk_bF$buf39: CLKBUF1_insert68/Y -> _14202_/CLK
    412.6 ps  \genblk1[7].u_ce.Yin12b [4]:          _14202_/Q -> _13672_/A
    696.7 ps                       _6046_:          _13672_/Y -> _13860_/B
    964.0 ps                       _6226_:          _13860_/Y -> _13865_/B
   1111.0 ps                       _6231_:          _13865_/Y -> _13867_/A
   1250.0 ps                       _6233_:          _13867_/Y -> _13868_/B
   1566.2 ps                       _6234_:          _13868_/Y -> _13951_/B
   1880.3 ps                       _6313_:          _13951_/Y -> _13954_/B
   2158.0 ps                       _6316_:          _13954_/Y -> _13987_/C
   2414.2 ps                       _6347_:          _13987_/Y -> _14021_/B
   2594.5 ps                       _6380_:          _14021_/Y -> _14022_/B
   2729.1 ps                       _6381_:          _14022_/Y -> _14023_/C
   2882.8 ps                       _6382_:          _14023_/Y -> _14027_/A
   3144.3 ps                       _6386_:          _14027_/Y -> _14033_/B
   3323.3 ps                       _6391_:          _14033_/Y -> _14035_/C
   3672.1 ps                       _6393_:          _14035_/Y -> _14073_/A
   3928.9 ps                       _6429_:          _14073_/Y -> _14091_/A
   4131.7 ps                       _6446_:          _14091_/Y -> _14096_/A
   4357.9 ps                       _6451_:          _14096_/Y -> _14098_/B
   4454.7 ps                       _5859_:          _14098_/Y -> _14183_/D

   clock skew at destination = 64.8911
   setup at destination = 364.774

Path _8895_/CLK to _8864_/D delay 4884.36 ps
      0.0 ps                 clk_bF$buf36: CLKBUF1_insert71/Y -> _8895_/CLK
    412.6 ps  \genblk1[1].u_ce.Yin12b [4]:           _8895_/Q -> _8182_/A
    696.7 ps                       _1093_:           _8182_/Y -> _8370_/B
    964.0 ps                       _1273_:           _8370_/Y -> _8375_/B
   1111.0 ps                       _1278_:           _8375_/Y -> _8377_/A
   1250.0 ps                       _1280_:           _8377_/Y -> _8378_/B
   1566.2 ps                       _1281_:           _8378_/Y -> _8461_/B
   1880.3 ps                       _1360_:           _8461_/Y -> _8464_/B
   2158.0 ps                       _1363_:           _8464_/Y -> _8497_/C
   2414.2 ps                       _1394_:           _8497_/Y -> _8531_/B
   2594.5 ps                       _1427_:           _8531_/Y -> _8532_/B
   2729.1 ps                       _1428_:           _8532_/Y -> _8533_/C
   2882.8 ps                       _1429_:           _8533_/Y -> _8537_/A
   3144.3 ps                       _1433_:           _8537_/Y -> _8543_/B
   3323.3 ps                       _1438_:           _8543_/Y -> _8545_/C
   3672.1 ps                       _1440_:           _8545_/Y -> _8583_/A
   3928.9 ps                       _1476_:           _8583_/Y -> _8601_/A
   4131.7 ps                       _1493_:           _8601_/Y -> _8606_/A
   4357.9 ps                       _1498_:           _8606_/Y -> _8608_/B
   4454.7 ps                        _862_:           _8608_/Y -> _8864_/D

   clock skew at destination = 64.8911
   setup at destination = 364.774

Path _9819_/CLK to _9787_/D delay 4880.51 ps
      0.0 ps                 clk_bF$buf13: CLKBUF1_insert94/Y -> _9819_/CLK
    412.6 ps  \genblk1[2].u_ce.Yin12b [4]:           _9819_/Q -> _9106_/A
    696.7 ps                       _1931_:           _9106_/Y -> _9294_/B
    964.0 ps                       _2111_:           _9294_/Y -> _9299_/B
   1111.0 ps                       _2116_:           _9299_/Y -> _9301_/A
   1250.0 ps                       _2118_:           _9301_/Y -> _9302_/B
   1566.2 ps                       _2119_:           _9302_/Y -> _9385_/B
   1880.3 ps                       _2198_:           _9385_/Y -> _9388_/B
   2158.0 ps                       _2201_:           _9388_/Y -> _9421_/C
   2414.2 ps                       _2232_:           _9421_/Y -> _9455_/B
   2594.5 ps                       _2265_:           _9455_/Y -> _9456_/B
   2729.1 ps                       _2266_:           _9456_/Y -> _9457_/C
   2882.8 ps                       _2267_:           _9457_/Y -> _9461_/A
   3144.3 ps                       _2271_:           _9461_/Y -> _9467_/B
   3323.3 ps                       _2276_:           _9467_/Y -> _9469_/C
   3672.1 ps                       _2278_:           _9469_/Y -> _9507_/A
   3928.9 ps                       _2314_:           _9507_/Y -> _9519_/A
   4093.1 ps                       _2326_:           _9519_/Y -> _9521_/A
   4263.8 ps                       _2328_:           _9521_/Y -> _9522_/C
   4386.9 ps                       _1699_:           _9522_/Y -> _9787_/D

   clock skew at destination = 127.426
   setup at destination = 366.2

Path _12591_/CLK to _12559_/D delay 4858.51 ps
      0.0 ps                 clk_bF$buf60: CLKBUF1_insert47/Y -> _12591_/CLK
    412.6 ps  \genblk1[5].u_ce.Yin12b [4]:          _12591_/Q -> _11878_/A
    696.7 ps                       _4445_:          _11878_/Y -> _12066_/B
    964.0 ps                       _4625_:          _12066_/Y -> _12071_/B
   1111.0 ps                       _4630_:          _12071_/Y -> _12073_/A
   1250.0 ps                       _4632_:          _12073_/Y -> _12074_/B
   1566.2 ps                       _4633_:          _12074_/Y -> _12157_/B
   1880.3 ps                       _4712_:          _12157_/Y -> _12160_/B
   2158.0 ps                       _4715_:          _12160_/Y -> _12193_/C
   2414.2 ps                       _4746_:          _12193_/Y -> _12227_/B
   2594.5 ps                       _4779_:          _12227_/Y -> _12228_/B
   2729.1 ps                       _4780_:          _12228_/Y -> _12229_/C
   2882.8 ps                       _4781_:          _12229_/Y -> _12233_/A
   3144.3 ps                       _4785_:          _12233_/Y -> _12239_/B
   3323.3 ps                       _4790_:          _12239_/Y -> _12241_/C
   3672.1 ps                       _4792_:          _12241_/Y -> _12279_/A
   3928.9 ps                       _4828_:          _12279_/Y -> _12291_/A
   4093.1 ps                       _4840_:          _12291_/Y -> _12293_/A
   4263.8 ps                       _4842_:          _12293_/Y -> _12294_/C
   4386.9 ps                       _4213_:          _12294_/Y -> _12559_/D

   clock skew at destination = 105.715
   setup at destination = 365.91

Path _13477_/CLK to _13451_/D delay 4858.51 ps
      0.0 ps                 clk_bF$buf56: CLKBUF1_insert51/Y -> _13477_/CLK
    412.6 ps  \genblk1[6].u_ce.Yin12b [4]:          _13477_/Q -> _12795_/A
    696.7 ps                       _5271_:          _12795_/Y -> _12983_/B
    964.0 ps                       _5451_:          _12983_/Y -> _12988_/B
   1111.0 ps                       _5456_:          _12988_/Y -> _12990_/A
   1250.0 ps                       _5458_:          _12990_/Y -> _12991_/B
   1566.2 ps                       _5459_:          _12991_/Y -> _13074_/B
   1880.3 ps                       _5538_:          _13074_/Y -> _13077_/B
   2158.0 ps                       _5541_:          _13077_/Y -> _13110_/C
   2414.2 ps                       _5572_:          _13110_/Y -> _13144_/B
   2594.5 ps                       _5605_:          _13144_/Y -> _13145_/B
   2729.1 ps                       _5606_:          _13145_/Y -> _13146_/C
   2882.8 ps                       _5607_:          _13146_/Y -> _13150_/A
   3144.3 ps                       _5611_:          _13150_/Y -> _13156_/B
   3323.3 ps                       _5616_:          _13156_/Y -> _13158_/C
   3672.1 ps                       _5618_:          _13158_/Y -> _13196_/A
   3928.9 ps                       _5654_:          _13196_/Y -> _13208_/A
   4093.1 ps                       _5666_:          _13208_/Y -> _13210_/A
   4263.8 ps                       _5668_:          _13210_/Y -> _13211_/C
   4386.9 ps                       _5051_:          _13211_/Y -> _13451_/D

   clock skew at destination = 105.715
   setup at destination = 365.91

Path _7971_/CLK to _7939_/D delay 4858.51 ps
      0.0 ps                 clk_bF$buf31: CLKBUF1_insert76/Y -> _7971_/CLK
    412.6 ps  \genblk1[0].u_ce.Yin12b [4]:           _7971_/Q -> _7258_/A
    696.7 ps                        _255_:           _7258_/Y -> _7446_/B
    964.0 ps                        _435_:           _7446_/Y -> _7451_/B
   1111.0 ps                        _440_:           _7451_/Y -> _7453_/A
   1250.0 ps                        _442_:           _7453_/Y -> _7454_/B
   1566.2 ps                        _443_:           _7454_/Y -> _7537_/B
   1880.3 ps                        _522_:           _7537_/Y -> _7540_/B
   2158.0 ps                        _525_:           _7540_/Y -> _7573_/C
   2414.2 ps                        _556_:           _7573_/Y -> _7607_/B
   2594.5 ps                        _589_:           _7607_/Y -> _7608_/B
   2729.1 ps                        _590_:           _7608_/Y -> _7609_/C
   2882.8 ps                        _591_:           _7609_/Y -> _7613_/A
   3144.3 ps                        _595_:           _7613_/Y -> _7619_/B
   3323.3 ps                        _600_:           _7619_/Y -> _7621_/C
   3672.1 ps                        _602_:           _7621_/Y -> _7659_/A
   3928.9 ps                        _638_:           _7659_/Y -> _7671_/A
   4093.1 ps                        _650_:           _7671_/Y -> _7673_/A
   4263.8 ps                        _652_:           _7673_/Y -> _7674_/C
   4386.9 ps                         _23_:           _7674_/Y -> _7939_/D

   clock skew at destination = 105.715
   setup at destination = 365.91

Path _10743_/CLK to _10711_/D delay 4858.51 ps
      0.0 ps                  clk_bF$buf7: CLKBUF1_insert100/Y -> _10743_/CLK
    412.6 ps  \genblk1[3].u_ce.Yin12b [4]:           _10743_/Q -> _10030_/A
    696.7 ps                       _2769_:           _10030_/Y -> _10218_/B
    964.0 ps                       _2949_:           _10218_/Y -> _10223_/B
   1111.0 ps                       _2954_:           _10223_/Y -> _10225_/A
   1250.0 ps                       _2956_:           _10225_/Y -> _10226_/B
   1566.2 ps                       _2957_:           _10226_/Y -> _10309_/B
   1880.3 ps                       _3036_:           _10309_/Y -> _10312_/B
   2158.0 ps                       _3039_:           _10312_/Y -> _10345_/C
   2414.2 ps                       _3070_:           _10345_/Y -> _10379_/B
   2594.5 ps                       _3103_:           _10379_/Y -> _10380_/B
   2729.1 ps                       _3104_:           _10380_/Y -> _10381_/C
   2882.8 ps                       _3105_:           _10381_/Y -> _10385_/A
   3144.3 ps                       _3109_:           _10385_/Y -> _10391_/B
   3323.3 ps                       _3114_:           _10391_/Y -> _10393_/C
   3672.1 ps                       _3116_:           _10393_/Y -> _10431_/A
   3928.9 ps                       _3152_:           _10431_/Y -> _10443_/A
   4093.1 ps                       _3164_:           _10443_/Y -> _10445_/A
   4263.8 ps                       _3166_:           _10445_/Y -> _10446_/C
   4386.9 ps                       _2537_:           _10446_/Y -> _10711_/D

   clock skew at destination = 105.715
   setup at destination = 365.91

Path _11667_/CLK to _11635_/D delay 4850.1 ps
      0.0 ps                 clk_bF$buf74: CLKBUF1_insert33/Y -> _11667_/CLK
    412.6 ps  \genblk1[4].u_ce.Yin12b [4]:          _11667_/Q -> _10954_/A
    696.7 ps                       _3607_:          _10954_/Y -> _11142_/B
    964.0 ps                       _3787_:          _11142_/Y -> _11147_/B
   1111.0 ps                       _3792_:          _11147_/Y -> _11149_/A
   1250.0 ps                       _3794_:          _11149_/Y -> _11150_/B
   1566.2 ps                       _3795_:          _11150_/Y -> _11233_/B
   1880.3 ps                       _3874_:          _11233_/Y -> _11236_/B
   2158.0 ps                       _3877_:          _11236_/Y -> _11269_/C
   2414.2 ps                       _3908_:          _11269_/Y -> _11303_/B
   2594.5 ps                       _3941_:          _11303_/Y -> _11304_/B
   2729.1 ps                       _3942_:          _11304_/Y -> _11305_/C
   2882.8 ps                       _3943_:          _11305_/Y -> _11309_/A
   3144.3 ps                       _3947_:          _11309_/Y -> _11315_/B
   3323.3 ps                       _3952_:          _11315_/Y -> _11317_/C
   3672.1 ps                       _3954_:          _11317_/Y -> _11355_/A
   3928.9 ps                       _3990_:          _11355_/Y -> _11367_/A
   4093.1 ps                       _4002_:          _11367_/Y -> _11369_/A
   4263.8 ps                       _4004_:          _11369_/Y -> _11370_/C
   4386.9 ps                       _3375_:          _11370_/Y -> _11635_/D

   clock skew at destination = 97.305
   setup at destination = 365.91

Path _14202_/CLK to _14182_/D delay 4817.68 ps
      0.0 ps                 clk_bF$buf39: CLKBUF1_insert68/Y -> _14202_/CLK
    412.6 ps  \genblk1[7].u_ce.Yin12b [4]:          _14202_/Q -> _13672_/A
    696.7 ps                       _6046_:          _13672_/Y -> _13860_/B
    964.0 ps                       _6226_:          _13860_/Y -> _13865_/B
   1111.0 ps                       _6231_:          _13865_/Y -> _13867_/A
   1250.0 ps                       _6233_:          _13867_/Y -> _13868_/B
   1566.2 ps                       _6234_:          _13868_/Y -> _13951_/B
   1880.3 ps                       _6313_:          _13951_/Y -> _13954_/B
   2158.0 ps                       _6316_:          _13954_/Y -> _13987_/C
   2414.2 ps                       _6347_:          _13987_/Y -> _14021_/B
   2594.5 ps                       _6380_:          _14021_/Y -> _14022_/B
   2729.1 ps                       _6381_:          _14022_/Y -> _14023_/C
   2882.8 ps                       _6382_:          _14023_/Y -> _14027_/A
   3144.3 ps                       _6386_:          _14027_/Y -> _14033_/B
   3323.3 ps                       _6391_:          _14033_/Y -> _14035_/C
   3672.1 ps                       _6393_:          _14035_/Y -> _14073_/A
   3928.9 ps                       _6429_:          _14073_/Y -> _14085_/A
   4093.1 ps                       _6441_:          _14085_/Y -> _14087_/A
   4263.8 ps                       _6443_:          _14087_/Y -> _14088_/C
   4386.9 ps                       _5858_:          _14088_/Y -> _14182_/D

   clock skew at destination = 64.8911
   setup at destination = 365.91

Path _8895_/CLK to _8863_/D delay 4817.68 ps
      0.0 ps                 clk_bF$buf36: CLKBUF1_insert71/Y -> _8895_/CLK
    412.6 ps  \genblk1[1].u_ce.Yin12b [4]:           _8895_/Q -> _8182_/A
    696.7 ps                       _1093_:           _8182_/Y -> _8370_/B
    964.0 ps                       _1273_:           _8370_/Y -> _8375_/B
   1111.0 ps                       _1278_:           _8375_/Y -> _8377_/A
   1250.0 ps                       _1280_:           _8377_/Y -> _8378_/B
   1566.2 ps                       _1281_:           _8378_/Y -> _8461_/B
   1880.3 ps                       _1360_:           _8461_/Y -> _8464_/B
   2158.0 ps                       _1363_:           _8464_/Y -> _8497_/C
   2414.2 ps                       _1394_:           _8497_/Y -> _8531_/B
   2594.5 ps                       _1427_:           _8531_/Y -> _8532_/B
   2729.1 ps                       _1428_:           _8532_/Y -> _8533_/C
   2882.8 ps                       _1429_:           _8533_/Y -> _8537_/A
   3144.3 ps                       _1433_:           _8537_/Y -> _8543_/B
   3323.3 ps                       _1438_:           _8543_/Y -> _8545_/C
   3672.1 ps                       _1440_:           _8545_/Y -> _8583_/A
   3928.9 ps                       _1476_:           _8583_/Y -> _8595_/A
   4093.1 ps                       _1488_:           _8595_/Y -> _8597_/A
   4263.8 ps                       _1490_:           _8597_/Y -> _8598_/C
   4386.9 ps                        _861_:           _8598_/Y -> _8863_/D

   clock skew at destination = 64.8911
   setup at destination = 365.91

Path _12578_/CLK to _12547_/D delay 4805.27 ps
      0.0 ps                 clk_bF$buf70: CLKBUF1_insert37/Y -> _12578_/CLK
    445.0 ps  \genblk1[5].u_ce.Xin12b [7]:          _12578_/Q -> _11780_/A
    653.5 ps                       _4351_:          _11780_/Y -> _11782_/B
    846.9 ps                       _4353_:          _11782_/Y -> _11789_/D
   1156.2 ps                       _4360_:          _11789_/Y -> _11856_/A
   1624.2 ps                       _4424_:          _11856_/Y -> _11908_/C
   1840.0 ps                       _4474_:          _11908_/Y -> _11949_/C
   2241.2 ps                       _4513_:          _11949_/Y -> _11999_/C
   2594.7 ps                       _4561_:          _11999_/Y -> _12000_/A
   2829.0 ps                       _4562_:          _12000_/Y -> _12002_/C
   3053.2 ps                       _4564_:          _12002_/Y -> _12005_/C
   3301.4 ps                       _4567_:          _12005_/Y -> _12009_/A
   3585.9 ps                       _4571_:          _12009_/Y -> _12030_/B
   3749.8 ps                       _4591_:          _12030_/Y -> _12031_/A
   3946.7 ps                       _4592_:          _12031_/Y -> _12036_/B
   4231.5 ps                       _4597_:          _12036_/Y -> _12037_/C
   4334.6 ps                       _4201_:          _12037_/Y -> _12547_/D

   clock skew at destination = 105.715
   setup at destination = 364.997

Path _13464_/CLK to _13439_/D delay 4805.27 ps
      0.0 ps                 clk_bF$buf33: CLKBUF1_insert74/Y -> _13464_/CLK
    445.0 ps  \genblk1[6].u_ce.Xin12b [7]:          _13464_/Q -> _12697_/A
    653.5 ps                       _5177_:          _12697_/Y -> _12699_/B
    846.9 ps                       _5179_:          _12699_/Y -> _12706_/D
   1156.2 ps                       _5186_:          _12706_/Y -> _12773_/A
   1624.2 ps                       _5250_:          _12773_/Y -> _12825_/C
   1840.0 ps                       _5300_:          _12825_/Y -> _12866_/C
   2241.2 ps                       _5339_:          _12866_/Y -> _12916_/C
   2594.7 ps                       _5387_:          _12916_/Y -> _12917_/A
   2829.0 ps                       _5388_:          _12917_/Y -> _12919_/C
   3053.2 ps                       _5390_:          _12919_/Y -> _12922_/C
   3301.4 ps                       _5393_:          _12922_/Y -> _12926_/A
   3585.9 ps                       _5397_:          _12926_/Y -> _12947_/B
   3749.8 ps                       _5417_:          _12947_/Y -> _12948_/A
   3946.7 ps                       _5418_:          _12948_/Y -> _12953_/B
   4231.5 ps                       _5423_:          _12953_/Y -> _12954_/C
   4334.6 ps                       _5039_:          _12954_/Y -> _13439_/D

   clock skew at destination = 105.715
   setup at destination = 364.997

Path _7958_/CLK to _7927_/D delay 4805.27 ps
      0.0 ps                 clk_bF$buf35: CLKBUF1_insert72/Y -> _7958_/CLK
    445.0 ps  \genblk1[0].u_ce.Xin12b [7]:           _7958_/Q -> _7160_/A
    653.5 ps                        _161_:           _7160_/Y -> _7162_/B
    846.9 ps                        _163_:           _7162_/Y -> _7169_/D
   1156.2 ps                        _170_:           _7169_/Y -> _7236_/A
   1624.2 ps                        _234_:           _7236_/Y -> _7288_/C
   1840.0 ps                        _284_:           _7288_/Y -> _7329_/C
   2241.2 ps                        _323_:           _7329_/Y -> _7379_/C
   2594.7 ps                        _371_:           _7379_/Y -> _7380_/A
   2829.0 ps                        _372_:           _7380_/Y -> _7382_/C
   3053.2 ps                        _374_:           _7382_/Y -> _7385_/C
   3301.4 ps                        _377_:           _7385_/Y -> _7389_/A
   3585.9 ps                        _381_:           _7389_/Y -> _7410_/B
   3749.8 ps                        _401_:           _7410_/Y -> _7411_/A
   3946.7 ps                        _402_:           _7411_/Y -> _7416_/B
   4231.5 ps                        _407_:           _7416_/Y -> _7417_/C
   4334.6 ps                         _11_:           _7417_/Y -> _7927_/D

   clock skew at destination = 105.715
   setup at destination = 364.997

Path _10730_/CLK to _10699_/D delay 4805.27 ps
      0.0 ps                 clk_bF$buf21: CLKBUF1_insert86/Y -> _10730_/CLK
    445.0 ps  \genblk1[3].u_ce.Xin12b [7]:          _10730_/Q ->  _9932_/A
    653.5 ps                       _2675_:           _9932_/Y ->  _9934_/B
    846.9 ps                       _2677_:           _9934_/Y ->  _9941_/D
   1156.2 ps                       _2684_:           _9941_/Y -> _10008_/A
   1624.2 ps                       _2748_:          _10008_/Y -> _10060_/C
   1840.0 ps                       _2798_:          _10060_/Y -> _10101_/C
   2241.2 ps                       _2837_:          _10101_/Y -> _10151_/C
   2594.7 ps                       _2885_:          _10151_/Y -> _10152_/A
   2829.0 ps                       _2886_:          _10152_/Y -> _10154_/C
   3053.2 ps                       _2888_:          _10154_/Y -> _10157_/C
   3301.4 ps                       _2891_:          _10157_/Y -> _10161_/A
   3585.9 ps                       _2895_:          _10161_/Y -> _10182_/B
   3749.8 ps                       _2915_:          _10182_/Y -> _10183_/A
   3946.7 ps                       _2916_:          _10183_/Y -> _10188_/B
   4231.5 ps                       _2921_:          _10188_/Y -> _10189_/C
   4334.6 ps                       _2525_:          _10189_/Y -> _10699_/D

   clock skew at destination = 105.715
   setup at destination = 364.997

Computed maximum clock frequency (zero margin) = 203.038 MHz
-----------------------------------------

Number of paths analyzed:  718

Top 20 minimum delay paths:
Path _10766_/CLK to _10767_/D delay 47.5949 ps
      0.0 ps                  clk_bF$buf66: CLKBUF1_insert41/Y -> _10766_/CLK
    114.0 ps  \genblk1[3].u_ce.LoadCtl [5]:          _10766_/Q -> _10767_/D

   clock skew at destination = 0
   hold at destination = -66.4145

Path _14552_/CLK to _14553_/D delay 60.7 ps
      0.0 ps       clk_bF$buf19: CLKBUF1_insert88/Y -> _14552_/CLK
     75.3 ps  \u_ot.LoadCtl [4]:          _14552_/Q -> _14553_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _11690_/CLK to _11691_/D delay 95.6075 ps
      0.0 ps                  clk_bF$buf26: CLKBUF1_insert81/Y -> _11690_/CLK
    114.0 ps  \genblk1[4].u_ce.LoadCtl [5]:          _11690_/Q -> _11691_/D

   clock skew at destination = 48.0071
   hold at destination = -66.4091

Path _8918_/CLK to _8919_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf61: CLKBUF1_insert46/Y -> _8918_/CLK
    114.0 ps  \genblk1[1].u_ce.LoadCtl [5]:           _8918_/Q -> _8919_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _14214_/CLK to _14215_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf23: CLKBUF1_insert84/Y -> _14214_/CLK
    114.0 ps  \genblk1[7].u_ce.LoadCtl [5]:          _14214_/Q -> _14215_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _13500_/CLK to _13501_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf29: CLKBUF1_insert78/Y -> _13500_/CLK
    114.0 ps  \genblk1[6].u_ce.LoadCtl [5]:          _13500_/Q -> _13501_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _14553_/CLK to _14554_/D delay 99.4083 ps
      0.0 ps       clk_bF$buf19: CLKBUF1_insert88/Y -> _14553_/CLK
    114.0 ps  \u_ot.LoadCtl [5]:          _14553_/Q -> _14554_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _12614_/CLK to _12615_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf20: CLKBUF1_insert87/Y -> _12614_/CLK
    114.0 ps  \genblk1[5].u_ce.LoadCtl [5]:          _12614_/Q -> _12615_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _9842_/CLK to _9843_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf63: CLKBUF1_insert44/Y -> _9842_/CLK
    114.0 ps  \genblk1[2].u_ce.LoadCtl [5]:           _9842_/Q -> _9843_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _7994_/CLK to _7995_/D delay 99.4083 ps
      0.0 ps                  clk_bF$buf27: CLKBUF1_insert80/Y -> _7994_/CLK
    114.0 ps  \genblk1[0].u_ce.LoadCtl [5]:           _7994_/Q -> _7995_/D

   clock skew at destination = 51.8079
   hold at destination = -66.4091

Path _14512_/CLK to _14512_/D delay 118.792 ps
      0.0 ps      clk_bF$buf9: CLKBUF1_insert98/Y -> _14512_/CLK
      0.0 ps  \u_ot.Ycalc [0]:          _14512_/Q -> _14216_/A
    137.5 ps           _6537_:          _14216_/Y -> _14349_/B
    213.8 ps           _6500_:          _14349_/Y -> _14512_/D

   clock skew at destination = 0
   hold at destination = -95.0317

Path _14899_/CLK to _14899_/D delay 122.438 ps
      0.0 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14899_/CLK
      0.0 ps  \u_pa.Atmp [3]:          _14899_/Q -> _14580_/A
    115.6 ps          _6822_:          _14580_/Y -> _14853_/A
    216.0 ps          _6790_:          _14853_/Y -> _14899_/D

   clock skew at destination = 0
   hold at destination = -93.5819

Path _14898_/CLK to _14898_/D delay 122.438 ps
      0.0 ps    clk_bF$buf67: CLKBUF1_insert40/Y -> _14898_/CLK
      0.0 ps  \u_pa.Atmp [2]:          _14898_/Q -> _14568_/A
    115.6 ps          _6811_:          _14568_/Y -> _14851_/A
    216.0 ps          _6789_:          _14851_/Y -> _14898_/D

   clock skew at destination = 0
   hold at destination = -93.5819

Path _14903_/CLK to _14903_/D delay 142.857 ps
      0.0 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14903_/CLK
      0.0 ps  \u_pa.Atmp [7]:          _14903_/Q -> _14576_/A
    134.3 ps          _6818_:          _14576_/Y -> _14861_/A
    236.0 ps          _6794_:          _14861_/Y -> _14903_/D

   clock skew at destination = 0
   hold at destination = -93.1848

Path _14902_/CLK to _14902_/D delay 142.905 ps
      0.0 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14902_/CLK
      0.0 ps  \u_pa.Atmp [6]:          _14902_/Q -> _14558_/A
    134.3 ps          _6801_:          _14558_/Y -> _14859_/A
    236.1 ps          _6793_:          _14859_/Y -> _14902_/D

   clock skew at destination = 0
   hold at destination = -93.1839

Path _14904_/CLK to _14904_/D delay 142.905 ps
      0.0 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14904_/CLK
      0.0 ps  \u_pa.Atmp [8]:          _14904_/Q -> _14560_/A
    134.3 ps          _6803_:          _14560_/Y -> _14863_/A
    236.1 ps          _6795_:          _14863_/Y -> _14904_/D

   clock skew at destination = 0
   hold at destination = -93.1839

Path _14900_/CLK to _14900_/D delay 142.905 ps
      0.0 ps    clk_bF$buf40: CLKBUF1_insert67/Y -> _14900_/CLK
      0.0 ps  \u_pa.Atmp [4]:          _14900_/Q -> _14556_/A
    134.3 ps          _6799_:          _14556_/Y -> _14855_/A
    236.1 ps          _6791_:          _14855_/Y -> _14900_/D

   clock skew at destination = 0
   hold at destination = -93.1839

Path _11622_/CLK to _11622_/D delay 143.993 ps
      0.0 ps                clk_bF$buf39: CLKBUF1_insert68/Y -> _11622_/CLK
      0.0 ps  \genblk1[4].u_ce.Ycalc [9]:          _11622_/Q -> _10801_/A
    134.6 ps                      _3462_:          _10801_/Y -> _11089_/A
    237.1 ps                      _3362_:          _11089_/Y -> _11622_/D

   clock skew at destination = 0
   hold at destination = -93.1163

Path _8850_/CLK to _8850_/D delay 143.993 ps
      0.0 ps                clk_bF$buf61: CLKBUF1_insert46/Y -> _8850_/CLK
      0.0 ps  \genblk1[1].u_ce.Ycalc [9]:           _8850_/Q -> _8029_/A
    134.6 ps                       _948_:           _8029_/Y -> _8317_/A
    237.1 ps                       _848_:           _8317_/Y -> _8850_/D

   clock skew at destination = 0
   hold at destination = -93.1163

Path _14169_/CLK to _14169_/D delay 143.993 ps
      0.0 ps                clk_bF$buf38: CLKBUF1_insert69/Y -> _14169_/CLK
      0.0 ps  \genblk1[7].u_ce.Ycalc [9]:          _14169_/Q -> _13519_/A
    134.6 ps                      _5901_:          _13519_/Y -> _13807_/A
    237.1 ps                      _5845_:          _13807_/Y -> _14169_/D

   clock skew at destination = 0
   hold at destination = -93.1163

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  20

Top 20 maximum delay paths:
Path input pin FCW[1] to _14891_/D delay 2795.3 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14741_/B
   1763.8 ps  _6962_: _14741_/Y -> _14761_/A
   2020.0 ps  _6980_: _14761_/Y -> _14765_/A
   2286.6 ps  _6984_: _14765_/Y -> _14775_/C
   2415.5 ps  _6993_: _14775_/Y -> _14781_/A
   2526.6 ps  _6782_: _14781_/Y -> _14891_/D

   setup at destination = 268.753

Path input pin FCW[1] to _14890_/D delay 2783.58 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14741_/B
   1763.8 ps  _6962_: _14741_/Y -> _14761_/A
   2020.0 ps  _6980_: _14761_/Y -> _14765_/A
   2286.6 ps  _6984_: _14765_/Y -> _14767_/B
   2404.4 ps  _6986_: _14767_/Y -> _14769_/A
   2515.2 ps  _6781_: _14769_/Y -> _14890_/D

   setup at destination = 268.402

Path input pin FCW[1] to _14889_/D delay 2722.13 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14741_/B
   1763.8 ps  _6962_: _14741_/Y -> _14749_/A
   1925.0 ps  _6969_: _14749_/Y -> _14750_/B
   2117.5 ps  _6970_: _14750_/Y -> _14754_/A
   2350.0 ps  _6974_: _14754_/Y -> _14757_/A
   2457.8 ps  _6780_: _14757_/Y -> _14889_/D

   setup at destination = 264.356

Path input pin FCW[1] to _14887_/D delay 2650.95 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14715_/B
   1680.5 ps  _6938_: _14715_/Y -> _14719_/B
   1866.8 ps  _6942_: _14719_/Y -> _14725_/B
   2053.7 ps  _6947_: _14725_/Y -> _14730_/A
   2279.2 ps  _6952_: _14730_/Y -> _14733_/A
   2386.8 ps  _6778_: _14733_/Y -> _14887_/D

   setup at destination = 264.179

Path input pin FCW[1] to _14894_/D delay 2564.04 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14792_/A
   1698.7 ps  _7009_: _14792_/Y -> _14827_/A
   1907.1 ps  _7042_: _14827_/Y -> _14828_/C
   2052.4 ps  _7043_: _14828_/Y -> _14829_/B
   2181.9 ps  _7044_: _14829_/Y -> _14831_/A
   2293.3 ps  _6785_: _14831_/Y -> _14894_/D

   setup at destination = 270.708

Path input pin FCW[1] to _14895_/D delay 2553.78 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14792_/A
   1698.7 ps  _7009_: _14792_/Y -> _14827_/A
   1907.1 ps  _7042_: _14827_/Y -> _14835_/B
   2057.4 ps  _7049_: _14835_/Y -> _14839_/B
   2192.2 ps  _7053_: _14839_/Y -> _14843_/D
   2290.8 ps  _6786_: _14843_/Y -> _14895_/D

   setup at destination = 262.959

Path input pin FCW[1] to _14888_/D delay 2544.39 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14741_/B
   1763.8 ps  _6962_: _14741_/Y -> _14746_/A
   2030.5 ps  _6967_: _14746_/Y -> _14747_/B
   2155.2 ps  _6968_: _14747_/Y -> _14748_/A
   2269.5 ps  _6779_: _14748_/Y -> _14888_/D

   setup at destination = 274.859

Path input pin FCW[1] to _14893_/D delay 2527.61 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14792_/A
   1698.7 ps  _7009_: _14792_/Y -> _14809_/A
   1915.4 ps  _7025_: _14809_/Y -> _14813_/A
   2154.8 ps  _7029_: _14813_/Y -> _14816_/A
   2262.4 ps  _6784_: _14816_/Y -> _14893_/D

   setup at destination = 265.193

Path input pin FCW[1] to _14886_/D delay 2403.99 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14715_/B
   1680.5 ps  _6938_: _14715_/Y -> _14720_/A
   1915.2 ps  _6943_: _14720_/Y -> _14721_/B
   2024.5 ps  _6944_: _14721_/Y -> _14723_/A
   2134.9 ps  _6777_: _14723_/Y -> _14886_/D

   setup at destination = 269.111

Path input pin FCW[1] to _14892_/D delay 2366.35 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14792_/A
   1698.7 ps  _7009_: _14792_/Y -> _14796_/B
   1859.1 ps  _7013_: _14796_/Y -> _14806_/B
   1986.0 ps  _7023_: _14806_/Y -> _14808_/A
   2097.3 ps  _6783_: _14808_/Y -> _14892_/D

   setup at destination = 269.07

Path input pin FCW[1] to _14885_/D delay 2336.26 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14700_/B
   1680.5 ps  _6924_: _14700_/Y -> _14707_/B
   1801.3 ps  _6931_: _14707_/Y -> _14708_/B
   1952.3 ps  _6932_: _14708_/Y -> _14710_/A
   2065.1 ps  _6776_: _14710_/Y -> _14885_/D

   setup at destination = 271.118

Path input pin FCW[1] to _14884_/D delay 2187.27 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14691_/B
   1412.5 ps  _6916_: _14691_/Y -> _14695_/A
   1699.0 ps  _6920_: _14695_/Y -> _14697_/B
   1809.0 ps  _6922_: _14697_/Y -> _14699_/A
   1919.4 ps  _6775_: _14699_/Y -> _14884_/D

   setup at destination = 267.842

Path input pin FCW[1] to _14883_/D delay 2111.78 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14661_/A
   1271.8 ps  _6888_: _14661_/Y -> _14672_/B
   1500.8 ps  _6898_: _14672_/Y -> _14676_/A
   1739.4 ps  _6902_: _14676_/Y -> _14679_/A
   1847.3 ps  _6774_: _14679_/Y -> _14883_/D

   setup at destination = 264.509

Path input pin FCW[1] to _14882_/D delay 1999.98 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14661_/A
   1271.8 ps  _6888_: _14661_/Y -> _14665_/A
   1513.2 ps  _6892_: _14665_/Y -> _14669_/B
   1621.9 ps  _6896_: _14669_/Y -> _14671_/A
   1732.2 ps  _6773_: _14671_/Y -> _14882_/D

   setup at destination = 267.747

Path input pin FCW[1] to _14881_/D delay 1871.1 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14648_/A
   1219.0 ps  _6876_: _14648_/Y -> _14653_/B
   1373.9 ps  _6881_: _14653_/Y -> _14654_/B
   1486.0 ps  _6882_: _14654_/Y -> _14656_/A
   1598.7 ps  _6772_: _14656_/Y -> _14881_/D

   setup at destination = 272.439

Path input pin FCW[1] to _14880_/D delay 1707.73 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14635_/A
    704.8 ps  _6864_: _14635_/Y -> _14642_/B
   1017.8 ps  _6871_: _14642_/Y -> _14644_/B
   1180.0 ps  _6873_: _14644_/Y -> _14645_/A
   1321.7 ps  _6874_: _14645_/Y -> _14647_/A
   1435.5 ps  _6771_: _14647_/Y -> _14880_/D

   setup at destination = 272.263

Path input pin FCW[1] to _14879_/D delay 1479.93 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14621_/B
    775.1 ps  _6852_: _14621_/Y -> _14631_/B
    869.2 ps  _6861_: _14631_/Y -> _14632_/C
    976.6 ps  _6862_: _14632_/Y -> _14633_/B
   1098.8 ps  _6863_: _14633_/Y -> _14634_/A
   1209.8 ps  _6770_: _14634_/Y -> _14879_/D

   setup at destination = 270.125

Path input pin FCW[1] to _14878_/D delay 1384 ps
      0.0 ps  FCW[1]:           -> _14609_/A
    196.2 ps  _6841_: _14609_/Y -> _14617_/B
    447.3 ps  _6848_: _14617_/Y -> _14621_/B
    775.1 ps  _6852_: _14621_/Y -> _14622_/B
    869.2 ps  _6853_: _14622_/Y -> _14623_/C
    996.7 ps  _6854_: _14623_/Y -> _14625_/A
   1111.0 ps  _6769_: _14625_/Y -> _14878_/D

   setup at destination = 272.989

Path input pin FCW[1] to _14877_/D delay 1167.76 ps
      0.0 ps  FCW[1]:           -> _14607_/A
    106.4 ps  _6839_: _14607_/Y -> _14608_/A
    292.9 ps  _6840_: _14608_/Y -> _14611_/A
    516.0 ps  _6843_: _14611_/Y -> _14612_/B
    590.1 ps  _6844_: _14612_/Y -> _14613_/A
    676.7 ps  _6845_: _14613_/Y -> _14614_/B
    788.0 ps  _6846_: _14614_/Y -> _14616_/A
    898.5 ps  _6768_: _14616_/Y -> _14877_/D

   setup at destination = 269.264

Path input pin FCW[0] to _14876_/D delay 668.788 ps
      0.0 ps  FCW[0]:           -> _14603_/A
    157.8 ps  _6836_: _14603_/Y -> _14604_/B
    313.0 ps  _6837_: _14604_/Y -> _14605_/C
    402.4 ps  _6767_: _14605_/Y -> _14876_/D

   setup at destination = 266.387

-----------------------------------------

Number of paths analyzed:  20

Top 20 minimum delay paths:
Path input pin FCW[0] to _14876_/D delay 169.067 ps
      0.0 ps  FCW[0]:           -> _14603_/A
    157.8 ps  _6836_: _14603_/Y -> _14605_/B
    263.1 ps  _6767_: _14605_/Y -> _14876_/D

   hold at destination = -94.0315

Path input pin FCW[14] to _14891_/D delay 223.934 ps
      0.0 ps  FCW[14]:           -> _14770_/A
    126.8 ps   _6988_: _14770_/Y -> _14775_/A
    206.3 ps   _6993_: _14775_/Y -> _14781_/A
    317.9 ps   _6782_: _14781_/Y -> _14891_/D

   hold at destination = -93.9678

Path input pin FCW[19] to _14895_/D delay 286.49 ps
      0.0 ps  FCW[19]:           -> _14836_/B
     67.0 ps   _7050_: _14836_/Y -> _14838_/A
    156.7 ps   _7052_: _14838_/Y -> _14839_/A
    289.7 ps   _7053_: _14839_/Y -> _14843_/D
    381.3 ps   _6786_: _14843_/Y -> _14895_/D

   hold at destination = -94.8517

Path input pin FCW[10] to _14887_/D delay 346.859 ps
      0.0 ps  FCW[10]:           -> _14724_/A
     75.9 ps   _6946_: _14724_/Y -> _14725_/A
    200.0 ps   _6947_: _14725_/Y -> _14731_/A
    342.6 ps   _6953_: _14731_/Y -> _14733_/B
    441.9 ps   _6778_: _14733_/Y -> _14887_/D

   hold at destination = -94.9918

Path input pin FCW[4] to _14880_/D delay 351.562 ps
      0.0 ps  FCW[4]:           -> _14640_/A
    144.7 ps  _6869_: _14640_/Y -> _14641_/B
    230.9 ps  _6870_: _14641_/Y -> _14645_/B
    347.0 ps  _6874_: _14645_/Y -> _14647_/A
    445.6 ps  _6771_: _14647_/Y -> _14880_/D

   hold at destination = -94.0762

Path input pin FCW[16] to _14892_/D delay 365.272 ps
      0.0 ps  FCW[16]:           -> _14794_/A
    144.7 ps   _7011_: _14794_/Y -> _14805_/B
    230.5 ps   _7022_: _14805_/Y -> _14806_/A
    359.4 ps   _7023_: _14806_/Y -> _14808_/A
    459.0 ps   _6783_: _14808_/Y -> _14892_/D

   hold at destination = -93.775

Path input pin FCW[3] to _14879_/D delay 379.248 ps
      0.0 ps  FCW[3]:           -> _14628_/A
    170.5 ps  _6858_: _14628_/Y -> _14632_/B
    255.8 ps  _6862_: _14632_/Y -> _14633_/B
    374.6 ps  _6863_: _14633_/Y -> _14634_/A
    473.3 ps  _6770_: _14634_/Y -> _14879_/D

   hold at destination = -94.0588

Path input pin FCW[18] to _14894_/D delay 387.842 ps
      0.0 ps  FCW[18]:           -> _14822_/B
    177.7 ps   _7037_: _14822_/Y -> _14828_/B
    261.7 ps   _7043_: _14828_/Y -> _14829_/B
    383.1 ps   _7044_: _14829_/Y -> _14831_/A
    481.9 ps   _6785_: _14831_/Y -> _14894_/D

   hold at destination = -94.0415

Path input pin FCW[14] to _14890_/D delay 411.525 ps
      0.0 ps  FCW[14]:           -> _14763_/A
    187.6 ps   _6982_: _14763_/Y -> _14766_/B
    271.7 ps   _6985_: _14766_/Y -> _14767_/A
    405.5 ps   _6986_: _14767_/Y -> _14769_/A
    505.3 ps   _6781_: _14769_/Y -> _14890_/D

   hold at destination = -93.7519

Path input pin FCW[7] to _14883_/D delay 419.516 ps
      0.0 ps  FCW[7]:           -> _14673_/A
    116.5 ps  _6899_: _14673_/Y -> _14675_/A
    281.9 ps  _6901_: _14675_/Y -> _14677_/B
    416.5 ps  _6903_: _14677_/Y -> _14679_/B
    514.6 ps  _6774_: _14679_/Y -> _14883_/D

   hold at destination = -95.1274

Path input pin FCW[13] to _14889_/D delay 420.528 ps
      0.0 ps  FCW[13]:           -> _14751_/A
    116.5 ps   _6971_: _14751_/Y -> _14753_/A
    282.7 ps   _6973_: _14753_/Y -> _14755_/B
    417.5 ps   _6975_: _14755_/Y -> _14757_/B
    515.7 ps   _6780_: _14757_/Y -> _14889_/D

   hold at destination = -95.124

Path input pin FCW[0] to _14877_/D delay 424.975 ps
      0.0 ps  FCW[0]:           -> _14606_/A
    186.0 ps  _6838_: _14606_/Y -> _14610_/C
    278.1 ps  _6842_: _14610_/Y -> _14614_/A
    418.8 ps  _6846_: _14614_/Y -> _14616_/A
    518.7 ps  _6768_: _14616_/Y -> _14877_/D

   hold at destination = -93.7194

Path input pin FCW[1] to _14878_/D delay 435.083 ps
      0.0 ps  FCW[1]:           -> _14607_/A
    106.4 ps  _6839_: _14607_/Y -> _14617_/C
    278.0 ps  _6848_: _14617_/Y -> _14623_/A
    427.4 ps  _6854_: _14623_/Y -> _14625_/A
    528.5 ps  _6769_: _14625_/Y -> _14878_/D

   hold at destination = -93.3883

Path input pin FCW[8] to _14885_/D delay 455.648 ps
      0.0 ps  FCW[8]:           -> _14692_/A
    176.1 ps  _6917_: _14692_/Y -> _14700_/C
    316.4 ps  _6924_: _14700_/Y -> _14706_/B
    454.5 ps  _6930_: _14706_/Y -> _14710_/B
    551.0 ps  _6776_: _14710_/Y -> _14885_/D

   hold at destination = -95.3276

Path input pin FCW[5] to _14881_/D delay 464.686 ps
      0.0 ps  FCW[5]:           -> _14649_/A
    177.9 ps  _6877_: _14649_/Y -> _14651_/B
    383.5 ps  _6879_: _14651_/Y -> _14652_/A
    462.0 ps  _6880_: _14652_/Y -> _14656_/B
    559.8 ps  _6772_: _14656_/Y -> _14881_/D

   hold at destination = -95.1544

Path input pin FCW[17] to _14893_/D delay 479.929 ps
      0.0 ps  FCW[17]:           -> _14811_/A
     90.5 ps   _7027_: _14811_/Y -> _14812_/A
    329.6 ps   _7028_: _14812_/Y -> _14814_/B
    474.2 ps   _7030_: _14814_/Y -> _14816_/B
    574.8 ps   _6784_: _14816_/Y -> _14893_/D

   hold at destination = -94.8307

Path input pin FCW[6] to _14882_/D delay 584.771 ps
      0.0 ps  FCW[6]:           -> _14663_/A
    195.0 ps  _6890_: _14663_/Y -> _14667_/A
    362.9 ps  _6894_: _14667_/Y -> _14668_/B
    448.5 ps  _6895_: _14668_/Y -> _14669_/A
    578.8 ps  _6896_: _14669_/Y -> _14671_/A
    678.5 ps  _6773_: _14671_/Y -> _14882_/D

   hold at destination = -93.7684

Path input pin FCW[10] to _14886_/D delay 613.95 ps
      0.0 ps  FCW[10]:           -> _14717_/A
     90.5 ps   _6940_: _14717_/Y -> _14718_/A
    312.3 ps   _6941_: _14718_/Y -> _14720_/B
    500.3 ps   _6943_: _14720_/Y -> _14721_/B
    609.6 ps   _6944_: _14721_/Y -> _14723_/A
    708.1 ps   _6777_: _14723_/Y -> _14886_/D

   hold at destination = -94.1216

Path input pin FCW[12] to _14888_/D delay 641.528 ps
      0.0 ps  FCW[12]:           -> _14742_/A
    176.1 ps   _6963_: _14742_/Y -> _14744_/A
    374.8 ps   _6965_: _14744_/Y -> _14745_/A
    494.7 ps   _6966_: _14745_/Y -> _14747_/A
    620.8 ps   _6968_: _14747_/Y -> _14748_/A
    735.2 ps   _6779_: _14748_/Y -> _14888_/D

   hold at destination = -93.6435

Path input pin FCW[8] to _14884_/D delay 696.101 ps
      0.0 ps  FCW[8]:           -> _14692_/A
    176.1 ps  _6917_: _14692_/Y -> _14694_/A
    414.2 ps  _6919_: _14694_/Y -> _14696_/A
    597.0 ps  _6921_: _14696_/Y -> _14697_/A
    679.4 ps  _6922_: _14697_/Y -> _14699_/A
    790.2 ps  _6775_: _14699_/Y -> _14884_/D

   hold at destination = -94.0667

-----------------------------------------

