/**
 * Copyright (C) 2024 Intel Corporation
 *
 * Licensed under the Apache License, Version 2.0 (the "License"); you may not
 * use this file except in compliance with the License.  You may obtain a copy
 * of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software distributed
 * under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, either express or implied.  See the License for the
 * specific language governing permissions and limitations under the License.
 *
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef BF_P4C_MAU_INPUT_XBAR_H_
#define BF_P4C_MAU_INPUT_XBAR_H_

#include <array>
#include <map>
#include <random>
#include <unordered_set>

#include "bf-p4c/bf-p4c-options.h"
#include "bf-p4c/common/alloc.h"
#include "bf-p4c/common/asm_output.h"
#include "bf-p4c/common/slice.h"
#include "bf-p4c/device.h"
#include "bf-p4c/lib/autoclone.h"
#include "bf-p4c/lib/dyn_vector.h"
#include "bf-p4c/mau/attached_entries.h"
#include "bf-p4c/mau/ixbar_expr.h"
#include "bf-p4c/mau/table_layout.h"
#include "bf-p4c/phv/phv_fields.h"
#include "ir/ir.h"
#include "lib/hex.h"
#include "lib/safe_vector.h"

using namespace P4;

class IXBarRealign;
struct TableResourceAlloc;
class TableMatch;
class MauAsmOutput;

namespace BFN {
namespace Resources {
struct StageResources;
}
}  // namespace BFN

/// Compiler generated random number function for use as hash seed on the input crossbar.
struct IXBarRandom {
    static std::random_device seed_generator;
    static unsigned seed;
    static std::mt19937 mersenne_generator;
    /// Uniform distribution producing a 10-bit random number.
    static std::uniform_int_distribution<unsigned> distribution10;
    /// Uniform distribution producing either a 0 or a 1.
    static std::uniform_int_distribution<unsigned> distribution1;
    /// @returns a new random number which can be represented by @p numBits.
    /// If numBits != 10 or numBits != 12, then this function returns a random bit.
    static unsigned nextRandomNumber(unsigned numBits = 1);
};

struct IXBar : public IHasDbPrint {
    // these constants aren't realy target specific, but don't really belong here
    static constexpr int LAMB_LINE_SELECT_BITS = 6;
    static constexpr int RAM_LINE_SELECT_BITS = 10;

    struct Loc {
        enum type { BYTE = 0, WORD = 1, NONE = 2 };
        int group = -1, byte = -1;
        Loc() = default;
        Loc(int g, int b) : group(g), byte(b) {}
        Loc(const Loc &) = default;
        explicit operator bool() const { return group >= 0 && byte >= 0; }
        operator std::pair<int, int>() const { return std::make_pair(group, byte); }
        /// return the byte number in the total order
        bool operator==(const Loc &loc) const { return group == loc.group && byte == loc.byte; }
        bool operator!=(const Loc &loc) const { return !(*this == loc); }
        int getOrd(const bool isTernary = false) const {
            if (*this) {
                if (isTernary)
                    return Device::ixbarSpec().getTernaryOrdBase(group) + byte;
                else
                    return Device::ixbarSpec().getExactOrdBase(group) + byte;
            } else {
                return -1;
            }
        }
        bool allocated() const { return group >= 0 && byte >= 0; }
        type group_type() const {
            if (group == 1)
                return WORD;
            else if (group == 0)
                return BYTE;
            else
                return NONE;
        }
    };

    enum byte_speciality_t {
        NONE,
        // Byte has to appear twice in the match for S0Q1 and S1Q0, but only once on the IXBar
        ATCAM_DOUBLE,
        // Byte does not have to appear on the match, as it is the partition index
        ATCAM_INDEX,
        // TCAM byte encoded with the 4b_lo_range match
        RANGE_LO,
        // TCAM byte encoded with the 4b_hi_range match
        RANGE_HI,
        BYTE_SPECIALITIES
    };

    /** Information on a single stretch of field within a Input XBar Byte, which comes
     *  from the P4 program, i.e. say the following was a key:
     *
     *      key { hdr.nibble1 : exact;  hdr.nibble2 : exact; }
     *
     *  where hdr.nibble1 and hdr.nibble2 are both 4 bit fields in the same Container Byte,
     *  i.e. H0(0..7).  Then each P4 field would have a FieldInfo, and the Use::Byte would
     *  have a vector of two FieldInfo objects.
     */
    struct FieldInfo {
        cstring field;  ///> name of the field
        int lo;         ///> lo field bit in that byte
        int hi;         ///> hi field bit in that byte
        int cont_lo;    ///> mod 8 location in the container that the bitrange of field begins
        int pragma_forced_ixbar_group = -1;
        std::optional<cstring> aliasSource;
        ///> name of alias source field, if present

        FieldInfo(cstring n, int l, int h, int cl, std::optional<cstring> a)
            : field(n), lo(l), hi(h), cont_lo(cl) {
            if (a)
                aliasSource = *a;
            else
                aliasSource = std::nullopt;
        }

        cstring get_use_name() const {
            if (aliasSource == std::nullopt)
                return field;
            else
                return *aliasSource;
        }

        bool operator==(const FieldInfo &fi) const {
            return field == fi.field && lo == fi.lo && hi == fi.hi;
        }
        bool operator<(const FieldInfo &fi) const {
            if (field != fi.field) return field < fi.field;
            if (lo != fi.lo) return lo < fi.lo;
            if (hi != fi.hi) return hi < fi.hi;
            return false;
        }

        bool operator!=(const FieldInfo &fi) const { return !((*this) == fi); }

        int width() const { return hi - lo + 1; }

        int cont_hi() const { return cont_lo + width() - 1; }

        le_bitrange range() const { return {lo, hi}; }

        bitvec cont_loc() const { return bitvec(cont_lo, width()); }

        std::string visualization_detail() const;
        // get the FieldSlice object corresponding to this
        PHV::FieldSlice field_slice(const PhvInfo &phv) const;
    };

    enum byte_type_t { NO_BYTE_TYPE, ATCAM, PARTITION_INDEX, RANGE };
    enum HashDistDest_t {
        HD_IMMED_LO,
        HD_IMMED_HI,
        HD_STATS_ADR,
        HD_METER_ADR,
        HD_ACTIONDATA_ADR,
        HD_PRECOLOR,
        HD_HASHMOD,
        HD_DESTS
    };
    enum parity_status_t { PARITY_NONE, PARITY_ENABLED, PARITY_DISABLED };

    /** IXBar::Use tracks the input xbar use of a single table */
    struct Use {
        /* everything is public so anyone can read it, but only IXBar should write to this */
        enum flags_t {
            NeedRange = 1,
            NeedXor = 2,
            Align16lo = 4,
            Align16hi = 8,
            Align32lo = 16,
            Align32hi = 32
        };

        virtual bool is_parity_enabled() const = 0;

        // FIXME: Could be better created initialized through a constructor
        // DANGER: .gdbinit should match up with this
        enum type_t {
            EXACT_MATCH,
            ATCAM_MATCH,
            TERNARY_MATCH,
            TRIE_MATCH,
            GATEWAY,
            ACTION,
            PROXY_HASH,
            SELECTOR,
            METER,
            STATEFUL_ALU,
            HASH_DIST,
            TYPES
        } type = TYPES;

        virtual ~Use() {}
        virtual Use *clone() const = 0;

        std::string used_by;
        std::string used_for() const;
        virtual std::string hash_dist_used_for() const = 0;
        virtual int hash_dist_hash_group() const = 0;

        /* tracking individual bytes (or parts of bytes) placed on the ixbar */
        struct Byte {
            // the PHV container
            PHV::Container container;
            //
            int lo;
            Loc loc;
            // the PHV container bits the match will be performed on
            bitvec bit_use;
            // the PHV container bits that are potentially non-zero valued
            bitvec non_zero_bits;
            // flags describing alignment and gateway use/requirements
            int flags = 0;
            unsigned specialities = 0;
            safe_vector<FieldInfo> field_bytes;

            void set_spec(byte_speciality_t bs) { specialities |= (1 << bs); }

            void clear_spec(byte_speciality_t bs) { specialities &= ~(1 << bs); }

            bool is_spec(byte_speciality_t bs) const { return specialities & (1 << bs); }

            // Which search bus this byte belongs to.  Used rather than groups in table format
            // as the Byte can appear once on the input xbar
            int search_bus = -1;
            // Given a byte appearing multiple times within the match format, which one it is
            int match_index = 0;
            // A index given to each range index, as there are constraints on the multirange
            // distribution that leads to some restrictions on range fields
            int range_index = -1;
            // When converting a byte to proxy hash, this is the byte in the table format
            // in which the hash is provide
            bool proxy_hash = false;
            // Desired ixbar group as specified by the ixbar_group_num pragma
            int ixbar_group_num = -1;

            // Byte(cstring n, int l) : container(n), lo(l) {}
            // Byte(cstring n, int l, int g, int gb) : container(n), lo(l), loc(g, gb) {}
            Byte(PHV::Container c, int l) : container(c), lo(l) {}
            Byte(PHV::Container c, int l, int g, int gb) : container(c), lo(l), loc(g, gb) {}
            operator std::pair<PHV::Container, int>() const {
                return std::make_pair(container, lo);
            }
            bool operator==(const std::pair<PHV::Container, int> &a) const {
                return container == a.first && lo == a.second;
            }
            bool operator==(const Byte &b) const { return container == b.container && lo == b.lo; }
            bool operator<(const Byte &b) const {
                if (container != b.container) return container < b.container;
                if (lo != b.lo) return lo < b.lo;
                if (match_index != b.match_index) return match_index < b.match_index;
                // Sort by specialities to prevent combining bytes that have different
                // specialities in create_alloc
                if (specialities != b.specialities) return specialities < b.specialities;
                // Due to limitations in range fields being spread across multiple TCAM,
                // only one range field is allowed per byte
                if (range_index != b.range_index) return range_index < b.range_index;
                if (field_bytes != b.field_bytes) return field_bytes < b.field_bytes;
                return false;
            }
            bool is_range() const { return is_spec(RANGE_LO) || is_spec(RANGE_HI); }
            void unallocate() {
                search_bus = -1;
                loc.group = -1;
                loc.byte = -1;
            }
            std::string visualization_detail() const;
            std::vector<FieldInfo> get_slices_for_visualization() const;
            bool is_subset(const Byte &b) const;
            bool only_one_nibble_in_use() const {
                BUG_CHECK(!bit_use.empty(), "IXBar byte has no data");
                if (is_range()) return false;
                return bit_use.getslice(0, 4).empty() || bit_use.getslice(4, 4).empty();
            }

            bool can_add_info(const FieldInfo &fi) const;
            void add_info(const FieldInfo &fi);
            bool has_field_slice(const PHV::FieldSlice &sl) const {
                for (auto &fi : field_bytes) {
                    if (fi.field == sl.field()->name && sl.range().overlaps(fi.lo, fi.hi))
                        return true;
                }
                return false;
            }
        };
        safe_vector<Byte> use;

        /* hash tables used for way address computation */
        struct Way {
            int source;            // source of hash bits (ixbar hash group or xmu hash)
            le_bitrange index;     // hash bits for index lookup
            le_bitrange select;    // hash bits for bank select;
            unsigned select_mask;  // mask for bank select;
            Way() = delete;
            Way(int s, le_bitrange i, le_bitrange sel, unsigned m)
                : source(s), index(i), select(sel), select_mask(m) {}
        };
        safe_vector<Way> way_use;

        bool allocated() { return !use.empty(); }

#if 0
        /* which of the 16 hash tables we are using (bitvec) */
        dyn_vector<unsigned>    hash_table_inputs;
        /* hash seed for different hash groups */
        dyn_vector<bitvec>      hash_seed;
#endif

        virtual void clear() {
            type = TYPES;
            used_by.clear();
            use.clear();
            way_use.clear();
#if 0
            hash_table_inputs.clear();
            hash_seed.clear();
#endif
        }
        virtual bool empty() const { return type == TYPES && use.empty() && way_use.empty(); }
        virtual void dbprint(std::ostream &) const;

        typedef safe_vector<safe_vector<Byte> *> TotalBytes;

        struct GroupInfo : public IHasDbPrint {
            int search_bus;
            int ixbar_group;
            int bytes;
            int bits;

            GroupInfo(int sb, int ig, int by, int b)
                : search_bus(sb), ixbar_group(ig), bytes(by), bits(b) {}

            void dbprint(std::ostream &out) const {
                out << "Search bus: " << search_bus << ", IXBar group: " << ixbar_group
                    << ", Bytes : " << bytes << ", Bits : " << bits;
            }
        };

        struct TotalInfo {
            int hash_group;
            safe_vector<GroupInfo> all_group_info;

            TotalInfo(int hg, safe_vector<GroupInfo> agi) : hash_group(hg), all_group_info(agi) {}
        };

        virtual void add(const Use &alloc);
        virtual TotalBytes atcam_match() const;
        virtual safe_vector<Byte> atcam_partition(int *hash_group = nullptr) const;
        virtual safe_vector<TotalInfo> bits_per_search_bus() const;
        virtual unsigned compute_hash_tables();
        virtual bool emit_gateway_asm(const MauAsmOutput &, std::ostream &, indent_t,
                                      const IR::MAU::Table *) const = 0;
        virtual void emit_ixbar_asm(const PhvInfo &phv, std::ostream &out, indent_t indent,
                                    const TableMatch *fmt, const IR::MAU::Table *) const = 0;
        virtual void emit_salu_bytemasks(std::ostream &out, indent_t indent) const = 0;
        virtual void emit_ixbar_hash_table(int hash_table, safe_vector<Slice> &match_data,
                                           safe_vector<Slice> &ghost, const TableMatch *fmt,
                                           std::map<int, std::map<int, Slice>> &sort) const = 0;
        virtual bitvec galois_matrix_bits() const = 0;
        virtual int gateway_group() const;
        virtual int groups() const;  // how many different groups in this use
        virtual const std::map<int, const IR::Expression *> &hash_computed_expressions() const = 0;
        virtual int hash_groups() const = 0;
        virtual TotalBytes match_hash(safe_vector<int> *hash_groups = nullptr) const;
        virtual bitvec meter_bit_mask() const = 0;
        virtual int search_buses_single() const;
        virtual int ternary_align(const Loc &) const = 0;
        virtual int total_input_bits() const = 0;
        virtual void update_resources(int, BFN::Resources::StageResources &) const;
        virtual const char *way_source_kind() const = 0;
        int findBytesOnIxbar(const PHV::FieldSlice &sl) const {
            int bytesOnIxbar = 0;
            for (auto &u : use) {
                for (auto &fi : u.field_bytes) {
                    if (fi.field == sl.field()->name && sl.range().overlaps(fi.lo, fi.hi))
                        ++bytesOnIxbar;
                }
            }
            return bytesOnIxbar;
        }
    };

    static HashDistDest_t dest_location(const IR::Node *node, bool precolor = false);
    static std::string hash_dist_name(HashDistDest_t dest);

    cstring failure_reason;

    /* A problem occurred with the way the IXBar was allocated that requires backtracking
     * and trying something else */
    struct failure : public Backtrack::trigger {
        int stage = -1, group = -1;
        failure(int stg, int grp) : trigger(OTHER), stage(stg), group(grp) {}

        DECLARE_TYPEINFO(failure);
    };

 protected:
    ordered_map<const IR::MAU::AttachedMemory *, const IXBar::Use &> allocated_attached;

    /** The purpose of ContByteConversion is to capture that multiple stretch of fields can
     *  be contained within the same container byte.  In the add_use function, each FieldInfo
     *  object will be created, and linked to a corresponding container byte.  Later, in the
     *  create_alloc function, these individual FieldInfo object will be used to create at
     *  least a single byte, (and maybe more due to overlay issues), that the compiler needs
     * to allocate for an input xbar.  */
    typedef std::map<Use::Byte, safe_vector<FieldInfo>> ContByteConversion;
    static void add_use(ContByteConversion &map_alloc, const PHV::Field *field, const PhvInfo &phv,
                        const IR::MAU::Table *ctxt, std::optional<cstring> aliasSourceName,
                        const le_bitrange *bits = nullptr, int flags = 0,
                        byte_type_t byte_type = NO_BYTE_TYPE, unsigned extra_align = 0,
                        int range_index = 0, int pragma_forced_ixbar_group = -1);
    void create_alloc(ContByteConversion &map_alloc, IXBar::Use &alloc);
    void create_alloc(ContByteConversion &map_alloc, safe_vector<Use::Byte> &bytes);

    struct KeyInfo {
        bool hash_dist = false;
        bool is_atcam = false;
        bool partition = false;
        int partition_bits = 0;
        int range_index = 0;
        bool repeats_allowed = true;
        KeyInfo() {}
    };

    /* This is for adding fields to be allocated in the ixbar allocation scheme.  Used by
       match tables, selectors, and hash distribution */
    class FieldManagement : public Inspector {
        ContByteConversion *map_alloc;
        safe_vector<const IR::Expression *> &field_list_order;
        std::map<cstring, bitvec> *fields_needed;
        const PhvInfo &phv;
        KeyInfo &ki;
        const IR::MAU::Table *tbl;

        bool preorder(const IR::ListExpression *) override;
        bool preorder(const IR::StructExpression *) override;
        bool preorder(const IR::Mask *) override;
        bool preorder(const IR::MAU::TableKey *read) override;
        bool preorder(const IR::Constant *c) override;
        bool preorder(const IR::MAU::ActionArg *aa) override;
        bool preorder(const IR::Expression *e) override;
        void postorder(const IR::BFN::SignExtend *c) override;
        void end_apply() override;

     public:
        FieldManagement(ContByteConversion *map_alloc,
                        safe_vector<const IR::Expression *> &field_list_order,
                        const IR::Expression *field, std::map<cstring, bitvec> *fields_needed,
                        const PhvInfo &phv, KeyInfo &ki, const IR::MAU::Table *t)
            : map_alloc(map_alloc),
              field_list_order(field_list_order),
              fields_needed(fields_needed),
              phv(phv),
              ki(ki),
              tbl(t) {
            field->apply(*this);
        }
    };

 public:
    virtual bool allocTable(const IR::MAU::Table *tbl, const IR::MAU::Table *gw, const PhvInfo &,
                            TableResourceAlloc &, const LayoutOption *,
                            const ActionData::Format::Use *, const attached_entries_t &) = 0;
    virtual void update(cstring name, const Use &alloc) = 0;
    virtual void update(const IR::MAU::Table *tbl, const TableResourceAlloc *rsrc);
    // virtual void update(cstring name, const TableResourceAlloc *alloc) = 0;
    virtual void update(const IR::MAU::Table *tbl);
    virtual void add_collisions() = 0;
    virtual void verify_hash_matrix() const = 0;
    virtual void dbprint(std::ostream &) const = 0;
    virtual ~IXBar() {}

    static IXBar *create();

 protected:
    // helper functions for dbprint
    static void add_names(cstring n, std::map<cstring, char> &names);
    static void add_names(const std::pair<PHV::Container, int> &c, std::map<cstring, char> &names);
    static void add_names(PHV::Container c, std::map<cstring, char> &names);
    template <class T>
    static void add_names(const T &n, std::map<cstring, char> &names) {
        for (auto &a : n) add_names(a, names);
    }
    // FIXME -- should not be needed, but Alloc2D is missing begin/end
    template <class T, int R, int C>
    static void add_names(const BFN::Alloc2D<T, R, C> &n, std::map<cstring, char> &names) {
        for (int r = 0; r < R; r++) add_names(n[r], names);
    }
    // FIXME -- should not be needed, but Alloc1D is missing const begin/end
    template <class T, int S>
    static void add_names(const BFN::Alloc1D<T, S> &n, std::map<cstring, char> &names) {
        for (int i = 0; i < S; i++) add_names(n[i], names);
    }
    static void sort_names(std::map<cstring, char> &names);
    static void write_one(std::ostream &out, const std::pair<cstring, int> &f,
                          std::map<cstring, char> &fields);
    static void write_one(std::ostream &out, cstring n, std::map<cstring, char> &names);
    static void write_one(std::ostream &out, const std::pair<PHV::Container, int> &f,
                          std::map<cstring, char> &fields);
    static void write_one(std::ostream &out, PHV::Container f, std::map<cstring, char> &fields);
    template <class T>
    static void write_group(std::ostream &out, const T &grp, std::map<cstring, char> &fields) {
        for (auto &a : grp) write_one(out, a, fields);
    }
};

inline std::ostream &operator<<(std::ostream &out, const IXBar::Loc &l) {
    return out << '(' << l.group << ',' << l.byte << ')';
}
inline std::ostream &operator<<(std::ostream &out, const IXBar::Use &u) {
    u.dbprint(out);
    return out;
}

inline std::ostream &operator<<(std::ostream &out, const IXBar::FieldInfo &fi) {
    out << fi.visualization_detail();
    return out;
}

std::ostream &operator<<(std::ostream &, IXBar::Use::type_t);
inline std::ostream &operator<<(std::ostream &out, const IXBar::Use::Byte &b) {
    out << b.container << '[' << b.lo << ".." << (b.lo + 7) << ']';
    if (b.loc) out << b.loc;
    out << " 0x" << b.bit_use;
    if (b.flags) out << " flags=" << P4::hex(b.flags);
    out << " " << b.visualization_detail();
    return out;
}

inline std::ostream &operator<<(std::ostream &out, const IXBar &i) {
    i.dbprint(out);
    return out;
}

#endif /* BF_P4C_MAU_INPUT_XBAR_H_ */
