// Seed: 154921443
module module_0;
  wire id_1;
  parameter id_2 = 1;
  wire [1 : -1 'h0] id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    input wire id_9,
    input uwire id_10
);
  logic id_12;
  ;
  assign id_2 = id_8 | 1'b0;
  wire id_13;
  logic [7:0] id_14 = id_1;
  wire id_15;
  module_0 modCall_1 ();
  assign id_4 = id_14[-1==-1];
endmodule
