<profile>

<section name = "Vivado HLS Report for 'Gradient_Add'" level="0">
<item name = "Date">Tue Dec  4 09:50:24 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 15.954, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 78241, 1, 78241, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_32_32_s_fu_111">sqrt_fixed_32_32_s, 1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 78240, 3 ~ 326, -, -, 0 ~ 240, no</column>
<column name=" + Loop 1.1">0, 323, 5, 1, 1, 0 ~ 320, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 0, 124</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 94, 1384</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">0, -, 280, 32</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_sqrt_fixed_32_32_s_fu_111">sqrt_fixed_32_32_s, 0, 0, 94, 1384</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="HoughCircles_CorelbW_U105">HoughCircles_CorelbW, i0 * i0</column>
<column name="HoughCircles_Coremb6_U106">HoughCircles_Coremb6, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_125_p2">+, 0, 0, 38, 31, 1</column>
<column name="j_fu_140_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state7_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="tmp_148_i_fu_135_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_120_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dx_cols_V_blk_n">9, 2, 1, 2</column>
<column name="dx_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="dx_rows_V_blk_n">9, 2, 1, 2</column>
<column name="dy_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="i_i_reg_89">9, 2, 31, 62</column>
<column name="j_i_reg_100">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="cols_reg_173">32, 0, 32, 0</column>
<column name="i_i_reg_89">31, 0, 31, 0</column>
<column name="i_reg_182">31, 0, 31, 0</column>
<column name="j_i_reg_100">31, 0, 31, 0</column>
<column name="rows_reg_168">32, 0, 32, 0</column>
<column name="tmp_148_i_reg_187">1, 0, 1, 0</column>
<column name="vmag_reg_201">16, 0, 16, 0</column>
<column name="xf_V_reg_196">32, 0, 32, 0</column>
<column name="tmp_148_i_reg_187">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Gradient_Add, return value</column>
<column name="dx_rows_V_dout">in, 32, ap_fifo, dx_rows_V, pointer</column>
<column name="dx_rows_V_empty_n">in, 1, ap_fifo, dx_rows_V, pointer</column>
<column name="dx_rows_V_read">out, 1, ap_fifo, dx_rows_V, pointer</column>
<column name="dx_cols_V_dout">in, 32, ap_fifo, dx_cols_V, pointer</column>
<column name="dx_cols_V_empty_n">in, 1, ap_fifo, dx_cols_V, pointer</column>
<column name="dx_cols_V_read">out, 1, ap_fifo, dx_cols_V, pointer</column>
<column name="dx_data_stream_V_dout">in, 16, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dx_data_stream_V_empty_n">in, 1, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dx_data_stream_V_read">out, 1, ap_fifo, dx_data_stream_V, pointer</column>
<column name="dy_data_stream_V_dout">in, 16, ap_fifo, dy_data_stream_V, pointer</column>
<column name="dy_data_stream_V_empty_n">in, 1, ap_fifo, dy_data_stream_V, pointer</column>
<column name="dy_data_stream_V_read">out, 1, ap_fifo, dy_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 16, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
