digraph "CFG for '_Z30apply_weight_decay_util_kernelPK15HIP_vector_typeIfLj4EEPS0_fi' function" {
	label="CFG for '_Z30apply_weight_decay_util_kernelPK15HIP_vector_typeIfLj4EEPS0_fi' function";

	Node0x4d7f2c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4d7f2c0:s0 -> Node0x4d81120;
	Node0x4d7f2c0:s1 -> Node0x4d811b0;
	Node0x4d81120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 0\l  %18 = load float, float addrspace(1)* %17, align 16, !amdgpu.noclobber !5\l  %19 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 1\l  %20 = load float, float addrspace(1)* %19, align 4, !amdgpu.noclobber !5\l  %21 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 2\l  %22 = load float, float addrspace(1)* %21, align 8, !amdgpu.noclobber !5\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %16, i32 0, i32 0, i32 0, i64 3\l  %24 = load float, float addrspace(1)* %23, align 4, !amdgpu.noclobber !5\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 0\l  %26 = load float, float addrspace(1)* %25, align 16, !amdgpu.noclobber !5\l  %27 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 1\l  %28 = load float, float addrspace(1)* %27, align 4, !amdgpu.noclobber !5\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 2\l  %30 = load float, float addrspace(1)* %29, align 8, !amdgpu.noclobber !5\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %16, i32 0, i32 0, i32 0, i64 3\l  %32 = load float, float addrspace(1)* %31, align 4, !amdgpu.noclobber !5\l  %33 = fmul contract float %18, %2\l  %34 = fsub contract float 1.000000e+00, %33\l  %35 = fmul contract float %20, %2\l  %36 = fsub contract float 1.000000e+00, %35\l  %37 = fmul contract float %22, %2\l  %38 = fsub contract float 1.000000e+00, %37\l  %39 = fmul contract float %24, %2\l  %40 = fsub contract float 1.000000e+00, %39\l  %41 = fmul contract float %34, %26\l  %42 = fmul contract float %36, %28\l  %43 = fmul contract float %38, %30\l  %44 = fmul contract float %40, %32\l  store float %41, float addrspace(1)* %25, align 16\l  store float %42, float addrspace(1)* %27, align 4\l  store float %43, float addrspace(1)* %29, align 8\l  store float %44, float addrspace(1)* %31, align 4\l  br label %45\l}"];
	Node0x4d81120 -> Node0x4d811b0;
	Node0x4d811b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
