Determining the location of the ModelSim executable...

Using: C:/intelFPGA/18.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TopDE -c TopDE --vector_source="C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Waveform.vwf" --testbench_file="C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 13 19:11:22 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off TopDE -c TopDE --vector_source=C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Waveform.vwf --testbench_file=C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ench files

ource file when writing test bench files

arnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Thu Feb 13 19:11:23 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/" TopDE -c TopDE

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Feb 13 19:11:24 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/ TopDE -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file TopDE.vo in folder "C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4749 megabytes
    Info: Processing ended: Thu Feb 13 19:11:26 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/TopDE.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/18.1/modelsim_ase/win32aloem/vsim -c -do TopDE.do

Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do TopDE.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 19:11:26 on Feb 13,2025
# vlog -work work TopDE.vo 

# -- Compiling module TopDE

# 

# Top level modules:
# 	TopDE

# End time: 19:11:27 on Feb 13,2025, Elapsed time: 0:00:01

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 19:11:27 on Feb 13,2025

# vlog -work work Waveform.vwf.vt 

# -- Compiling module TopDE_vlg_vec_tst

# 

# Top level modules:
# 	TopDE_vlg_vec_tst

# End time: 19:11:27 on Feb 13,2025, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 19:11:27 on Feb 13,2025
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_jtag
# Loading cyclonev_ver.cyclonev_ram_block
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) Waveform.vwf.vt(49): [TFMPC] - Too few port connections. Expected 17, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: TopDE.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(49): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) TopDE.vo(8472): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/altera_internal_jtag File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) TopDE.vo(8472): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: Design size of 22547 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#25

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(67)
#    Time: 5 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst

# End time: 19:11:30 on Feb 13,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 14

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/Waveform.vwf...

Reading C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/TopDE.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Arthur/Documents/Processador-Risc-V-32bits-Pipeline-ISA-Reduzida/Pipeline_RV32Red_restored/simulation/qsim/TopDE_20250213191130.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.