
Buoy_Firmware_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000156b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b28  08015848  08015848  00025848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016370  08016370  00026370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016378  08016378  00026378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801637c  0801637c  0002637c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  08016380  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306cc  2**0
                  CONTENTS
  8 .bss          000031ac  200006cc  200006cc  000306cc  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003878  20003878  000306cc  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306cc  2**0
                  CONTENTS, READONLY
 11 .debug_info   00021ec5  00000000  00000000  000306f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000037f7  00000000  00000000  000525bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000018b0  00000000  00000000  00055db8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001730  00000000  00000000  00057668  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b4f1  00000000  00000000  00058d98  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00007c83  00000000  00000000  00064289  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006bf0c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000084b0  00000000  00000000  0006bf88  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  00074438  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  0007445c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006cc 	.word	0x200006cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015830 	.word	0x08015830

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d0 	.word	0x200006d0
 80001cc:	08015830 	.word	0x08015830

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_ldivmod>:
 8000ca0:	b97b      	cbnz	r3, 8000cc2 <__aeabi_ldivmod+0x22>
 8000ca2:	b972      	cbnz	r2, 8000cc2 <__aeabi_ldivmod+0x22>
 8000ca4:	2900      	cmp	r1, #0
 8000ca6:	bfbe      	ittt	lt
 8000ca8:	2000      	movlt	r0, #0
 8000caa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cae:	e006      	blt.n	8000cbe <__aeabi_ldivmod+0x1e>
 8000cb0:	bf08      	it	eq
 8000cb2:	2800      	cmpeq	r0, #0
 8000cb4:	bf1c      	itt	ne
 8000cb6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cba:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbe:	f000 b9c5 	b.w	800104c <__aeabi_idiv0>
 8000cc2:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cca:	2900      	cmp	r1, #0
 8000ccc:	db09      	blt.n	8000ce2 <__aeabi_ldivmod+0x42>
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	db1a      	blt.n	8000d08 <__aeabi_ldivmod+0x68>
 8000cd2:	f000 f84d 	bl	8000d70 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4770      	bx	lr
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	db1b      	blt.n	8000d24 <__aeabi_ldivmod+0x84>
 8000cec:	f000 f840 	bl	8000d70 <__udivmoddi4>
 8000cf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf8:	b004      	add	sp, #16
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	4770      	bx	lr
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	f000 f82f 	bl	8000d70 <__udivmoddi4>
 8000d12:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1a:	b004      	add	sp, #16
 8000d1c:	4240      	negs	r0, r0
 8000d1e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d22:	4770      	bx	lr
 8000d24:	4252      	negs	r2, r2
 8000d26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2a:	f000 f821 	bl	8000d70 <__udivmoddi4>
 8000d2e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d36:	b004      	add	sp, #16
 8000d38:	4252      	negs	r2, r2
 8000d3a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d3e:	4770      	bx	lr

08000d40 <__aeabi_uldivmod>:
 8000d40:	b953      	cbnz	r3, 8000d58 <__aeabi_uldivmod+0x18>
 8000d42:	b94a      	cbnz	r2, 8000d58 <__aeabi_uldivmod+0x18>
 8000d44:	2900      	cmp	r1, #0
 8000d46:	bf08      	it	eq
 8000d48:	2800      	cmpeq	r0, #0
 8000d4a:	bf1c      	itt	ne
 8000d4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d50:	f04f 30ff 	movne.w	r0, #4294967295
 8000d54:	f000 b97a 	b.w	800104c <__aeabi_idiv0>
 8000d58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d60:	f000 f806 	bl	8000d70 <__udivmoddi4>
 8000d64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d6c:	b004      	add	sp, #16
 8000d6e:	4770      	bx	lr

08000d70 <__udivmoddi4>:
 8000d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d74:	468c      	mov	ip, r1
 8000d76:	460d      	mov	r5, r1
 8000d78:	4604      	mov	r4, r0
 8000d7a:	9e08      	ldr	r6, [sp, #32]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d151      	bne.n	8000e24 <__udivmoddi4+0xb4>
 8000d80:	428a      	cmp	r2, r1
 8000d82:	4617      	mov	r7, r2
 8000d84:	d96d      	bls.n	8000e62 <__udivmoddi4+0xf2>
 8000d86:	fab2 fe82 	clz	lr, r2
 8000d8a:	f1be 0f00 	cmp.w	lr, #0
 8000d8e:	d00b      	beq.n	8000da8 <__udivmoddi4+0x38>
 8000d90:	f1ce 0c20 	rsb	ip, lr, #32
 8000d94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000da0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000da4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000da8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000dac:	0c25      	lsrs	r5, r4, #16
 8000dae:	fbbc f8fa 	udiv	r8, ip, sl
 8000db2:	fa1f f987 	uxth.w	r9, r7
 8000db6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000dba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000dbe:	fb08 f309 	mul.w	r3, r8, r9
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	d90a      	bls.n	8000ddc <__udivmoddi4+0x6c>
 8000dc6:	19ed      	adds	r5, r5, r7
 8000dc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000dcc:	f080 8123 	bcs.w	8001016 <__udivmoddi4+0x2a6>
 8000dd0:	42ab      	cmp	r3, r5
 8000dd2:	f240 8120 	bls.w	8001016 <__udivmoddi4+0x2a6>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	443d      	add	r5, r7
 8000ddc:	1aed      	subs	r5, r5, r3
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000de4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000de8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dec:	fb00 f909 	mul.w	r9, r0, r9
 8000df0:	45a1      	cmp	r9, r4
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x98>
 8000df4:	19e4      	adds	r4, r4, r7
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	f080 810a 	bcs.w	8001012 <__udivmoddi4+0x2a2>
 8000dfe:	45a1      	cmp	r9, r4
 8000e00:	f240 8107 	bls.w	8001012 <__udivmoddi4+0x2a2>
 8000e04:	3802      	subs	r0, #2
 8000e06:	443c      	add	r4, r7
 8000e08:	eba4 0409 	sub.w	r4, r4, r9
 8000e0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e10:	2100      	movs	r1, #0
 8000e12:	2e00      	cmp	r6, #0
 8000e14:	d061      	beq.n	8000eda <__udivmoddi4+0x16a>
 8000e16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	6034      	str	r4, [r6, #0]
 8000e1e:	6073      	str	r3, [r6, #4]
 8000e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e24:	428b      	cmp	r3, r1
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0xc8>
 8000e28:	2e00      	cmp	r6, #0
 8000e2a:	d054      	beq.n	8000ed6 <__udivmoddi4+0x166>
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000e32:	4608      	mov	r0, r1
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	fab3 f183 	clz	r1, r3
 8000e3c:	2900      	cmp	r1, #0
 8000e3e:	f040 808e 	bne.w	8000f5e <__udivmoddi4+0x1ee>
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d302      	bcc.n	8000e4c <__udivmoddi4+0xdc>
 8000e46:	4282      	cmp	r2, r0
 8000e48:	f200 80fa 	bhi.w	8001040 <__udivmoddi4+0x2d0>
 8000e4c:	1a84      	subs	r4, r0, r2
 8000e4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e52:	2001      	movs	r0, #1
 8000e54:	46ac      	mov	ip, r5
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d03f      	beq.n	8000eda <__udivmoddi4+0x16a>
 8000e5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	b912      	cbnz	r2, 8000e6a <__udivmoddi4+0xfa>
 8000e64:	2701      	movs	r7, #1
 8000e66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e6a:	fab7 fe87 	clz	lr, r7
 8000e6e:	f1be 0f00 	cmp.w	lr, #0
 8000e72:	d134      	bne.n	8000ede <__udivmoddi4+0x16e>
 8000e74:	1beb      	subs	r3, r5, r7
 8000e76:	0c3a      	lsrs	r2, r7, #16
 8000e78:	fa1f fc87 	uxth.w	ip, r7
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e82:	0c25      	lsrs	r5, r4, #16
 8000e84:	fb02 3318 	mls	r3, r2, r8, r3
 8000e88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e8c:	fb0c f308 	mul.w	r3, ip, r8
 8000e90:	42ab      	cmp	r3, r5
 8000e92:	d907      	bls.n	8000ea4 <__udivmoddi4+0x134>
 8000e94:	19ed      	adds	r5, r5, r7
 8000e96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e9a:	d202      	bcs.n	8000ea2 <__udivmoddi4+0x132>
 8000e9c:	42ab      	cmp	r3, r5
 8000e9e:	f200 80d1 	bhi.w	8001044 <__udivmoddi4+0x2d4>
 8000ea2:	4680      	mov	r8, r0
 8000ea4:	1aed      	subs	r5, r5, r3
 8000ea6:	b2a3      	uxth	r3, r4
 8000ea8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000eac:	fb02 5510 	mls	r5, r2, r0, r5
 8000eb0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000eb4:	fb0c fc00 	mul.w	ip, ip, r0
 8000eb8:	45a4      	cmp	ip, r4
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x15c>
 8000ebc:	19e4      	adds	r4, r4, r7
 8000ebe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x15a>
 8000ec4:	45a4      	cmp	ip, r4
 8000ec6:	f200 80b8 	bhi.w	800103a <__udivmoddi4+0x2ca>
 8000eca:	4618      	mov	r0, r3
 8000ecc:	eba4 040c 	sub.w	r4, r4, ip
 8000ed0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ed4:	e79d      	b.n	8000e12 <__udivmoddi4+0xa2>
 8000ed6:	4631      	mov	r1, r6
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	f1ce 0420 	rsb	r4, lr, #32
 8000ee2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ee6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eea:	fa20 f804 	lsr.w	r8, r0, r4
 8000eee:	0c3a      	lsrs	r2, r7, #16
 8000ef0:	fa25 f404 	lsr.w	r4, r5, r4
 8000ef4:	ea48 0803 	orr.w	r8, r8, r3
 8000ef8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000efc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000f00:	fb02 4411 	mls	r4, r2, r1, r4
 8000f04:	fa1f fc87 	uxth.w	ip, r7
 8000f08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000f0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000f10:	42ab      	cmp	r3, r5
 8000f12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000f16:	d909      	bls.n	8000f2c <__udivmoddi4+0x1bc>
 8000f18:	19ed      	adds	r5, r5, r7
 8000f1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f1e:	f080 808a 	bcs.w	8001036 <__udivmoddi4+0x2c6>
 8000f22:	42ab      	cmp	r3, r5
 8000f24:	f240 8087 	bls.w	8001036 <__udivmoddi4+0x2c6>
 8000f28:	3902      	subs	r1, #2
 8000f2a:	443d      	add	r5, r7
 8000f2c:	1aeb      	subs	r3, r5, r3
 8000f2e:	fa1f f588 	uxth.w	r5, r8
 8000f32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000f36:	fb02 3310 	mls	r3, r2, r0, r3
 8000f3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000f42:	42ab      	cmp	r3, r5
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x1e6>
 8000f46:	19ed      	adds	r5, r5, r7
 8000f48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4c:	d26f      	bcs.n	800102e <__udivmoddi4+0x2be>
 8000f4e:	42ab      	cmp	r3, r5
 8000f50:	d96d      	bls.n	800102e <__udivmoddi4+0x2be>
 8000f52:	3802      	subs	r0, #2
 8000f54:	443d      	add	r5, r7
 8000f56:	1aeb      	subs	r3, r5, r3
 8000f58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f5c:	e78f      	b.n	8000e7e <__udivmoddi4+0x10e>
 8000f5e:	f1c1 0720 	rsb	r7, r1, #32
 8000f62:	fa22 f807 	lsr.w	r8, r2, r7
 8000f66:	408b      	lsls	r3, r1
 8000f68:	fa05 f401 	lsl.w	r4, r5, r1
 8000f6c:	ea48 0303 	orr.w	r3, r8, r3
 8000f70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f78:	40fd      	lsrs	r5, r7
 8000f7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f8a:	fa1f f883 	uxth.w	r8, r3
 8000f8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f92:	fb09 f408 	mul.w	r4, r9, r8
 8000f96:	42ac      	cmp	r4, r5
 8000f98:	fa02 f201 	lsl.w	r2, r2, r1
 8000f9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x244>
 8000fa2:	18ed      	adds	r5, r5, r3
 8000fa4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000fa8:	d243      	bcs.n	8001032 <__udivmoddi4+0x2c2>
 8000faa:	42ac      	cmp	r4, r5
 8000fac:	d941      	bls.n	8001032 <__udivmoddi4+0x2c2>
 8000fae:	f1a9 0902 	sub.w	r9, r9, #2
 8000fb2:	441d      	add	r5, r3
 8000fb4:	1b2d      	subs	r5, r5, r4
 8000fb6:	fa1f fe8e 	uxth.w	lr, lr
 8000fba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000fbe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000fc2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000fc6:	fb00 f808 	mul.w	r8, r0, r8
 8000fca:	45a0      	cmp	r8, r4
 8000fcc:	d907      	bls.n	8000fde <__udivmoddi4+0x26e>
 8000fce:	18e4      	adds	r4, r4, r3
 8000fd0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000fd4:	d229      	bcs.n	800102a <__udivmoddi4+0x2ba>
 8000fd6:	45a0      	cmp	r8, r4
 8000fd8:	d927      	bls.n	800102a <__udivmoddi4+0x2ba>
 8000fda:	3802      	subs	r0, #2
 8000fdc:	441c      	add	r4, r3
 8000fde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fe2:	eba4 0408 	sub.w	r4, r4, r8
 8000fe6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fea:	454c      	cmp	r4, r9
 8000fec:	46c6      	mov	lr, r8
 8000fee:	464d      	mov	r5, r9
 8000ff0:	d315      	bcc.n	800101e <__udivmoddi4+0x2ae>
 8000ff2:	d012      	beq.n	800101a <__udivmoddi4+0x2aa>
 8000ff4:	b156      	cbz	r6, 800100c <__udivmoddi4+0x29c>
 8000ff6:	ebba 030e 	subs.w	r3, sl, lr
 8000ffa:	eb64 0405 	sbc.w	r4, r4, r5
 8000ffe:	fa04 f707 	lsl.w	r7, r4, r7
 8001002:	40cb      	lsrs	r3, r1
 8001004:	431f      	orrs	r7, r3
 8001006:	40cc      	lsrs	r4, r1
 8001008:	6037      	str	r7, [r6, #0]
 800100a:	6074      	str	r4, [r6, #4]
 800100c:	2100      	movs	r1, #0
 800100e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001012:	4618      	mov	r0, r3
 8001014:	e6f8      	b.n	8000e08 <__udivmoddi4+0x98>
 8001016:	4690      	mov	r8, r2
 8001018:	e6e0      	b.n	8000ddc <__udivmoddi4+0x6c>
 800101a:	45c2      	cmp	sl, r8
 800101c:	d2ea      	bcs.n	8000ff4 <__udivmoddi4+0x284>
 800101e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001022:	eb69 0503 	sbc.w	r5, r9, r3
 8001026:	3801      	subs	r0, #1
 8001028:	e7e4      	b.n	8000ff4 <__udivmoddi4+0x284>
 800102a:	4628      	mov	r0, r5
 800102c:	e7d7      	b.n	8000fde <__udivmoddi4+0x26e>
 800102e:	4640      	mov	r0, r8
 8001030:	e791      	b.n	8000f56 <__udivmoddi4+0x1e6>
 8001032:	4681      	mov	r9, r0
 8001034:	e7be      	b.n	8000fb4 <__udivmoddi4+0x244>
 8001036:	4601      	mov	r1, r0
 8001038:	e778      	b.n	8000f2c <__udivmoddi4+0x1bc>
 800103a:	3802      	subs	r0, #2
 800103c:	443c      	add	r4, r7
 800103e:	e745      	b.n	8000ecc <__udivmoddi4+0x15c>
 8001040:	4608      	mov	r0, r1
 8001042:	e708      	b.n	8000e56 <__udivmoddi4+0xe6>
 8001044:	f1a8 0802 	sub.w	r8, r8, #2
 8001048:	443d      	add	r5, r7
 800104a:	e72b      	b.n	8000ea4 <__udivmoddi4+0x134>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800105a:	4a0c      	ldr	r2, [pc, #48]	; (800108c <HAL_Init+0x3c>)
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <HAL_Init+0x3c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001064:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001066:	2003      	movs	r0, #3
 8001068:	f000 f9b4 	bl	80013d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106c:	2000      	movs	r0, #0
 800106e:	f000 f80f 	bl	8001090 <HAL_InitTick>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d002      	beq.n	800107e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	71fb      	strb	r3, [r7, #7]
 800107c:	e001      	b.n	8001082 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107e:	f00b feab 	bl	800cdd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001082:	79fb      	ldrb	r3, [r7, #7]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40022000 	.word	0x40022000

08001090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <HAL_InitTick+0x68>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d022      	beq.n	80010ea <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_InitTick+0x6c>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <HAL_InitTick+0x68>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80010b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 f9d4 	bl	8001466 <HAL_SYSTICK_Config>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10f      	bne.n	80010e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b0f      	cmp	r3, #15
 80010c8:	d809      	bhi.n	80010de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ca:	2200      	movs	r2, #0
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	f04f 30ff 	mov.w	r0, #4294967295
 80010d2:	f000 f98a 	bl	80013ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d6:	4a0a      	ldr	r2, [pc, #40]	; (8001100 <HAL_InitTick+0x70>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	e007      	b.n	80010ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	e004      	b.n	80010ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
 80010e8:	e001      	b.n	80010ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000004 	.word	0x20000004
 80010fc:	20000010 	.word	0x20000010
 8001100:	20000000 	.word	0x20000000

08001104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_IncTick+0x1c>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <HAL_IncTick+0x20>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4413      	add	r3, r2
 8001112:	4a03      	ldr	r2, [pc, #12]	; (8001120 <HAL_IncTick+0x1c>)
 8001114:	6013      	str	r3, [r2, #0]
}
 8001116:	bf00      	nop
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	2000097c 	.word	0x2000097c
 8001124:	20000004 	.word	0x20000004

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b02      	ldr	r3, [pc, #8]	; (8001138 <HAL_GetTick+0x10>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	2000097c 	.word	0x2000097c

0800113c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001144:	f7ff fff0 	bl	8001128 <HAL_GetTick>
 8001148:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001154:	d004      	beq.n	8001160 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001156:	4b09      	ldr	r3, [pc, #36]	; (800117c <HAL_Delay+0x40>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	4413      	add	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001160:	bf00      	nop
 8001162:	f7ff ffe1 	bl	8001128 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	1ad2      	subs	r2, r2, r3
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	429a      	cmp	r2, r3
 8001170:	d3f7      	bcc.n	8001162 <HAL_Delay+0x26>
  {
  }
}
 8001172:	bf00      	nop
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000004 	.word	0x20000004

08001180 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8001184:	4a04      	ldr	r2, [pc, #16]	; (8001198 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001186:	4b04      	ldr	r3, [pc, #16]	; (8001198 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f043 0302 	orr.w	r3, r3, #2
 800118e:	6053      	str	r3, [r2, #4]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	e0042000 	.word	0xe0042000

0800119c <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80011a0:	4a04      	ldr	r2, [pc, #16]	; (80011b4 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80011a2:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6053      	str	r3, [r2, #4]
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	e0042000 	.word	0xe0042000

080011b8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <NVIC_SetPriorityGrouping+0x44>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d4:	4013      	ands	r3, r2
 80011d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <NVIC_SetPriorityGrouping+0x44>)
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	60d3      	str	r3, [r2, #12]
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <NVIC_GetPriorityGrouping+0x18>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	0a1b      	lsrs	r3, r3, #8
 800120a:	f003 0307 	and.w	r3, r3, #7
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001226:	4908      	ldr	r1, [pc, #32]	; (8001248 <NVIC_EnableIRQ+0x2c>)
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	095b      	lsrs	r3, r3, #5
 800122e:	79fa      	ldrb	r2, [r7, #7]
 8001230:	f002 021f 	and.w	r2, r2, #31
 8001234:	2001      	movs	r0, #1
 8001236:	fa00 f202 	lsl.w	r2, r0, r2
 800123a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800123e:	bf00      	nop
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	e000e100 	.word	0xe000e100

0800124c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4603      	mov	r3, r0
 8001254:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001256:	4909      	ldr	r1, [pc, #36]	; (800127c <NVIC_DisableIRQ+0x30>)
 8001258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125c:	095b      	lsrs	r3, r3, #5
 800125e:	79fa      	ldrb	r2, [r7, #7]
 8001260:	f002 021f 	and.w	r2, r2, #31
 8001264:	2001      	movs	r0, #1
 8001266:	fa00 f202 	lsl.w	r2, r0, r2
 800126a:	3320      	adds	r3, #32
 800126c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	e000e100 	.word	0xe000e100

08001280 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800128a:	4909      	ldr	r1, [pc, #36]	; (80012b0 <NVIC_ClearPendingIRQ+0x30>)
 800128c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	79fa      	ldrb	r2, [r7, #7]
 8001294:	f002 021f 	and.w	r2, r2, #31
 8001298:	2001      	movs	r0, #1
 800129a:	fa00 f202 	lsl.w	r2, r0, r2
 800129e:	3360      	adds	r3, #96	; 0x60
 80012a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000e100 	.word	0xe000e100

080012b4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	6039      	str	r1, [r7, #0]
 80012be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80012c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	da0b      	bge.n	80012e0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c8:	490d      	ldr	r1, [pc, #52]	; (8001300 <NVIC_SetPriority+0x4c>)
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	f003 030f 	and.w	r3, r3, #15
 80012d0:	3b04      	subs	r3, #4
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	b2d2      	uxtb	r2, r2
 80012d6:	0112      	lsls	r2, r2, #4
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	440b      	add	r3, r1
 80012dc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012de:	e009      	b.n	80012f4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e0:	4908      	ldr	r1, [pc, #32]	; (8001304 <NVIC_SetPriority+0x50>)
 80012e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	b2d2      	uxtb	r2, r2
 80012ea:	0112      	lsls	r2, r2, #4
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	440b      	add	r3, r1
 80012f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e000ed00 	.word	0xe000ed00
 8001304:	e000e100 	.word	0xe000e100

08001308 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001308:	b480      	push	{r7}
 800130a:	b089      	sub	sp, #36	; 0x24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	f1c3 0307 	rsb	r3, r3, #7
 8001322:	2b04      	cmp	r3, #4
 8001324:	bf28      	it	cs
 8001326:	2304      	movcs	r3, #4
 8001328:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	3304      	adds	r3, #4
 800132e:	2b06      	cmp	r3, #6
 8001330:	d902      	bls.n	8001338 <NVIC_EncodePriority+0x30>
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3b03      	subs	r3, #3
 8001336:	e000      	b.n	800133a <NVIC_EncodePriority+0x32>
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800133c:	2201      	movs	r2, #1
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	1e5a      	subs	r2, r3, #1
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	401a      	ands	r2, r3
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800134e:	2101      	movs	r1, #1
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	fa01 f303 	lsl.w	r3, r1, r3
 8001356:	1e59      	subs	r1, r3, #1
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800135c:	4313      	orrs	r3, r2
         );
}
 800135e:	4618      	mov	r0, r3
 8001360:	3724      	adds	r7, #36	; 0x24
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800136c:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001370:	4905      	ldr	r1, [pc, #20]	; (8001388 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <NVIC_SystemReset+0x20>)
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800137a:	4b04      	ldr	r3, [pc, #16]	; (800138c <NVIC_SystemReset+0x24>)
 800137c:	4313      	orrs	r3, r2
 800137e:	60cb      	str	r3, [r1, #12]
 8001380:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8001384:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001386:	e7fd      	b.n	8001384 <NVIC_SystemReset+0x1c>
 8001388:	e000ed00 	.word	0xe000ed00
 800138c:	05fa0004 	.word	0x05fa0004

08001390 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	3b01      	subs	r3, #1
 800139c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013a0:	d301      	bcc.n	80013a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a2:	2301      	movs	r3, #1
 80013a4:	e00f      	b.n	80013c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a6:	4a0a      	ldr	r2, [pc, #40]	; (80013d0 <SysTick_Config+0x40>)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3b01      	subs	r3, #1
 80013ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ae:	210f      	movs	r1, #15
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295
 80013b4:	f7ff ff7e 	bl	80012b4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <SysTick_Config+0x40>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013be:	4b04      	ldr	r3, [pc, #16]	; (80013d0 <SysTick_Config+0x40>)
 80013c0:	2207      	movs	r2, #7
 80013c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	e000e010 	.word	0xe000e010

080013d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff feeb 	bl	80011b8 <NVIC_SetPriorityGrouping>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b086      	sub	sp, #24
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	4603      	mov	r3, r0
 80013f2:	60b9      	str	r1, [r7, #8]
 80013f4:	607a      	str	r2, [r7, #4]
 80013f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80013fc:	f7ff ff00 	bl	8001200 <NVIC_GetPriorityGrouping>
 8001400:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	68b9      	ldr	r1, [r7, #8]
 8001406:	6978      	ldr	r0, [r7, #20]
 8001408:	f7ff ff7e 	bl	8001308 <NVIC_EncodePriority>
 800140c:	4602      	mov	r2, r0
 800140e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001412:	4611      	mov	r1, r2
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff4d 	bl	80012b4 <NVIC_SetPriority>
}
 800141a:	bf00      	nop
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b082      	sub	sp, #8
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fef3 	bl	800121c <NVIC_EnableIRQ>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fefd 	bl	800124c <NVIC_DisableIRQ>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800145e:	f7ff ff83 	bl	8001368 <NVIC_SystemReset>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ff8e 	bl	8001390 <SysTick_Config>
 8001474:	4603      	mov	r3, r0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
 8001484:	4603      	mov	r3, r0
 8001486:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fef7 	bl	8001280 <NVIC_ClearPendingIRQ>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800149c:	b480      	push	{r7}
 800149e:	b085      	sub	sp, #20
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e098      	b.n	80015e0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	461a      	mov	r2, r3
 80014b4:	4b4d      	ldr	r3, [pc, #308]	; (80015ec <HAL_DMA_Init+0x150>)
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d80f      	bhi.n	80014da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	4b4b      	ldr	r3, [pc, #300]	; (80015f0 <HAL_DMA_Init+0x154>)
 80014c2:	4413      	add	r3, r2
 80014c4:	4a4b      	ldr	r2, [pc, #300]	; (80015f4 <HAL_DMA_Init+0x158>)
 80014c6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ca:	091b      	lsrs	r3, r3, #4
 80014cc:	009a      	lsls	r2, r3, #2
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a48      	ldr	r2, [pc, #288]	; (80015f8 <HAL_DMA_Init+0x15c>)
 80014d6:	641a      	str	r2, [r3, #64]	; 0x40
 80014d8:	e00e      	b.n	80014f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	4b46      	ldr	r3, [pc, #280]	; (80015fc <HAL_DMA_Init+0x160>)
 80014e2:	4413      	add	r3, r2
 80014e4:	4a43      	ldr	r2, [pc, #268]	; (80015f4 <HAL_DMA_Init+0x158>)
 80014e6:	fba2 2303 	umull	r2, r3, r2, r3
 80014ea:	091b      	lsrs	r3, r3, #4
 80014ec:	009a      	lsls	r2, r3, #2
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a42      	ldr	r2, [pc, #264]	; (8001600 <HAL_DMA_Init+0x164>)
 80014f6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2202      	movs	r2, #2
 80014fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800150e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001512:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800151c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001528:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001534:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001552:	d039      	beq.n	80015c8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	4a27      	ldr	r2, [pc, #156]	; (80015f8 <HAL_DMA_Init+0x15c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d11a      	bne.n	8001594 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800155e:	4929      	ldr	r1, [pc, #164]	; (8001604 <HAL_DMA_Init+0x168>)
 8001560:	4b28      	ldr	r3, [pc, #160]	; (8001604 <HAL_DMA_Init+0x168>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001568:	f003 031c 	and.w	r3, r3, #28
 800156c:	200f      	movs	r0, #15
 800156e:	fa00 f303 	lsl.w	r3, r0, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	4013      	ands	r3, r2
 8001576:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001578:	4822      	ldr	r0, [pc, #136]	; (8001604 <HAL_DMA_Init+0x168>)
 800157a:	4b22      	ldr	r3, [pc, #136]	; (8001604 <HAL_DMA_Init+0x168>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6859      	ldr	r1, [r3, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001586:	f003 031c 	and.w	r3, r3, #28
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
 800158e:	4313      	orrs	r3, r2
 8001590:	6003      	str	r3, [r0, #0]
 8001592:	e019      	b.n	80015c8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001594:	491c      	ldr	r1, [pc, #112]	; (8001608 <HAL_DMA_Init+0x16c>)
 8001596:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <HAL_DMA_Init+0x16c>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159e:	f003 031c 	and.w	r3, r3, #28
 80015a2:	200f      	movs	r0, #15
 80015a4:	fa00 f303 	lsl.w	r3, r0, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	4013      	ands	r3, r2
 80015ac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80015ae:	4816      	ldr	r0, [pc, #88]	; (8001608 <HAL_DMA_Init+0x16c>)
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <HAL_DMA_Init+0x16c>)
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6859      	ldr	r1, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015bc:	f003 031c 	and.w	r3, r3, #28
 80015c0:	fa01 f303 	lsl.w	r3, r1, r3
 80015c4:	4313      	orrs	r3, r2
 80015c6:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	40020407 	.word	0x40020407
 80015f0:	bffdfff8 	.word	0xbffdfff8
 80015f4:	cccccccd 	.word	0xcccccccd
 80015f8:	40020000 	.word	0x40020000
 80015fc:	bffdfbf8 	.word	0xbffdfbf8
 8001600:	40020400 	.word	0x40020400
 8001604:	400200a8 	.word	0x400200a8
 8001608:	400204a8 	.word	0x400204a8

0800160c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e072      	b.n	8001704 <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	6812      	ldr	r2, [r2, #0]
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	f022 0201 	bic.w	r2, r2, #1
 800162c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	4b36      	ldr	r3, [pc, #216]	; (8001710 <HAL_DMA_DeInit+0x104>)
 8001636:	429a      	cmp	r2, r3
 8001638:	d80f      	bhi.n	800165a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	4b34      	ldr	r3, [pc, #208]	; (8001714 <HAL_DMA_DeInit+0x108>)
 8001642:	4413      	add	r3, r2
 8001644:	4a34      	ldr	r2, [pc, #208]	; (8001718 <HAL_DMA_DeInit+0x10c>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	091b      	lsrs	r3, r3, #4
 800164c:	009a      	lsls	r2, r3, #2
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a31      	ldr	r2, [pc, #196]	; (800171c <HAL_DMA_DeInit+0x110>)
 8001656:	641a      	str	r2, [r3, #64]	; 0x40
 8001658:	e00e      	b.n	8001678 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	4b2f      	ldr	r3, [pc, #188]	; (8001720 <HAL_DMA_DeInit+0x114>)
 8001662:	4413      	add	r3, r2
 8001664:	4a2c      	ldr	r2, [pc, #176]	; (8001718 <HAL_DMA_DeInit+0x10c>)
 8001666:	fba2 2303 	umull	r2, r3, r2, r3
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	009a      	lsls	r2, r3, #2
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a2b      	ldr	r2, [pc, #172]	; (8001724 <HAL_DMA_DeInit+0x118>)
 8001676:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001688:	f002 021c 	and.w	r2, r2, #28
 800168c:	2101      	movs	r1, #1
 800168e:	fa01 f202 	lsl.w	r2, r1, r2
 8001692:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001698:	4a20      	ldr	r2, [pc, #128]	; (800171c <HAL_DMA_DeInit+0x110>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d10d      	bne.n	80016ba <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800169e:	4922      	ldr	r1, [pc, #136]	; (8001728 <HAL_DMA_DeInit+0x11c>)
 80016a0:	4b21      	ldr	r3, [pc, #132]	; (8001728 <HAL_DMA_DeInit+0x11c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a8:	f003 031c 	and.w	r3, r3, #28
 80016ac:	200f      	movs	r0, #15
 80016ae:	fa00 f303 	lsl.w	r3, r0, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	4013      	ands	r3, r2
 80016b6:	600b      	str	r3, [r1, #0]
 80016b8:	e00c      	b.n	80016d4 <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80016ba:	491c      	ldr	r1, [pc, #112]	; (800172c <HAL_DMA_DeInit+0x120>)
 80016bc:	4b1b      	ldr	r3, [pc, #108]	; (800172c <HAL_DMA_DeInit+0x120>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c4:	f003 031c 	and.w	r3, r3, #28
 80016c8:	200f      	movs	r0, #15
 80016ca:	fa00 f303 	lsl.w	r3, r0, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	4013      	ands	r3, r2
 80016d2:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2200      	movs	r2, #0
 80016f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40020407 	.word	0x40020407
 8001714:	bffdfff8 	.word	0xbffdfff8
 8001718:	cccccccd 	.word	0xcccccccd
 800171c:	40020000 	.word	0x40020000
 8001720:	bffdfbf8 	.word	0xbffdfbf8
 8001724:	40020400 	.word	0x40020400
 8001728:	400200a8 	.word	0x400200a8
 800172c:	400204a8 	.word	0x400204a8

08001730 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
 800173c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001748:	2b01      	cmp	r3, #1
 800174a:	d101      	bne.n	8001750 <HAL_DMA_Start+0x20>
 800174c:	2302      	movs	r3, #2
 800174e:	e02e      	b.n	80017ae <HAL_DMA_Start+0x7e>
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2201      	movs	r2, #1
 8001754:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b01      	cmp	r3, #1
 8001762:	d11d      	bne.n	80017a0 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2202      	movs	r2, #2
 8001768:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	2200      	movs	r2, #0
 8001770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	f022 0201 	bic.w	r2, r2, #1
 8001780:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	68b9      	ldr	r1, [r7, #8]
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f000 f9ac 	bl	8001ae6 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	6812      	ldr	r2, [r2, #0]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	f042 0201 	orr.w	r2, r2, #1
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	e005      	b.n	80017ac <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 80017a8:	2302      	movs	r3, #2
 80017aa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80017ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b086      	sub	sp, #24
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	60f8      	str	r0, [r7, #12]
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017c4:	2300      	movs	r3, #0
 80017c6:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d101      	bne.n	80017d6 <HAL_DMA_Start_IT+0x20>
 80017d2:	2302      	movs	r3, #2
 80017d4:	e04b      	b.n	800186e <HAL_DMA_Start_IT+0xb8>
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2201      	movs	r2, #1
 80017da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d13a      	bne.n	8001860 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2202      	movs	r2, #2
 80017ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2200      	movs	r2, #0
 80017f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	6812      	ldr	r2, [r2, #0]
 8001802:	f022 0201 	bic.w	r2, r2, #1
 8001806:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	68f8      	ldr	r0, [r7, #12]
 8001810:	f000 f969 	bl	8001ae6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001818:	2b00      	cmp	r3, #0
 800181a:	d008      	beq.n	800182e <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	6812      	ldr	r2, [r2, #0]
 8001826:	f042 020e 	orr.w	r2, r2, #14
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	e00f      	b.n	800184e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	f022 0204 	bic.w	r2, r2, #4
 800183c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	f042 020a 	orr.w	r2, r2, #10
 800184c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	f042 0201 	orr.w	r2, r2, #1
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	e005      	b.n	800186c <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001868:	2302      	movs	r3, #2
 800186a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800186c:	7dfb      	ldrb	r3, [r7, #23]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001876:	b480      	push	{r7}
 8001878:	b085      	sub	sp, #20
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d008      	beq.n	80018a0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2204      	movs	r2, #4
 8001892:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e022      	b.n	80018e6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	f022 020e 	bic.w	r2, r2, #14
 80018ae:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	6812      	ldr	r2, [r2, #0]
 80018ba:	f022 0201 	bic.w	r2, r2, #1
 80018be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80018c8:	f002 021c 	and.w	r2, r2, #28
 80018cc:	2101      	movs	r1, #1
 80018ce:	fa01 f202 	lsl.w	r2, r1, r2
 80018d2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3714      	adds	r7, #20
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001902:	b2db      	uxtb	r3, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d005      	beq.n	8001914 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2204      	movs	r2, #4
 800190c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	73fb      	strb	r3, [r7, #15]
 8001912:	e029      	b.n	8001968 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6812      	ldr	r2, [r2, #0]
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	f022 020e 	bic.w	r2, r2, #14
 8001922:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	6812      	ldr	r2, [r2, #0]
 800192c:	6812      	ldr	r2, [r2, #0]
 800192e:	f022 0201 	bic.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800193c:	f002 021c 	and.w	r2, r2, #28
 8001940:	2101      	movs	r1, #1
 8001942:	fa01 f202 	lsl.w	r2, r1, r2
 8001946:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2201      	movs	r2, #1
 800194c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	4798      	blx	r3
    }
  }
  return status;
 8001968:	7bfb      	ldrb	r3, [r7, #15]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b084      	sub	sp, #16
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	f003 031c 	and.w	r3, r3, #28
 8001992:	2204      	movs	r2, #4
 8001994:	409a      	lsls	r2, r3
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	4013      	ands	r3, r2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d026      	beq.n	80019ec <HAL_DMA_IRQHandler+0x7a>
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d021      	beq.n	80019ec <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0320 	and.w	r3, r3, #32
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d107      	bne.n	80019c6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6812      	ldr	r2, [r2, #0]
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	f022 0204 	bic.w	r2, r2, #4
 80019c4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80019ce:	f002 021c 	and.w	r2, r2, #28
 80019d2:	2104      	movs	r1, #4
 80019d4:	fa01 f202 	lsl.w	r2, r1, r2
 80019d8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d071      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80019ea:	e06c      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f0:	f003 031c 	and.w	r3, r3, #28
 80019f4:	2202      	movs	r2, #2
 80019f6:	409a      	lsls	r2, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	4013      	ands	r3, r2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d02e      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xec>
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d029      	beq.n	8001a5e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0320 	and.w	r3, r3, #32
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d10b      	bne.n	8001a30 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	f022 020a 	bic.w	r2, r2, #10
 8001a26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001a38:	f002 021c 	and.w	r2, r2, #28
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a42:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d038      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a5c:	e033      	b.n	8001ac6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a62:	f003 031c 	and.w	r3, r3, #28
 8001a66:	2208      	movs	r2, #8
 8001a68:	409a      	lsls	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d02a      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x156>
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d025      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	6812      	ldr	r2, [r2, #0]
 8001a86:	f022 020e 	bic.w	r2, r2, #14
 8001a8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001a94:	f002 021c 	and.w	r2, r2, #28
 8001a98:	2101      	movs	r1, #1
 8001a9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a9e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d004      	beq.n	8001ac8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001ac6:	bf00      	nop
 8001ac8:	bf00      	nop
}
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr

08001ae6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b085      	sub	sp, #20
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
 8001af2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001afc:	f002 021c 	and.w	r2, r2, #28
 8001b00:	2101      	movs	r1, #1
 8001b02:	fa01 f202 	lsl.w	r2, r1, r2
 8001b06:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2b10      	cmp	r3, #16
 8001b16:	d108      	bne.n	8001b2a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	687a      	ldr	r2, [r7, #4]
 8001b1e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b28:	e007      	b.n	8001b3a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	60da      	str	r2, [r3, #12]
}
 8001b3a:	bf00      	nop
 8001b3c:	3714      	adds	r7, #20
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b52:	e17f      	b.n	8001e54 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 8171 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d00b      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d007      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b80:	2b11      	cmp	r3, #17
 8001b82:	d003      	beq.n	8001b8c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b12      	cmp	r3, #18
 8001b8a:	d130      	bne.n	8001bee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	2203      	movs	r2, #3
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	68da      	ldr	r2, [r3, #12]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	091b      	lsrs	r3, r3, #4
 8001bd8:	f003 0201 	and.w	r2, r3, #1
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	2b03      	cmp	r3, #3
 8001bf8:	d118      	bne.n	8001c2c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c00:	2201      	movs	r2, #1
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	08db      	lsrs	r3, r3, #3
 8001c16:	f003 0201 	and.w	r2, r3, #1
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	2203      	movs	r2, #3
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	4013      	ands	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d003      	beq.n	8001c6c <HAL_GPIO_Init+0x128>
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b12      	cmp	r3, #18
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	6939      	ldr	r1, [r7, #16]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80ac 	beq.w	8001e4e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	4a5e      	ldr	r2, [pc, #376]	; (8001e70 <HAL_GPIO_Init+0x32c>)
 8001cf8:	4b5d      	ldr	r3, [pc, #372]	; (8001e70 <HAL_GPIO_Init+0x32c>)
 8001cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	6613      	str	r3, [r2, #96]	; 0x60
 8001d02:	4b5b      	ldr	r3, [pc, #364]	; (8001e70 <HAL_GPIO_Init+0x32c>)
 8001d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d0e:	4a59      	ldr	r2, [pc, #356]	; (8001e74 <HAL_GPIO_Init+0x330>)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d38:	d025      	beq.n	8001d86 <HAL_GPIO_Init+0x242>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a4e      	ldr	r2, [pc, #312]	; (8001e78 <HAL_GPIO_Init+0x334>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d01f      	beq.n	8001d82 <HAL_GPIO_Init+0x23e>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a4d      	ldr	r2, [pc, #308]	; (8001e7c <HAL_GPIO_Init+0x338>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d019      	beq.n	8001d7e <HAL_GPIO_Init+0x23a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <HAL_GPIO_Init+0x33c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d013      	beq.n	8001d7a <HAL_GPIO_Init+0x236>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a4b      	ldr	r2, [pc, #300]	; (8001e84 <HAL_GPIO_Init+0x340>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d00d      	beq.n	8001d76 <HAL_GPIO_Init+0x232>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a4a      	ldr	r2, [pc, #296]	; (8001e88 <HAL_GPIO_Init+0x344>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d007      	beq.n	8001d72 <HAL_GPIO_Init+0x22e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a49      	ldr	r2, [pc, #292]	; (8001e8c <HAL_GPIO_Init+0x348>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d101      	bne.n	8001d6e <HAL_GPIO_Init+0x22a>
 8001d6a:	2306      	movs	r3, #6
 8001d6c:	e00c      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d6e:	2307      	movs	r3, #7
 8001d70:	e00a      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d72:	2305      	movs	r3, #5
 8001d74:	e008      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d76:	2304      	movs	r3, #4
 8001d78:	e006      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e004      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d7e:	2302      	movs	r3, #2
 8001d80:	e002      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <HAL_GPIO_Init+0x244>
 8001d86:	2300      	movs	r3, #0
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	f002 0203 	and.w	r2, r2, #3
 8001d8e:	0092      	lsls	r2, r2, #2
 8001d90:	4093      	lsls	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d98:	4936      	ldr	r1, [pc, #216]	; (8001e74 <HAL_GPIO_Init+0x330>)
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001da6:	4b3a      	ldr	r3, [pc, #232]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dca:	4a31      	ldr	r2, [pc, #196]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001dd0:	4b2f      	ldr	r3, [pc, #188]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001df4:	4a26      	ldr	r2, [pc, #152]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dfa:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e1e:	4a1c      	ldr	r2, [pc, #112]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e24:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e48:	4a11      	ldr	r2, [pc, #68]	; (8001e90 <HAL_GPIO_Init+0x34c>)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3301      	adds	r3, #1
 8001e52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f47f ae78 	bne.w	8001b54 <HAL_GPIO_Init+0x10>
  }
}
 8001e64:	bf00      	nop
 8001e66:	371c      	adds	r7, #28
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40021000 	.word	0x40021000
 8001e74:	40010000 	.word	0x40010000
 8001e78:	48000400 	.word	0x48000400
 8001e7c:	48000800 	.word	0x48000800
 8001e80:	48000c00 	.word	0x48000c00
 8001e84:	48001000 	.word	0x48001000
 8001e88:	48001400 	.word	0x48001400
 8001e8c:	48001800 	.word	0x48001800
 8001e90:	40010400 	.word	0x40010400

08001e94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001ea2:	e0cd      	b.n	8002040 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 80c1 	beq.w	800203a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001eb8:	4a67      	ldr	r2, [pc, #412]	; (8002058 <HAL_GPIO_DeInit+0x1c4>)
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	089b      	lsrs	r3, r3, #2
 8001ebe:	3302      	adds	r3, #2
 8001ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec4:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	f003 0303 	and.w	r3, r3, #3
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	220f      	movs	r2, #15
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ee0:	d025      	beq.n	8001f2e <HAL_GPIO_DeInit+0x9a>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a5d      	ldr	r2, [pc, #372]	; (800205c <HAL_GPIO_DeInit+0x1c8>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d01f      	beq.n	8001f2a <HAL_GPIO_DeInit+0x96>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a5c      	ldr	r2, [pc, #368]	; (8002060 <HAL_GPIO_DeInit+0x1cc>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d019      	beq.n	8001f26 <HAL_GPIO_DeInit+0x92>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a5b      	ldr	r2, [pc, #364]	; (8002064 <HAL_GPIO_DeInit+0x1d0>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d013      	beq.n	8001f22 <HAL_GPIO_DeInit+0x8e>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a5a      	ldr	r2, [pc, #360]	; (8002068 <HAL_GPIO_DeInit+0x1d4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d00d      	beq.n	8001f1e <HAL_GPIO_DeInit+0x8a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a59      	ldr	r2, [pc, #356]	; (800206c <HAL_GPIO_DeInit+0x1d8>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d007      	beq.n	8001f1a <HAL_GPIO_DeInit+0x86>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a58      	ldr	r2, [pc, #352]	; (8002070 <HAL_GPIO_DeInit+0x1dc>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d101      	bne.n	8001f16 <HAL_GPIO_DeInit+0x82>
 8001f12:	2306      	movs	r3, #6
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f16:	2307      	movs	r3, #7
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_DeInit+0x9c>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	fa03 f202 	lsl.w	r2, r3, r2
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d132      	bne.n	8001fa8 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001f42:	494c      	ldr	r1, [pc, #304]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f44:	4b4b      	ldr	r3, [pc, #300]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001f50:	4948      	ldr	r1, [pc, #288]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f52:	4b48      	ldr	r3, [pc, #288]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001f5e:	4945      	ldr	r1, [pc, #276]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f60:	4b44      	ldr	r3, [pc, #272]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	43db      	mvns	r3, r3
 8001f68:	4013      	ands	r3, r2
 8001f6a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001f6c:	4941      	ldr	r1, [pc, #260]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f6e:	4b41      	ldr	r3, [pc, #260]	; (8002074 <HAL_GPIO_DeInit+0x1e0>)
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	4013      	ands	r3, r2
 8001f78:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f003 0303 	and.w	r3, r3, #3
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	220f      	movs	r2, #15
 8001f84:	fa02 f303 	lsl.w	r3, r2, r3
 8001f88:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001f8a:	4833      	ldr	r0, [pc, #204]	; (8002058 <HAL_GPIO_DeInit+0x1c4>)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	089b      	lsrs	r3, r3, #2
 8001f90:	4931      	ldr	r1, [pc, #196]	; (8002058 <HAL_GPIO_DeInit+0x1c4>)
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	0892      	lsrs	r2, r2, #2
 8001f96:	3202      	adds	r2, #2
 8001f98:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	43d2      	mvns	r2, r2
 8001fa0:	400a      	ands	r2, r1
 8001fa2:	3302      	adds	r3, #2
 8001fa4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	2103      	movs	r1, #3
 8001fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	08da      	lsrs	r2, r3, #3
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	08d9      	lsrs	r1, r3, #3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3108      	adds	r1, #8
 8001fc8:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	200f      	movs	r0, #15
 8001fd6:	fa00 f303 	lsl.w	r3, r0, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	4019      	ands	r1, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3208      	adds	r2, #8
 8001fe2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2103      	movs	r1, #3
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	2101      	movs	r1, #1
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	fa01 f303 	lsl.w	r3, r1, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	401a      	ands	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68da      	ldr	r2, [r3, #12]
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	2103      	movs	r1, #3
 800201a:	fa01 f303 	lsl.w	r3, r1, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	401a      	ands	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202a:	2101      	movs	r1, #1
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	fa01 f303 	lsl.w	r3, r1, r3
 8002032:	43db      	mvns	r3, r3
 8002034:	401a      	ands	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	3301      	adds	r3, #1
 800203e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	fa22 f303 	lsr.w	r3, r2, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	f47f af2b 	bne.w	8001ea4 <HAL_GPIO_DeInit+0x10>
  }
}
 800204e:	bf00      	nop
 8002050:	371c      	adds	r7, #28
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	40010000 	.word	0x40010000
 800205c:	48000400 	.word	0x48000400
 8002060:	48000800 	.word	0x48000800
 8002064:	48000c00 	.word	0x48000c00
 8002068:	48001000 	.word	0x48001000
 800206c:	48001400 	.word	0x48001400
 8002070:	48001800 	.word	0x48001800
 8002074:	40010400 	.word	0x40010400

08002078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
 8002084:	4613      	mov	r3, r2
 8002086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002088:	787b      	ldrb	r3, [r7, #1]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002094:	e002      	b.n	800209c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002096:	887a      	ldrh	r2, [r7, #2]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	695a      	ldr	r2, [r3, #20]
 80020b6:	887b      	ldrh	r3, [r7, #2]
 80020b8:	4013      	ands	r3, r2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020be:	887a      	ldrh	r2, [r7, #2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80020c4:	e002      	b.n	80020cc <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	619a      	str	r2, [r3, #24]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
	...

080020d8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020dc:	4a04      	ldr	r2, [pc, #16]	; (80020f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80020de:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020e6:	6013      	str	r3, [r2, #0]
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	40007000 	.word	0x40007000

080020f4 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 80020f8:	4a04      	ldr	r2, [pc, #16]	; (800210c <HAL_PWR_DisableBkUpAccess+0x18>)
 80020fa:	4b04      	ldr	r3, [pc, #16]	; (800210c <HAL_PWR_DisableBkUpAccess+0x18>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr
 800210c:	40007000 	.word	0x40007000

08002110 <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8002118:	490c      	ldr	r1, [pc, #48]	; (800214c <HAL_PWR_EnableWakeUpPin+0x3c>)
 800211a:	4b0c      	ldr	r3, [pc, #48]	; (800214c <HAL_PWR_EnableWakeUpPin+0x3c>)
 800211c:	68da      	ldr	r2, [r3, #12]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	43db      	mvns	r3, r3
 8002126:	401a      	ands	r2, r3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	095b      	lsrs	r3, r3, #5
 800212c:	4313      	orrs	r3, r2
 800212e:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8002130:	4906      	ldr	r1, [pc, #24]	; (800214c <HAL_PWR_EnableWakeUpPin+0x3c>)
 8002132:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_PWR_EnableWakeUpPin+0x3c>)
 8002134:	689a      	ldr	r2, [r3, #8]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f003 031f 	and.w	r3, r3, #31
 800213c:	4313      	orrs	r3, r2
 800213e:	608b      	str	r3, [r1, #8]


}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	bc80      	pop	{r7}
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40007000 	.word	0x40007000

08002150 <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 8002158:	4906      	ldr	r1, [pc, #24]	; (8002174 <HAL_PWR_DisableWakeUpPin+0x24>)
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_PWR_DisableWakeUpPin+0x24>)
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f003 031f 	and.w	r3, r3, #31
 8002164:	43db      	mvns	r3, r3
 8002166:	4013      	ands	r3, r2
 8002168:	608b      	str	r3, [r1, #8]
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	40007000 	.word	0x40007000

08002178 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 800217c:	4a09      	ldr	r2, [pc, #36]	; (80021a4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f023 0307 	bic.w	r3, r3, #7
 8002186:	f043 0303 	orr.w	r3, r3, #3
 800218a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800218c:	4a06      	ldr	r2, [pc, #24]	; (80021a8 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f043 0304 	orr.w	r3, r3, #4
 8002196:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8002198:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 800219a:	bf00      	nop
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	40007000 	.word	0x40007000
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021b0:	4b03      	ldr	r3, [pc, #12]	; (80021c0 <HAL_PWREx_GetVoltageRange+0x14>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bc80      	pop	{r7}
 80021be:	4770      	bx	lr
 80021c0:	40007000 	.word	0x40007000

080021c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021d2:	d130      	bne.n	8002236 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021d4:	4b22      	ldr	r3, [pc, #136]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021e0:	d038      	beq.n	8002254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021e2:	4a1f      	ldr	r2, [pc, #124]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80021e4:	4b1e      	ldr	r3, [pc, #120]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021f0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021f2:	4b1c      	ldr	r3, [pc, #112]	; (8002264 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2232      	movs	r2, #50	; 0x32
 80021f8:	fb02 f303 	mul.w	r3, r2, r3
 80021fc:	4a1a      	ldr	r2, [pc, #104]	; (8002268 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002202:	0c9b      	lsrs	r3, r3, #18
 8002204:	3301      	adds	r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002208:	e002      	b.n	8002210 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	3b01      	subs	r3, #1
 800220e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002210:	4b13      	ldr	r3, [pc, #76]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002218:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800221c:	d102      	bne.n	8002224 <HAL_PWREx_ControlVoltageScaling+0x60>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f2      	bne.n	800220a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002224:	4b0e      	ldr	r3, [pc, #56]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002226:	695b      	ldr	r3, [r3, #20]
 8002228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800222c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002230:	d110      	bne.n	8002254 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e00f      	b.n	8002256 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002236:	4b0a      	ldr	r3, [pc, #40]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002242:	d007      	beq.n	8002254 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002244:	4a06      	ldr	r2, [pc, #24]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800224e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002252:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	3714      	adds	r7, #20
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr
 8002260:	40007000 	.word	0x40007000
 8002264:	20000010 	.word	0x20000010
 8002268:	431bde83 	.word	0x431bde83

0800226c <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 8002270:	4a04      	ldr	r2, [pc, #16]	; (8002284 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 8002272:	4b04      	ldr	r3, [pc, #16]	; (8002284 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800227a:	6093      	str	r3, [r2, #8]
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	40007000 	.word	0x40007000

08002288 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 800228e:	4b04      	ldr	r3, [pc, #16]	; (80022a0 <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002296:	6093      	str	r3, [r2, #8]
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	40007000 	.word	0x40007000

080022a4 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b07      	cmp	r3, #7
 80022b6:	f200 808d 	bhi.w	80023d4 <HAL_PWREx_EnableGPIOPullDown+0x130>
 80022ba:	a201      	add	r2, pc, #4	; (adr r2, 80022c0 <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 80022bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c0:	080022e1 	.word	0x080022e1
 80022c4:	08002305 	.word	0x08002305
 80022c8:	08002325 	.word	0x08002325
 80022cc:	08002341 	.word	0x08002341
 80022d0:	0800235d 	.word	0x0800235d
 80022d4:	08002379 	.word	0x08002379
 80022d8:	08002395 	.word	0x08002395
 80022dc:	080023b1 	.word	0x080023b1
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 80022e0:	4941      	ldr	r1, [pc, #260]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80022e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80022ec:	4313      	orrs	r3, r2
 80022ee:	624b      	str	r3, [r1, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 80022f0:	493d      	ldr	r1, [pc, #244]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80022f2:	4b3d      	ldr	r3, [pc, #244]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80022f4:	6a1a      	ldr	r2, [r3, #32]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022fc:	43db      	mvns	r3, r3
 80022fe:	4013      	ands	r3, r2
 8002300:	620b      	str	r3, [r1, #32]
       break;
 8002302:	e06a      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8002304:	4938      	ldr	r1, [pc, #224]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002306:	4b38      	ldr	r3, [pc, #224]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f023 0310 	bic.w	r3, r3, #16
 8002310:	4313      	orrs	r3, r2
 8002312:	62cb      	str	r3, [r1, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8002314:	4934      	ldr	r1, [pc, #208]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002316:	4b34      	ldr	r3, [pc, #208]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002318:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	43db      	mvns	r3, r3
 800231e:	4013      	ands	r3, r2
 8002320:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 8002322:	e05a      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8002324:	4930      	ldr	r1, [pc, #192]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002326:	4b30      	ldr	r3, [pc, #192]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002328:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	4313      	orrs	r3, r2
 800232e:	634b      	str	r3, [r1, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 8002330:	492d      	ldr	r1, [pc, #180]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002332:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	43db      	mvns	r3, r3
 800233a:	4013      	ands	r3, r2
 800233c:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 800233e:	e04c      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 8002340:	4929      	ldr	r1, [pc, #164]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002342:	4b29      	ldr	r3, [pc, #164]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002344:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	4313      	orrs	r3, r2
 800234a:	63cb      	str	r3, [r1, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 800234c:	4926      	ldr	r1, [pc, #152]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800234e:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002350:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	43db      	mvns	r3, r3
 8002356:	4013      	ands	r3, r2
 8002358:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 800235a:	e03e      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 800235c:	4922      	ldr	r1, [pc, #136]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800235e:	4b22      	ldr	r3, [pc, #136]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002360:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	4313      	orrs	r3, r2
 8002366:	644b      	str	r3, [r1, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 8002368:	491f      	ldr	r1, [pc, #124]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800236a:	4b1f      	ldr	r3, [pc, #124]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800236c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	43db      	mvns	r3, r3
 8002372:	4013      	ands	r3, r2
 8002374:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 8002376:	e030      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 8002378:	491b      	ldr	r1, [pc, #108]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800237a:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800237c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	4313      	orrs	r3, r2
 8002382:	64cb      	str	r3, [r1, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 8002384:	4918      	ldr	r1, [pc, #96]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002388:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	43db      	mvns	r3, r3
 800238e:	4013      	ands	r3, r2
 8002390:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 8002392:	e022      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 8002394:	4914      	ldr	r1, [pc, #80]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002396:	4b14      	ldr	r3, [pc, #80]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8002398:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	4313      	orrs	r3, r2
 800239e:	654b      	str	r3, [r1, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 80023a0:	4911      	ldr	r1, [pc, #68]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023a2:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	43db      	mvns	r3, r3
 80023aa:	4013      	ands	r3, r2
 80023ac:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 80023ae:	e014      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80023b0:	490d      	ldr	r1, [pc, #52]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023b2:	4b0d      	ldr	r3, [pc, #52]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	f003 0303 	and.w	r3, r3, #3
 80023bc:	4313      	orrs	r3, r2
 80023be:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80023c0:	4909      	ldr	r1, [pc, #36]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023c2:	4b09      	ldr	r3, [pc, #36]	; (80023e8 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80023c4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	4013      	ands	r3, r2
 80023d0:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 80023d2:	e002      	b.n	80023da <HAL_PWREx_EnableGPIOPullDown+0x136>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	73fb      	strb	r3, [r7, #15]
      break;
 80023d8:	bf00      	nop
  }

  return status;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40007000 	.word	0x40007000

080023ec <HAL_PWREx_DisableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023f6:	2300      	movs	r3, #0
 80023f8:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2b07      	cmp	r3, #7
 80023fe:	d859      	bhi.n	80024b4 <HAL_PWREx_DisableGPIOPullDown+0xc8>
 8002400:	a201      	add	r2, pc, #4	; (adr r2, 8002408 <HAL_PWREx_DisableGPIOPullDown+0x1c>)
 8002402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002406:	bf00      	nop
 8002408:	08002429 	.word	0x08002429
 800240c:	0800243d 	.word	0x0800243d
 8002410:	08002451 	.word	0x08002451
 8002414:	08002461 	.word	0x08002461
 8002418:	08002471 	.word	0x08002471
 800241c:	08002481 	.word	0x08002481
 8002420:	08002491 	.word	0x08002491
 8002424:	080024a1 	.word	0x080024a1
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8002428:	4927      	ldr	r1, [pc, #156]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800242a:	4b27      	ldr	r3, [pc, #156]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800242c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002434:	43db      	mvns	r3, r3
 8002436:	4013      	ands	r3, r2
 8002438:	624b      	str	r3, [r1, #36]	; 0x24
       break;
 800243a:	e03e      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 800243c:	4922      	ldr	r1, [pc, #136]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800243e:	4b22      	ldr	r3, [pc, #136]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	f023 0310 	bic.w	r3, r3, #16
 8002448:	43db      	mvns	r3, r3
 800244a:	4013      	ands	r3, r2
 800244c:	62cb      	str	r3, [r1, #44]	; 0x2c
       break;
 800244e:	e034      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 8002450:	491d      	ldr	r1, [pc, #116]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002452:	4b1d      	ldr	r3, [pc, #116]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002454:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	43db      	mvns	r3, r3
 800245a:	4013      	ands	r3, r2
 800245c:	634b      	str	r3, [r1, #52]	; 0x34
       break;
 800245e:	e02c      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 8002460:	4919      	ldr	r1, [pc, #100]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002462:	4b19      	ldr	r3, [pc, #100]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002464:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	43db      	mvns	r3, r3
 800246a:	4013      	ands	r3, r2
 800246c:	63cb      	str	r3, [r1, #60]	; 0x3c
       break;
 800246e:	e024      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 8002470:	4915      	ldr	r1, [pc, #84]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002472:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	43db      	mvns	r3, r3
 800247a:	4013      	ands	r3, r2
 800247c:	644b      	str	r3, [r1, #68]	; 0x44
       break;
 800247e:	e01c      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 8002480:	4911      	ldr	r1, [pc, #68]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002482:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002484:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	43db      	mvns	r3, r3
 800248a:	4013      	ands	r3, r2
 800248c:	64cb      	str	r3, [r1, #76]	; 0x4c
       break;
 800248e:	e014      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 8002490:	490d      	ldr	r1, [pc, #52]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002492:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8002494:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	43db      	mvns	r3, r3
 800249a:	4013      	ands	r3, r2
 800249c:	654b      	str	r3, [r1, #84]	; 0x54
       break;
 800249e:	e00c      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80024a0:	4909      	ldr	r1, [pc, #36]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80024a2:	4b09      	ldr	r3, [pc, #36]	; (80024c8 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80024a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4013      	ands	r3, r2
 80024b0:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       break;
 80024b2:	e002      	b.n	80024ba <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	73fb      	strb	r3, [r7, #15]
      break;
 80024b8:	bf00      	nop
  }

  return status;
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3714      	adds	r7, #20
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bc80      	pop	{r7}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	40007000 	.word	0x40007000

080024cc <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 80024d0:	4a04      	ldr	r2, [pc, #16]	; (80024e4 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 80024d2:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024da:	6093      	str	r3, [r2, #8]
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	40007000 	.word	0x40007000

080024e8 <HAL_PWREx_DisablePullUpPullDownConfig>:
  * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 80024ec:	4a04      	ldr	r2, [pc, #16]	; (8002500 <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 80024ee:	4b04      	ldr	r3, [pc, #16]	; (8002500 <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80024f6:	6093      	str	r3, [r2, #8]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	40007000 	.word	0x40007000

08002504 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8002508:	4a09      	ldr	r2, [pc, #36]	; (8002530 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800250a:	4b09      	ldr	r3, [pc, #36]	; (8002530 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f023 0307 	bic.w	r3, r3, #7
 8002512:	f043 0304 	orr.w	r3, r3, #4
 8002516:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800251a:	4b06      	ldr	r3, [pc, #24]	; (8002534 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	6113      	str	r3, [r2, #16]
 8002524:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	40007000 	.word	0x40007000
 8002534:	e000ed00 	.word	0xe000ed00

08002538 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b088      	sub	sp, #32
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e3d4      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800254a:	4ba1      	ldr	r3, [pc, #644]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002554:	4b9e      	ldr	r3, [pc, #632]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	f003 0303 	and.w	r3, r3, #3
 800255c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0310 	and.w	r3, r3, #16
 8002566:	2b00      	cmp	r3, #0
 8002568:	f000 80e4 	beq.w	8002734 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d007      	beq.n	8002582 <HAL_RCC_OscConfig+0x4a>
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	2b0c      	cmp	r3, #12
 8002576:	f040 808b 	bne.w	8002690 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	2b01      	cmp	r3, #1
 800257e:	f040 8087 	bne.w	8002690 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002582:	4b93      	ldr	r3, [pc, #588]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d005      	beq.n	800259a <HAL_RCC_OscConfig+0x62>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e3ac      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1a      	ldr	r2, [r3, #32]
 800259e:	4b8c      	ldr	r3, [pc, #560]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d004      	beq.n	80025b4 <HAL_RCC_OscConfig+0x7c>
 80025aa:	4b89      	ldr	r3, [pc, #548]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025b2:	e005      	b.n	80025c0 <HAL_RCC_OscConfig+0x88>
 80025b4:	4b86      	ldr	r3, [pc, #536]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ba:	091b      	lsrs	r3, r3, #4
 80025bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d923      	bls.n	800260c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 fd71 	bl	80030b0 <RCC_SetFlashLatencyFromMSIRange>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e38d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025d8:	4a7d      	ldr	r2, [pc, #500]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025da:	4b7d      	ldr	r3, [pc, #500]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f043 0308 	orr.w	r3, r3, #8
 80025e2:	6013      	str	r3, [r2, #0]
 80025e4:	497a      	ldr	r1, [pc, #488]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025e6:	4b7a      	ldr	r3, [pc, #488]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	4313      	orrs	r3, r2
 80025f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025f6:	4976      	ldr	r1, [pc, #472]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025f8:	4b75      	ldr	r3, [pc, #468]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	69db      	ldr	r3, [r3, #28]
 8002604:	021b      	lsls	r3, r3, #8
 8002606:	4313      	orrs	r3, r2
 8002608:	604b      	str	r3, [r1, #4]
 800260a:	e025      	b.n	8002658 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800260c:	4a70      	ldr	r2, [pc, #448]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800260e:	4b70      	ldr	r3, [pc, #448]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f043 0308 	orr.w	r3, r3, #8
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	496d      	ldr	r1, [pc, #436]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800261a:	4b6d      	ldr	r3, [pc, #436]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	4313      	orrs	r3, r2
 8002628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800262a:	4969      	ldr	r1, [pc, #420]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800262c:	4b68      	ldr	r3, [pc, #416]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	69db      	ldr	r3, [r3, #28]
 8002638:	021b      	lsls	r3, r3, #8
 800263a:	4313      	orrs	r3, r2
 800263c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d109      	bne.n	8002658 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	4618      	mov	r0, r3
 800264a:	f000 fd31 	bl	80030b0 <RCC_SetFlashLatencyFromMSIRange>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e34d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002658:	f000 fc6a 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 800265c:	4601      	mov	r1, r0
 800265e:	4b5c      	ldr	r3, [pc, #368]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f003 030f 	and.w	r3, r3, #15
 8002668:	4a5a      	ldr	r2, [pc, #360]	; (80027d4 <HAL_RCC_OscConfig+0x29c>)
 800266a:	5cd3      	ldrb	r3, [r2, r3]
 800266c:	f003 031f 	and.w	r3, r3, #31
 8002670:	fa21 f303 	lsr.w	r3, r1, r3
 8002674:	4a58      	ldr	r2, [pc, #352]	; (80027d8 <HAL_RCC_OscConfig+0x2a0>)
 8002676:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002678:	4b58      	ldr	r3, [pc, #352]	; (80027dc <HAL_RCC_OscConfig+0x2a4>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fd07 	bl	8001090 <HAL_InitTick>
 8002682:	4603      	mov	r3, r0
 8002684:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d052      	beq.n	8002732 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	e331      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d032      	beq.n	80026fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002698:	4a4d      	ldr	r2, [pc, #308]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800269a:	4b4d      	ldr	r3, [pc, #308]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026a4:	f7fe fd40 	bl	8001128 <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026ac:	f7fe fd3c 	bl	8001128 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e31a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026be:	4b44      	ldr	r3, [pc, #272]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0f0      	beq.n	80026ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026ca:	4a41      	ldr	r2, [pc, #260]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026cc:	4b40      	ldr	r3, [pc, #256]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f043 0308 	orr.w	r3, r3, #8
 80026d4:	6013      	str	r3, [r2, #0]
 80026d6:	493e      	ldr	r1, [pc, #248]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026d8:	4b3d      	ldr	r3, [pc, #244]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026e8:	4939      	ldr	r1, [pc, #228]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026ea:	4b39      	ldr	r3, [pc, #228]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69db      	ldr	r3, [r3, #28]
 80026f6:	021b      	lsls	r3, r3, #8
 80026f8:	4313      	orrs	r3, r2
 80026fa:	604b      	str	r3, [r1, #4]
 80026fc:	e01a      	b.n	8002734 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026fe:	4a34      	ldr	r2, [pc, #208]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002700:	4b33      	ldr	r3, [pc, #204]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f023 0301 	bic.w	r3, r3, #1
 8002708:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800270a:	f7fe fd0d 	bl	8001128 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002712:	f7fe fd09 	bl	8001128 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e2e7      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002724:	4b2a      	ldr	r3, [pc, #168]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1f0      	bne.n	8002712 <HAL_RCC_OscConfig+0x1da>
 8002730:	e000      	b.n	8002734 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002732:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	2b00      	cmp	r3, #0
 800273e:	d074      	beq.n	800282a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2b08      	cmp	r3, #8
 8002744:	d005      	beq.n	8002752 <HAL_RCC_OscConfig+0x21a>
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	2b0c      	cmp	r3, #12
 800274a:	d10e      	bne.n	800276a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b03      	cmp	r3, #3
 8002750:	d10b      	bne.n	800276a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002752:	4b1f      	ldr	r3, [pc, #124]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d064      	beq.n	8002828 <HAL_RCC_OscConfig+0x2f0>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d160      	bne.n	8002828 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e2c4      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002772:	d106      	bne.n	8002782 <HAL_RCC_OscConfig+0x24a>
 8002774:	4a16      	ldr	r2, [pc, #88]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002776:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	e01d      	b.n	80027be <HAL_RCC_OscConfig+0x286>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800278a:	d10c      	bne.n	80027a6 <HAL_RCC_OscConfig+0x26e>
 800278c:	4a10      	ldr	r2, [pc, #64]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800278e:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002796:	6013      	str	r3, [r2, #0]
 8002798:	4a0d      	ldr	r2, [pc, #52]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800279a:	4b0d      	ldr	r3, [pc, #52]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	e00b      	b.n	80027be <HAL_RCC_OscConfig+0x286>
 80027a6:	4a0a      	ldr	r2, [pc, #40]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80027a8:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80027b4:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_RCC_OscConfig+0x298>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027bc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d01c      	beq.n	8002800 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c6:	f7fe fcaf 	bl	8001128 <HAL_GetTick>
 80027ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027cc:	e011      	b.n	80027f2 <HAL_RCC_OscConfig+0x2ba>
 80027ce:	bf00      	nop
 80027d0:	40021000 	.word	0x40021000
 80027d4:	08015ec0 	.word	0x08015ec0
 80027d8:	20000010 	.word	0x20000010
 80027dc:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e0:	f7fe fca2 	bl	8001128 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b64      	cmp	r3, #100	; 0x64
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e280      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027f2:	4baf      	ldr	r3, [pc, #700]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d0f0      	beq.n	80027e0 <HAL_RCC_OscConfig+0x2a8>
 80027fe:	e014      	b.n	800282a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002800:	f7fe fc92 	bl	8001128 <HAL_GetTick>
 8002804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002806:	e008      	b.n	800281a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002808:	f7fe fc8e 	bl	8001128 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	2b64      	cmp	r3, #100	; 0x64
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e26c      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800281a:	4ba5      	ldr	r3, [pc, #660]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1f0      	bne.n	8002808 <HAL_RCC_OscConfig+0x2d0>
 8002826:	e000      	b.n	800282a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d060      	beq.n	80028f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	2b04      	cmp	r3, #4
 800283a:	d005      	beq.n	8002848 <HAL_RCC_OscConfig+0x310>
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2b0c      	cmp	r3, #12
 8002840:	d119      	bne.n	8002876 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2b02      	cmp	r3, #2
 8002846:	d116      	bne.n	8002876 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002848:	4b99      	ldr	r3, [pc, #612]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <HAL_RCC_OscConfig+0x328>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e249      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002860:	4993      	ldr	r1, [pc, #588]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002862:	4b93      	ldr	r3, [pc, #588]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	061b      	lsls	r3, r3, #24
 8002870:	4313      	orrs	r3, r2
 8002872:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002874:	e040      	b.n	80028f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d023      	beq.n	80028c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287e:	4a8c      	ldr	r2, [pc, #560]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002880:	4b8b      	ldr	r3, [pc, #556]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002888:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288a:	f7fe fc4d 	bl	8001128 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002892:	f7fe fc49 	bl	8001128 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e227      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028a4:	4b82      	ldr	r3, [pc, #520]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b0:	497f      	ldr	r1, [pc, #508]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028b2:	4b7f      	ldr	r3, [pc, #508]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	061b      	lsls	r3, r3, #24
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
 80028c4:	e018      	b.n	80028f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c6:	4a7a      	ldr	r2, [pc, #488]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028c8:	4b79      	ldr	r3, [pc, #484]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d2:	f7fe fc29 	bl	8001128 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028da:	f7fe fc25 	bl	8001128 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e203      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028ec:	4b70      	ldr	r3, [pc, #448]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f0      	bne.n	80028da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0308 	and.w	r3, r3, #8
 8002900:	2b00      	cmp	r3, #0
 8002902:	d03c      	beq.n	800297e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	695b      	ldr	r3, [r3, #20]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01c      	beq.n	8002946 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290c:	4a68      	ldr	r2, [pc, #416]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 800290e:	4b68      	ldr	r3, [pc, #416]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002910:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291c:	f7fe fc04 	bl	8001128 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002924:	f7fe fc00 	bl	8001128 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e1de      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002936:	4b5e      	ldr	r3, [pc, #376]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800293c:	f003 0302 	and.w	r3, r3, #2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0ef      	beq.n	8002924 <HAL_RCC_OscConfig+0x3ec>
 8002944:	e01b      	b.n	800297e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002946:	4a5a      	ldr	r2, [pc, #360]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002948:	4b59      	ldr	r3, [pc, #356]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 800294a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800294e:	f023 0301 	bic.w	r3, r3, #1
 8002952:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002956:	f7fe fbe7 	bl	8001128 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295e:	f7fe fbe3 	bl	8001128 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e1c1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002970:	4b4f      	ldr	r3, [pc, #316]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1ef      	bne.n	800295e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0304 	and.w	r3, r3, #4
 8002986:	2b00      	cmp	r3, #0
 8002988:	f000 80a6 	beq.w	8002ad8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800298c:	2300      	movs	r3, #0
 800298e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002990:	4b47      	ldr	r3, [pc, #284]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d10d      	bne.n	80029b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800299c:	4a44      	ldr	r2, [pc, #272]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 800299e:	4b44      	ldr	r3, [pc, #272]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80029a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a6:	6593      	str	r3, [r2, #88]	; 0x58
 80029a8:	4b41      	ldr	r3, [pc, #260]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 80029aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029b4:	2301      	movs	r3, #1
 80029b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029b8:	4b3e      	ldr	r3, [pc, #248]	; (8002ab4 <HAL_RCC_OscConfig+0x57c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d118      	bne.n	80029f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029c4:	4a3b      	ldr	r2, [pc, #236]	; (8002ab4 <HAL_RCC_OscConfig+0x57c>)
 80029c6:	4b3b      	ldr	r3, [pc, #236]	; (8002ab4 <HAL_RCC_OscConfig+0x57c>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029d0:	f7fe fbaa 	bl	8001128 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029d8:	f7fe fba6 	bl	8001128 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e184      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ea:	4b32      	ldr	r3, [pc, #200]	; (8002ab4 <HAL_RCC_OscConfig+0x57c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f0      	beq.n	80029d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d108      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4d8>
 80029fe:	4a2c      	ldr	r2, [pc, #176]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a00:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a0e:	e024      	b.n	8002a5a <HAL_RCC_OscConfig+0x522>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	2b05      	cmp	r3, #5
 8002a16:	d110      	bne.n	8002a3a <HAL_RCC_OscConfig+0x502>
 8002a18:	4a25      	ldr	r2, [pc, #148]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a1a:	4b25      	ldr	r3, [pc, #148]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a20:	f043 0304 	orr.w	r3, r3, #4
 8002a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a28:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a2a:	4b21      	ldr	r3, [pc, #132]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a38:	e00f      	b.n	8002a5a <HAL_RCC_OscConfig+0x522>
 8002a3a:	4a1d      	ldr	r2, [pc, #116]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a3c:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a42:	f023 0301 	bic.w	r3, r3, #1
 8002a46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a4a:	4a19      	ldr	r2, [pc, #100]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a4c:	4b18      	ldr	r3, [pc, #96]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a52:	f023 0304 	bic.w	r3, r3, #4
 8002a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d016      	beq.n	8002a90 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a62:	f7fe fb61 	bl	8001128 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a68:	e00a      	b.n	8002a80 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6a:	f7fe fb5d 	bl	8001128 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e139      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_RCC_OscConfig+0x578>)
 8002a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d0ed      	beq.n	8002a6a <HAL_RCC_OscConfig+0x532>
 8002a8e:	e01a      	b.n	8002ac6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a90:	f7fe fb4a 	bl	8001128 <HAL_GetTick>
 8002a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a96:	e00f      	b.n	8002ab8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a98:	f7fe fb46 	bl	8001128 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d906      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e122      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
 8002aae:	bf00      	nop
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ab8:	4b90      	ldr	r3, [pc, #576]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1e8      	bne.n	8002a98 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ac6:	7ffb      	ldrb	r3, [r7, #31]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d105      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002acc:	4a8b      	ldr	r2, [pc, #556]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002ace:	4b8b      	ldr	r3, [pc, #556]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ad6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f000 8108 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	f040 80d0 	bne.w	8002c8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002aec:	4b83      	ldr	r3, [pc, #524]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	f003 0203 	and.w	r2, r3, #3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d130      	bne.n	8002b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d127      	bne.n	8002b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d11f      	bne.n	8002b62 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b2c:	2a07      	cmp	r2, #7
 8002b2e:	bf14      	ite	ne
 8002b30:	2201      	movne	r2, #1
 8002b32:	2200      	moveq	r2, #0
 8002b34:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d113      	bne.n	8002b62 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b44:	085b      	lsrs	r3, r3, #1
 8002b46:	3b01      	subs	r3, #1
 8002b48:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d109      	bne.n	8002b62 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	085b      	lsrs	r3, r3, #1
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d06e      	beq.n	8002c40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	2b0c      	cmp	r3, #12
 8002b66:	d069      	beq.n	8002c3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002b68:	4b64      	ldr	r3, [pc, #400]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d105      	bne.n	8002b80 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002b74:	4b61      	ldr	r3, [pc, #388]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0b7      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b84:	4a5d      	ldr	r2, [pc, #372]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002b86:	4b5d      	ldr	r3, [pc, #372]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b8e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b90:	f7fe faca 	bl	8001128 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b98:	f7fe fac6 	bl	8001128 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e0a4      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002baa:	4b54      	ldr	r3, [pc, #336]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f0      	bne.n	8002b98 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bb6:	4851      	ldr	r0, [pc, #324]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002bb8:	4b50      	ldr	r3, [pc, #320]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002bba:	68da      	ldr	r2, [r3, #12]
 8002bbc:	4b50      	ldr	r3, [pc, #320]	; (8002d00 <HAL_RCC_OscConfig+0x7c8>)
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bc8:	3a01      	subs	r2, #1
 8002bca:	0112      	lsls	r2, r2, #4
 8002bcc:	4311      	orrs	r1, r2
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bd2:	0212      	lsls	r2, r2, #8
 8002bd4:	4311      	orrs	r1, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002bda:	0852      	lsrs	r2, r2, #1
 8002bdc:	3a01      	subs	r2, #1
 8002bde:	0552      	lsls	r2, r2, #21
 8002be0:	4311      	orrs	r1, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002be6:	0852      	lsrs	r2, r2, #1
 8002be8:	3a01      	subs	r2, #1
 8002bea:	0652      	lsls	r2, r2, #25
 8002bec:	4311      	orrs	r1, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002bf2:	0912      	lsrs	r2, r2, #4
 8002bf4:	0452      	lsls	r2, r2, #17
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002bfc:	4a3f      	ldr	r2, [pc, #252]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c08:	4a3c      	ldr	r2, [pc, #240]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c0a:	4b3c      	ldr	r3, [pc, #240]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c14:	f7fe fa88 	bl	8001128 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c1c:	f7fe fa84 	bl	8001128 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e062      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c2e:	4b33      	ldr	r3, [pc, #204]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c3a:	e05a      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e059      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c40:	4b2e      	ldr	r3, [pc, #184]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d152      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c4c:	4a2b      	ldr	r2, [pc, #172]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c4e:	4b2b      	ldr	r3, [pc, #172]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c58:	4a28      	ldr	r2, [pc, #160]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c5a:	4b28      	ldr	r3, [pc, #160]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c64:	f7fe fa60 	bl	8001128 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c6c:	f7fe fa5c 	bl	8001128 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e03a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c7e:	4b1f      	ldr	r3, [pc, #124]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f0      	beq.n	8002c6c <HAL_RCC_OscConfig+0x734>
 8002c8a:	e032      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	2b0c      	cmp	r3, #12
 8002c90:	d02d      	beq.n	8002cee <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c92:	4a1a      	ldr	r2, [pc, #104]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c94:	4b19      	ldr	r3, [pc, #100]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c9c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002c9e:	4b17      	ldr	r3, [pc, #92]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d105      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002caa:	4a14      	ldr	r2, [pc, #80]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002cac:	4b13      	ldr	r3, [pc, #76]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	f023 0303 	bic.w	r3, r3, #3
 8002cb4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002cb6:	4a11      	ldr	r2, [pc, #68]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002cb8:	4b10      	ldr	r3, [pc, #64]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc6:	f7fe fa2f 	bl	8001128 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cce:	f7fe fa2b 	bl	8001128 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e009      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ce0:	4b06      	ldr	r3, [pc, #24]	; (8002cfc <HAL_RCC_OscConfig+0x7c4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f0      	bne.n	8002cce <HAL_RCC_OscConfig+0x796>
 8002cec:	e001      	b.n	8002cf2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3720      	adds	r7, #32
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	f99d808c 	.word	0xf99d808c

08002d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0c8      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d18:	4b66      	ldr	r3, [pc, #408]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0207 	and.w	r2, r3, #7
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d210      	bcs.n	8002d48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d26:	4963      	ldr	r1, [pc, #396]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d28:	4b62      	ldr	r3, [pc, #392]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f023 0207 	bic.w	r2, r3, #7
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d36:	4b5f      	ldr	r3, [pc, #380]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0207 	and.w	r2, r3, #7
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e0b0      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d04c      	beq.n	8002dee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b03      	cmp	r3, #3
 8002d5a:	d107      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d5c:	4b56      	ldr	r3, [pc, #344]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d121      	bne.n	8002dac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e09e      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d74:	4b50      	ldr	r3, [pc, #320]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d115      	bne.n	8002dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e092      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d107      	bne.n	8002d9c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d8c:	4b4a      	ldr	r3, [pc, #296]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d109      	bne.n	8002dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e086      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d9c:	4b46      	ldr	r3, [pc, #280]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e07e      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dac:	4942      	ldr	r1, [pc, #264]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002dae:	4b42      	ldr	r3, [pc, #264]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f023 0203 	bic.w	r2, r3, #3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002dbe:	f7fe f9b3 	bl	8001128 <HAL_GetTick>
 8002dc2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc4:	e00a      	b.n	8002ddc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc6:	f7fe f9af 	bl	8001128 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e066      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ddc:	4b36      	ldr	r3, [pc, #216]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 020c 	and.w	r2, r3, #12
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d1eb      	bne.n	8002dc6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d008      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dfa:	492f      	ldr	r1, [pc, #188]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002dfc:	4b2e      	ldr	r3, [pc, #184]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b29      	ldr	r3, [pc, #164]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0207 	and.w	r2, r3, #7
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d910      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4926      	ldr	r1, [pc, #152]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002e1c:	4b25      	ldr	r3, [pc, #148]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f023 0207 	bic.w	r2, r3, #7
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b22      	ldr	r3, [pc, #136]	; (8002eb4 <HAL_RCC_ClockConfig+0x1b0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0207 	and.w	r2, r3, #7
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e036      	b.n	8002eaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d008      	beq.n	8002e5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e48:	491b      	ldr	r1, [pc, #108]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002e4a:	4b1b      	ldr	r3, [pc, #108]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0308 	and.w	r3, r3, #8
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d009      	beq.n	8002e7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e66:	4914      	ldr	r1, [pc, #80]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002e68:	4b13      	ldr	r3, [pc, #76]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	4313      	orrs	r3, r2
 8002e78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e7a:	f000 f859 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8002e7e:	4601      	mov	r1, r0
 8002e80:	4b0d      	ldr	r3, [pc, #52]	; (8002eb8 <HAL_RCC_ClockConfig+0x1b4>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	4a0c      	ldr	r2, [pc, #48]	; (8002ebc <HAL_RCC_ClockConfig+0x1b8>)
 8002e8c:	5cd3      	ldrb	r3, [r2, r3]
 8002e8e:	f003 031f 	and.w	r3, r3, #31
 8002e92:	fa21 f303 	lsr.w	r3, r1, r3
 8002e96:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8002e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7fe f8f6 	bl	8001090 <HAL_InitTick>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ea8:	7afb      	ldrb	r3, [r7, #11]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3710      	adds	r7, #16
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	40022000 	.word	0x40022000
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	08015ec0 	.word	0x08015ec0
 8002ec0:	20000010 	.word	0x20000010
 8002ec4:	20000000 	.word	0x20000000

08002ec8 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08a      	sub	sp, #40	; 0x28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8002ed4:	4a15      	ldr	r2, [pc, #84]	; (8002f2c <HAL_RCC_MCOConfig+0x64>)
 8002ed6:	4b15      	ldr	r3, [pc, #84]	; (8002f2c <HAL_RCC_MCOConfig+0x64>)
 8002ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ee0:	4b12      	ldr	r3, [pc, #72]	; (8002f2c <HAL_RCC_MCOConfig+0x64>)
 8002ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8002eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ef0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002efe:	2300      	movs	r3, #0
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8002f02:	f107 0314 	add.w	r3, r7, #20
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f0c:	f7fe fe1a 	bl	8001b44 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8002f10:	4806      	ldr	r0, [pc, #24]	; (8002f2c <HAL_RCC_MCOConfig+0x64>)
 8002f12:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <HAL_RCC_MCOConfig+0x64>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8002f1a:	68b9      	ldr	r1, [r7, #8]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	430b      	orrs	r3, r1
 8002f20:	4313      	orrs	r3, r2
 8002f22:	6083      	str	r3, [r0, #8]
}
 8002f24:	bf00      	nop
 8002f26:	3728      	adds	r7, #40	; 0x28
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40021000 	.word	0x40021000

08002f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b089      	sub	sp, #36	; 0x24
 8002f34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f3e:	4b3d      	ldr	r3, [pc, #244]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 030c 	and.w	r3, r3, #12
 8002f46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f48:	4b3a      	ldr	r3, [pc, #232]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_GetSysClockFreq+0x34>
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	2b0c      	cmp	r3, #12
 8002f5c:	d121      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d11e      	bne.n	8002fa2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f64:	4b33      	ldr	r3, [pc, #204]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0308 	and.w	r3, r3, #8
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d107      	bne.n	8002f80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f70:	4b30      	ldr	r3, [pc, #192]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f76:	0a1b      	lsrs	r3, r3, #8
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	e005      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f80:	4b2c      	ldr	r3, [pc, #176]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	091b      	lsrs	r3, r3, #4
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f8c:	4a2a      	ldr	r2, [pc, #168]	; (8003038 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10d      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fa0:	e00a      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d102      	bne.n	8002fae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fa8:	4b24      	ldr	r3, [pc, #144]	; (800303c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002faa:	61bb      	str	r3, [r7, #24]
 8002fac:	e004      	b.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fb4:	4b22      	ldr	r3, [pc, #136]	; (8003040 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2b0c      	cmp	r3, #12
 8002fbc:	d133      	bne.n	8003026 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fbe:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d002      	beq.n	8002fd4 <HAL_RCC_GetSysClockFreq+0xa4>
 8002fce:	2b03      	cmp	r3, #3
 8002fd0:	d003      	beq.n	8002fda <HAL_RCC_GetSysClockFreq+0xaa>
 8002fd2:	e005      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fd6:	617b      	str	r3, [r7, #20]
      break;
 8002fd8:	e005      	b.n	8002fe6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002fda:	4b19      	ldr	r3, [pc, #100]	; (8003040 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fdc:	617b      	str	r3, [r7, #20]
      break;
 8002fde:	e002      	b.n	8002fe6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	617b      	str	r3, [r7, #20]
      break;
 8002fe4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fe6:	4b13      	ldr	r3, [pc, #76]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	091b      	lsrs	r3, r3, #4
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ff4:	4b0f      	ldr	r3, [pc, #60]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	0a1b      	lsrs	r3, r3, #8
 8002ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	fb02 f203 	mul.w	r2, r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	fbb2 f3f3 	udiv	r3, r2, r3
 800300a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800300c:	4b09      	ldr	r3, [pc, #36]	; (8003034 <HAL_RCC_GetSysClockFreq+0x104>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	0e5b      	lsrs	r3, r3, #25
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	3301      	adds	r3, #1
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	fbb2 f3f3 	udiv	r3, r2, r3
 8003024:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003026:	69bb      	ldr	r3, [r7, #24]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3724      	adds	r7, #36	; 0x24
 800302c:	46bd      	mov	sp, r7
 800302e:	bc80      	pop	{r7}
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	40021000 	.word	0x40021000
 8003038:	08015ed8 	.word	0x08015ed8
 800303c:	00f42400 	.word	0x00f42400
 8003040:	007a1200 	.word	0x007a1200

08003044 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003048:	4b02      	ldr	r3, [pc, #8]	; (8003054 <HAL_RCC_GetHCLKFreq+0x10>)
 800304a:	681b      	ldr	r3, [r3, #0]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr
 8003054:	20000010 	.word	0x20000010

08003058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800305c:	f7ff fff2 	bl	8003044 <HAL_RCC_GetHCLKFreq>
 8003060:	4601      	mov	r1, r0
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	0a1b      	lsrs	r3, r3, #8
 8003068:	f003 0307 	and.w	r3, r3, #7
 800306c:	4a04      	ldr	r2, [pc, #16]	; (8003080 <HAL_RCC_GetPCLK1Freq+0x28>)
 800306e:	5cd3      	ldrb	r3, [r2, r3]
 8003070:	f003 031f 	and.w	r3, r3, #31
 8003074:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40021000 	.word	0x40021000
 8003080:	08015ed0 	.word	0x08015ed0

08003084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003088:	f7ff ffdc 	bl	8003044 <HAL_RCC_GetHCLKFreq>
 800308c:	4601      	mov	r1, r0
 800308e:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	0adb      	lsrs	r3, r3, #11
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	4a04      	ldr	r2, [pc, #16]	; (80030ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800309a:	5cd3      	ldrb	r3, [r2, r3]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40021000 	.word	0x40021000
 80030ac:	08015ed0 	.word	0x08015ed0

080030b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030b8:	2300      	movs	r3, #0
 80030ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030bc:	4b2a      	ldr	r3, [pc, #168]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030c8:	f7ff f870 	bl	80021ac <HAL_PWREx_GetVoltageRange>
 80030cc:	6178      	str	r0, [r7, #20]
 80030ce:	e014      	b.n	80030fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030d0:	4a25      	ldr	r2, [pc, #148]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030d2:	4b25      	ldr	r3, [pc, #148]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030da:	6593      	str	r3, [r2, #88]	; 0x58
 80030dc:	4b22      	ldr	r3, [pc, #136]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80030e8:	f7ff f860 	bl	80021ac <HAL_PWREx_GetVoltageRange>
 80030ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80030ee:	4a1e      	ldr	r2, [pc, #120]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f0:	4b1d      	ldr	r3, [pc, #116]	; (8003168 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003100:	d10b      	bne.n	800311a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b80      	cmp	r3, #128	; 0x80
 8003106:	d919      	bls.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2ba0      	cmp	r3, #160	; 0xa0
 800310c:	d902      	bls.n	8003114 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800310e:	2302      	movs	r3, #2
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	e013      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003114:	2301      	movs	r3, #1
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	e010      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b80      	cmp	r3, #128	; 0x80
 800311e:	d902      	bls.n	8003126 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003120:	2303      	movs	r3, #3
 8003122:	613b      	str	r3, [r7, #16]
 8003124:	e00a      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b80      	cmp	r3, #128	; 0x80
 800312a:	d102      	bne.n	8003132 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800312c:	2302      	movs	r3, #2
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	e004      	b.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b70      	cmp	r3, #112	; 0x70
 8003136:	d101      	bne.n	800313c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003138:	2301      	movs	r3, #1
 800313a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800313c:	490b      	ldr	r1, [pc, #44]	; (800316c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800313e:	4b0b      	ldr	r3, [pc, #44]	; (800316c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f023 0207 	bic.w	r2, r3, #7
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	4313      	orrs	r3, r2
 800314a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800314c:	4b07      	ldr	r3, [pc, #28]	; (800316c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0207 	and.w	r2, r3, #7
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	429a      	cmp	r2, r3
 8003158:	d001      	beq.n	800315e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e000      	b.n	8003160 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3718      	adds	r7, #24
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40021000 	.word	0x40021000
 800316c:	40022000 	.word	0x40022000

08003170 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003178:	2300      	movs	r3, #0
 800317a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800317c:	2300      	movs	r3, #0
 800317e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003188:	2b00      	cmp	r3, #0
 800318a:	d03f      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003194:	d01c      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003196:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800319a:	d802      	bhi.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d00e      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80031a0:	e01f      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80031a2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031a6:	d003      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80031a8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80031ac:	d01c      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80031ae:	e018      	b.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031b0:	4a85      	ldr	r2, [pc, #532]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031b2:	4b85      	ldr	r3, [pc, #532]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031bc:	e015      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3304      	adds	r3, #4
 80031c2:	2100      	movs	r1, #0
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fac7 	bl	8003758 <RCCEx_PLLSAI1_Config>
 80031ca:	4603      	mov	r3, r0
 80031cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031ce:	e00c      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	3320      	adds	r3, #32
 80031d4:	2100      	movs	r1, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fbae 	bl	8003938 <RCCEx_PLLSAI2_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031e0:	e003      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	74fb      	strb	r3, [r7, #19]
      break;
 80031e6:	e000      	b.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80031e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10b      	bne.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031f0:	4975      	ldr	r1, [pc, #468]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031f2:	4b75      	ldr	r3, [pc, #468]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80031f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003206:	e001      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003208:	7cfb      	ldrb	r3, [r7, #19]
 800320a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d03f      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800321c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003220:	d01c      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003222:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003226:	d802      	bhi.n	800322e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00e      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800322c:	e01f      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800322e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003232:	d003      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003234:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003238:	d01c      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800323a:	e018      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800323c:	4a62      	ldr	r2, [pc, #392]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800323e:	4b62      	ldr	r3, [pc, #392]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003246:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003248:	e015      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	3304      	adds	r3, #4
 800324e:	2100      	movs	r1, #0
 8003250:	4618      	mov	r0, r3
 8003252:	f000 fa81 	bl	8003758 <RCCEx_PLLSAI1_Config>
 8003256:	4603      	mov	r3, r0
 8003258:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800325a:	e00c      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3320      	adds	r3, #32
 8003260:	2100      	movs	r1, #0
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fb68 	bl	8003938 <RCCEx_PLLSAI2_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800326c:	e003      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	74fb      	strb	r3, [r7, #19]
      break;
 8003272:	e000      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003274:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003276:	7cfb      	ldrb	r3, [r7, #19]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10b      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800327c:	4952      	ldr	r1, [pc, #328]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800327e:	4b52      	ldr	r3, [pc, #328]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003284:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800328c:	4313      	orrs	r3, r2
 800328e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003292:	e001      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003294:	7cfb      	ldrb	r3, [r7, #19]
 8003296:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	f000 80a0 	beq.w	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032a6:	2300      	movs	r3, #0
 80032a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032aa:	4b47      	ldr	r3, [pc, #284]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80032ba:	2300      	movs	r3, #0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d00d      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032c0:	4a41      	ldr	r2, [pc, #260]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032c2:	4b41      	ldr	r3, [pc, #260]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032ca:	6593      	str	r3, [r2, #88]	; 0x58
 80032cc:	4b3e      	ldr	r3, [pc, #248]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80032ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d4:	60bb      	str	r3, [r7, #8]
 80032d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032d8:	2301      	movs	r3, #1
 80032da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032dc:	4a3b      	ldr	r2, [pc, #236]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80032de:	4b3b      	ldr	r3, [pc, #236]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032e8:	f7fd ff1e 	bl	8001128 <HAL_GetTick>
 80032ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032ee:	e009      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f0:	f7fd ff1a 	bl	8001128 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d902      	bls.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	74fb      	strb	r3, [r7, #19]
        break;
 8003302:	e005      	b.n	8003310 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003304:	4b31      	ldr	r3, [pc, #196]	; (80033cc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0ef      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003310:	7cfb      	ldrb	r3, [r7, #19]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d15c      	bne.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003316:	4b2c      	ldr	r3, [pc, #176]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003318:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800331c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003320:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d01f      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	429a      	cmp	r2, r3
 8003332:	d019      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003334:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800333e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003340:	4a21      	ldr	r2, [pc, #132]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003342:	4b21      	ldr	r3, [pc, #132]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800334c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003350:	4a1d      	ldr	r2, [pc, #116]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003352:	4b1d      	ldr	r3, [pc, #116]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003354:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800335c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003360:	4a19      	ldr	r2, [pc, #100]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b00      	cmp	r3, #0
 8003370:	d016      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003372:	f7fd fed9 	bl	8001128 <HAL_GetTick>
 8003376:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003378:	e00b      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800337a:	f7fd fed5 	bl	8001128 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	f241 3288 	movw	r2, #5000	; 0x1388
 8003388:	4293      	cmp	r3, r2
 800338a:	d902      	bls.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	74fb      	strb	r3, [r7, #19]
            break;
 8003390:	e006      	b.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003392:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ec      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80033a0:	7cfb      	ldrb	r3, [r7, #19]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10c      	bne.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033a6:	4908      	ldr	r1, [pc, #32]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033a8:	4b07      	ldr	r3, [pc, #28]	; (80033c8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80033aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033be:	e009      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033c0:	7cfb      	ldrb	r3, [r7, #19]
 80033c2:	74bb      	strb	r3, [r7, #18]
 80033c4:	e006      	b.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80033c6:	bf00      	nop
 80033c8:	40021000 	.word	0x40021000
 80033cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
 80033d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033d4:	7c7b      	ldrb	r3, [r7, #17]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d105      	bne.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033da:	4a9e      	ldr	r2, [pc, #632]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80033dc:	4b9d      	ldr	r3, [pc, #628]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80033de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00a      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033f2:	4998      	ldr	r1, [pc, #608]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80033f4:	4b97      	ldr	r3, [pc, #604]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fa:	f023 0203 	bic.w	r2, r3, #3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003402:	4313      	orrs	r3, r2
 8003404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00a      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003414:	498f      	ldr	r1, [pc, #572]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003416:	4b8f      	ldr	r3, [pc, #572]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800341c:	f023 020c 	bic.w	r2, r3, #12
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0304 	and.w	r3, r3, #4
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00a      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003436:	4987      	ldr	r1, [pc, #540]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003438:	4b86      	ldr	r3, [pc, #536]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800343e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003446:	4313      	orrs	r3, r2
 8003448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00a      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003458:	497e      	ldr	r1, [pc, #504]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800345a:	4b7e      	ldr	r3, [pc, #504]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800345c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003460:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00a      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800347a:	4976      	ldr	r1, [pc, #472]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800347c:	4b75      	ldr	r3, [pc, #468]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800347e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003482:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800348a:	4313      	orrs	r3, r2
 800348c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00a      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800349c:	496d      	ldr	r1, [pc, #436]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800349e:	4b6d      	ldr	r3, [pc, #436]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ac:	4313      	orrs	r3, r2
 80034ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00a      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034be:	4965      	ldr	r1, [pc, #404]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034c0:	4b64      	ldr	r3, [pc, #400]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ce:	4313      	orrs	r3, r2
 80034d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00a      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034e0:	495c      	ldr	r1, [pc, #368]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034e2:	4b5c      	ldr	r3, [pc, #368]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f0:	4313      	orrs	r3, r2
 80034f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003502:	4954      	ldr	r1, [pc, #336]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003504:	4b53      	ldr	r3, [pc, #332]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00a      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003524:	494b      	ldr	r1, [pc, #300]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003526:	4b4b      	ldr	r3, [pc, #300]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003534:	4313      	orrs	r3, r2
 8003536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00a      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003546:	4943      	ldr	r1, [pc, #268]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003548:	4b42      	ldr	r3, [pc, #264]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003556:	4313      	orrs	r3, r2
 8003558:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d028      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003568:	493a      	ldr	r1, [pc, #232]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800356a:	4b3a      	ldr	r3, [pc, #232]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003570:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003578:	4313      	orrs	r3, r2
 800357a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003582:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003586:	d106      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003588:	4a32      	ldr	r2, [pc, #200]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800358a:	4b32      	ldr	r3, [pc, #200]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003592:	60d3      	str	r3, [r2, #12]
 8003594:	e011      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800359e:	d10c      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3304      	adds	r3, #4
 80035a4:	2101      	movs	r1, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 f8d6 	bl	8003758 <RCCEx_PLLSAI1_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035b0:	7cfb      	ldrb	r3, [r7, #19]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80035b6:	7cfb      	ldrb	r3, [r7, #19]
 80035b8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d028      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035c6:	4923      	ldr	r1, [pc, #140]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035c8:	4b22      	ldr	r3, [pc, #136]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035e4:	d106      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e6:	4a1b      	ldr	r2, [pc, #108]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035e8:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035f0:	60d3      	str	r3, [r2, #12]
 80035f2:	e011      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035fc:	d10c      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	2101      	movs	r1, #1
 8003604:	4618      	mov	r0, r3
 8003606:	f000 f8a7 	bl	8003758 <RCCEx_PLLSAI1_Config>
 800360a:	4603      	mov	r3, r0
 800360c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800360e:	7cfb      	ldrb	r3, [r7, #19]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003614:	7cfb      	ldrb	r3, [r7, #19]
 8003616:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d02b      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003624:	490b      	ldr	r1, [pc, #44]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003626:	4b0b      	ldr	r3, [pc, #44]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800362c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003634:	4313      	orrs	r3, r2
 8003636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800363e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003642:	d109      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003644:	4a03      	ldr	r2, [pc, #12]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003646:	4b03      	ldr	r3, [pc, #12]	; (8003654 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800364e:	60d3      	str	r3, [r2, #12]
 8003650:	e014      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003660:	d10c      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3304      	adds	r3, #4
 8003666:	2101      	movs	r1, #1
 8003668:	4618      	mov	r0, r3
 800366a:	f000 f875 	bl	8003758 <RCCEx_PLLSAI1_Config>
 800366e:	4603      	mov	r3, r0
 8003670:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003672:	7cfb      	ldrb	r3, [r7, #19]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003678:	7cfb      	ldrb	r3, [r7, #19]
 800367a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d02f      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003688:	492b      	ldr	r1, [pc, #172]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800368a:	4b2b      	ldr	r3, [pc, #172]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800368c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003690:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003698:	4313      	orrs	r3, r2
 800369a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036a6:	d10d      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3304      	adds	r3, #4
 80036ac:	2102      	movs	r1, #2
 80036ae:	4618      	mov	r0, r3
 80036b0:	f000 f852 	bl	8003758 <RCCEx_PLLSAI1_Config>
 80036b4:	4603      	mov	r3, r0
 80036b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036b8:	7cfb      	ldrb	r3, [r7, #19]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d014      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80036be:	7cfb      	ldrb	r3, [r7, #19]
 80036c0:	74bb      	strb	r3, [r7, #18]
 80036c2:	e011      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036cc:	d10c      	bne.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	3320      	adds	r3, #32
 80036d2:	2102      	movs	r1, #2
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f92f 	bl	8003938 <RCCEx_PLLSAI2_Config>
 80036da:	4603      	mov	r3, r0
 80036dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036de:	7cfb      	ldrb	r3, [r7, #19]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80036e4:	7cfb      	ldrb	r3, [r7, #19]
 80036e6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00a      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80036f4:	4910      	ldr	r1, [pc, #64]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036f6:	4b10      	ldr	r3, [pc, #64]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00b      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003716:	4908      	ldr	r1, [pc, #32]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003718:	4b07      	ldr	r3, [pc, #28]	; (8003738 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800372e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3718      	adds	r7, #24
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	40021000 	.word	0x40021000

0800373c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003740:	4a04      	ldr	r2, [pc, #16]	; (8003754 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8003742:	4b04      	ldr	r3, [pc, #16]	; (8003754 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f043 0304 	orr.w	r3, r3, #4
 800374a:	6013      	str	r3, [r2, #0]
}
 800374c:	bf00      	nop
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr
 8003754:	40021000 	.word	0x40021000

08003758 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003766:	4b73      	ldr	r3, [pc, #460]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d018      	beq.n	80037a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003772:	4b70      	ldr	r3, [pc, #448]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 0203 	and.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d10d      	bne.n	800379e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
       ||
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800378a:	4b6a      	ldr	r3, [pc, #424]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	091b      	lsrs	r3, r3, #4
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
       ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d044      	beq.n	8003828 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	e041      	b.n	8003828 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d00c      	beq.n	80037c6 <RCCEx_PLLSAI1_Config+0x6e>
 80037ac:	2b03      	cmp	r3, #3
 80037ae:	d013      	beq.n	80037d8 <RCCEx_PLLSAI1_Config+0x80>
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d120      	bne.n	80037f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037b4:	4b5f      	ldr	r3, [pc, #380]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d11d      	bne.n	80037fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c4:	e01a      	b.n	80037fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037c6:	4b5b      	ldr	r3, [pc, #364]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d116      	bne.n	8003800 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d6:	e013      	b.n	8003800 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037d8:	4b56      	ldr	r3, [pc, #344]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10f      	bne.n	8003804 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037e4:	4b53      	ldr	r3, [pc, #332]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d109      	bne.n	8003804 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037f4:	e006      	b.n	8003804 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	73fb      	strb	r3, [r7, #15]
      break;
 80037fa:	e004      	b.n	8003806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80037fc:	bf00      	nop
 80037fe:	e002      	b.n	8003806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003800:	bf00      	nop
 8003802:	e000      	b.n	8003806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003804:	bf00      	nop
    }

    if(status == HAL_OK)
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10d      	bne.n	8003828 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800380c:	4849      	ldr	r0, [pc, #292]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800380e:	4b49      	ldr	r3, [pc, #292]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6819      	ldr	r1, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	3b01      	subs	r3, #1
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	430b      	orrs	r3, r1
 8003824:	4313      	orrs	r3, r2
 8003826:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d17d      	bne.n	800392a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800382e:	4a41      	ldr	r2, [pc, #260]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003830:	4b40      	ldr	r3, [pc, #256]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800383a:	f7fd fc75 	bl	8001128 <HAL_GetTick>
 800383e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003840:	e009      	b.n	8003856 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003842:	f7fd fc71 	bl	8001128 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d902      	bls.n	8003856 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	73fb      	strb	r3, [r7, #15]
        break;
 8003854:	e005      	b.n	8003862 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003856:	4b37      	ldr	r3, [pc, #220]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1ef      	bne.n	8003842 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d160      	bne.n	800392a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d111      	bne.n	8003892 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800386e:	4831      	ldr	r0, [pc, #196]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003870:	4b30      	ldr	r3, [pc, #192]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003878:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6892      	ldr	r2, [r2, #8]
 8003880:	0211      	lsls	r1, r2, #8
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68d2      	ldr	r2, [r2, #12]
 8003886:	0912      	lsrs	r2, r2, #4
 8003888:	0452      	lsls	r2, r2, #17
 800388a:	430a      	orrs	r2, r1
 800388c:	4313      	orrs	r3, r2
 800388e:	6103      	str	r3, [r0, #16]
 8003890:	e027      	b.n	80038e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d112      	bne.n	80038be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003898:	4826      	ldr	r0, [pc, #152]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800389a:	4b26      	ldr	r3, [pc, #152]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80038a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6892      	ldr	r2, [r2, #8]
 80038aa:	0211      	lsls	r1, r2, #8
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6912      	ldr	r2, [r2, #16]
 80038b0:	0852      	lsrs	r2, r2, #1
 80038b2:	3a01      	subs	r2, #1
 80038b4:	0552      	lsls	r2, r2, #21
 80038b6:	430a      	orrs	r2, r1
 80038b8:	4313      	orrs	r3, r2
 80038ba:	6103      	str	r3, [r0, #16]
 80038bc:	e011      	b.n	80038e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038be:	481d      	ldr	r0, [pc, #116]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038c0:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80038c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6892      	ldr	r2, [r2, #8]
 80038d0:	0211      	lsls	r1, r2, #8
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6952      	ldr	r2, [r2, #20]
 80038d6:	0852      	lsrs	r2, r2, #1
 80038d8:	3a01      	subs	r2, #1
 80038da:	0652      	lsls	r2, r2, #25
 80038dc:	430a      	orrs	r2, r1
 80038de:	4313      	orrs	r3, r2
 80038e0:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038e2:	4a14      	ldr	r2, [pc, #80]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038e4:	4b13      	ldr	r3, [pc, #76]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ee:	f7fd fc1b 	bl	8001128 <HAL_GetTick>
 80038f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80038f4:	e009      	b.n	800390a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038f6:	f7fd fc17 	bl	8001128 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d902      	bls.n	800390a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	73fb      	strb	r3, [r7, #15]
          break;
 8003908:	e005      	b.n	8003916 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800390a:	4b0a      	ldr	r3, [pc, #40]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0ef      	beq.n	80038f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003916:	7bfb      	ldrb	r3, [r7, #15]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d106      	bne.n	800392a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800391c:	4905      	ldr	r1, [pc, #20]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800391e:	4b05      	ldr	r3, [pc, #20]	; (8003934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003920:	691a      	ldr	r2, [r3, #16]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	4313      	orrs	r3, r2
 8003928:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40021000 	.word	0x40021000

08003938 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003942:	2300      	movs	r3, #0
 8003944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003946:	4b68      	ldr	r3, [pc, #416]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d018      	beq.n	8003984 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003952:	4b65      	ldr	r3, [pc, #404]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	f003 0203 	and.w	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d10d      	bne.n	800397e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
       ||
 8003966:	2b00      	cmp	r3, #0
 8003968:	d009      	beq.n	800397e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800396a:	4b5f      	ldr	r3, [pc, #380]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	091b      	lsrs	r3, r3, #4
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	1c5a      	adds	r2, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
       ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d044      	beq.n	8003a08 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	73fb      	strb	r3, [r7, #15]
 8003982:	e041      	b.n	8003a08 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2b02      	cmp	r3, #2
 800398a:	d00c      	beq.n	80039a6 <RCCEx_PLLSAI2_Config+0x6e>
 800398c:	2b03      	cmp	r3, #3
 800398e:	d013      	beq.n	80039b8 <RCCEx_PLLSAI2_Config+0x80>
 8003990:	2b01      	cmp	r3, #1
 8003992:	d120      	bne.n	80039d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003994:	4b54      	ldr	r3, [pc, #336]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d11d      	bne.n	80039dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039a4:	e01a      	b.n	80039dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039a6:	4b50      	ldr	r3, [pc, #320]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d116      	bne.n	80039e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b6:	e013      	b.n	80039e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039b8:	4b4b      	ldr	r3, [pc, #300]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10f      	bne.n	80039e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039c4:	4b48      	ldr	r3, [pc, #288]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d109      	bne.n	80039e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039d4:	e006      	b.n	80039e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      break;
 80039da:	e004      	b.n	80039e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80039dc:	bf00      	nop
 80039de:	e002      	b.n	80039e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80039e0:	bf00      	nop
 80039e2:	e000      	b.n	80039e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80039e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80039e6:	7bfb      	ldrb	r3, [r7, #15]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10d      	bne.n	8003a08 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039ec:	483e      	ldr	r0, [pc, #248]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039ee:	4b3e      	ldr	r3, [pc, #248]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6819      	ldr	r1, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	3b01      	subs	r3, #1
 8003a00:	011b      	lsls	r3, r3, #4
 8003a02:	430b      	orrs	r3, r1
 8003a04:	4313      	orrs	r3, r2
 8003a06:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d167      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a0e:	4a36      	ldr	r2, [pc, #216]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a10:	4b35      	ldr	r3, [pc, #212]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a1a:	f7fd fb85 	bl	8001128 <HAL_GetTick>
 8003a1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a20:	e009      	b.n	8003a36 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a22:	f7fd fb81 	bl	8001128 <HAL_GetTick>
 8003a26:	4602      	mov	r2, r0
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	1ad3      	subs	r3, r2, r3
 8003a2c:	2b02      	cmp	r3, #2
 8003a2e:	d902      	bls.n	8003a36 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	73fb      	strb	r3, [r7, #15]
        break;
 8003a34:	e005      	b.n	8003a42 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a36:	4b2c      	ldr	r3, [pc, #176]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1ef      	bne.n	8003a22 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d14a      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d111      	bne.n	8003a72 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a4e:	4826      	ldr	r0, [pc, #152]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a50:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6892      	ldr	r2, [r2, #8]
 8003a60:	0211      	lsls	r1, r2, #8
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	68d2      	ldr	r2, [r2, #12]
 8003a66:	0912      	lsrs	r2, r2, #4
 8003a68:	0452      	lsls	r2, r2, #17
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	6143      	str	r3, [r0, #20]
 8003a70:	e011      	b.n	8003a96 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a72:	481d      	ldr	r0, [pc, #116]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a74:	4b1c      	ldr	r3, [pc, #112]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a7c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6892      	ldr	r2, [r2, #8]
 8003a84:	0211      	lsls	r1, r2, #8
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6912      	ldr	r2, [r2, #16]
 8003a8a:	0852      	lsrs	r2, r2, #1
 8003a8c:	3a01      	subs	r2, #1
 8003a8e:	0652      	lsls	r2, r2, #25
 8003a90:	430a      	orrs	r2, r1
 8003a92:	4313      	orrs	r3, r2
 8003a94:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a96:	4a14      	ldr	r2, [pc, #80]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a98:	4b13      	ldr	r3, [pc, #76]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa2:	f7fd fb41 	bl	8001128 <HAL_GetTick>
 8003aa6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003aa8:	e009      	b.n	8003abe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003aaa:	f7fd fb3d 	bl	8001128 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d902      	bls.n	8003abe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	73fb      	strb	r3, [r7, #15]
          break;
 8003abc:	e005      	b.n	8003aca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003abe:	4b0a      	ldr	r3, [pc, #40]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0ef      	beq.n	8003aaa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8003aca:	7bfb      	ldrb	r3, [r7, #15]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d106      	bne.n	8003ade <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ad0:	4905      	ldr	r1, [pc, #20]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ad4:	695a      	ldr	r2, [r3, #20]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40021000 	.word	0x40021000

08003aec <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d06c      	beq.n	8003bd8 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d106      	bne.n	8003b18 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f009 f982 	bl	800ce1c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	22ca      	movs	r2, #202	; 0xca
 8003b26:	625a      	str	r2, [r3, #36]	; 0x24
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2253      	movs	r2, #83	; 0x53
 8003b2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f9a0 	bl	8003e76 <RTC_EnterInitMode>
 8003b36:	4603      	mov	r3, r0
 8003b38:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003b3a:	7bfb      	ldrb	r3, [r7, #15]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d14b      	bne.n	8003bd8 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003b4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b52:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	6812      	ldr	r2, [r2, #0]
 8003b5c:	6891      	ldr	r1, [r2, #8]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	6850      	ldr	r0, [r2, #4]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6912      	ldr	r2, [r2, #16]
 8003b66:	4310      	orrs	r0, r2
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6992      	ldr	r2, [r2, #24]
 8003b6c:	4302      	orrs	r2, r0
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	68d2      	ldr	r2, [r2, #12]
 8003b7a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6812      	ldr	r2, [r2, #0]
 8003b84:	6911      	ldr	r1, [r2, #16]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	6892      	ldr	r2, [r2, #8]
 8003b8a:	0412      	lsls	r2, r2, #16
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f9a3 	bl	8003edc <RTC_ExitInitMode>
 8003b96:	4603      	mov	r3, r0
 8003b98:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003b9a:	7bfb      	ldrb	r3, [r7, #15]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d11b      	bne.n	8003bd8 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003baa:	f022 0203 	bic.w	r2, r2, #3
 8003bae:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	69d0      	ldr	r0, [r2, #28]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6952      	ldr	r2, [r2, #20]
 8003bc2:	4302      	orrs	r2, r0
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	22ff      	movs	r2, #255	; 0xff
 8003bce:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003be2:	b590      	push	{r4, r7, lr}
 8003be4:	b087      	sub	sp, #28
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d101      	bne.n	8003bfc <HAL_RTC_SetTime+0x1a>
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	e08b      	b.n	8003d14 <HAL_RTC_SetTime+0x132>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	22ca      	movs	r2, #202	; 0xca
 8003c12:	625a      	str	r2, [r3, #36]	; 0x24
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2253      	movs	r2, #83	; 0x53
 8003c1a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f000 f92a 	bl	8003e76 <RTC_EnterInitMode>
 8003c22:	4603      	mov	r3, r0
 8003c24:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003c26:	7cfb      	ldrb	r3, [r7, #19]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d163      	bne.n	8003cf4 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d126      	bne.n	8003c80 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d102      	bne.n	8003c46 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2200      	movs	r2, #0
 8003c44:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 f984 	bl	8003f58 <RTC_ByteToBcd2>
 8003c50:	4603      	mov	r3, r0
 8003c52:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	785b      	ldrb	r3, [r3, #1]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 f97d 	bl	8003f58 <RTC_ByteToBcd2>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c62:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	789b      	ldrb	r3, [r3, #2]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 f975 	bl	8003f58 <RTC_ByteToBcd2>
 8003c6e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c70:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	78db      	ldrb	r3, [r3, #3]
 8003c78:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	617b      	str	r3, [r7, #20]
 8003c7e:	e018      	b.n	8003cb2 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d102      	bne.n	8003c94 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	2200      	movs	r2, #0
 8003c92:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	785b      	ldrb	r3, [r3, #1]
 8003c9e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003ca0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003ca2:	68ba      	ldr	r2, [r7, #8]
 8003ca4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003ca6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	78db      	ldrb	r3, [r3, #3]
 8003cac:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003cbc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003cc0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	6812      	ldr	r2, [r2, #0]
 8003cca:	6892      	ldr	r2, [r2, #8]
 8003ccc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cd0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	6891      	ldr	r1, [r2, #8]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	68d0      	ldr	r0, [r2, #12]
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	6912      	ldr	r2, [r2, #16]
 8003ce4:	4302      	orrs	r2, r0
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 f8f6 	bl	8003edc <RTC_ExitInitMode>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	22ff      	movs	r2, #255	; 0xff
 8003cfa:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003cfc:	7cfb      	ldrb	r3, [r7, #19]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2201      	movs	r2, #1
 8003d06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003d12:	7cfb      	ldrb	r3, [r7, #19]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	371c      	adds	r7, #28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd90      	pop	{r4, r7, pc}

08003d1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003d1c:	b590      	push	{r4, r7, lr}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d101      	bne.n	8003d36 <HAL_RTC_SetDate+0x1a>
 8003d32:	2302      	movs	r3, #2
 8003d34:	e075      	b.n	8003e22 <HAL_RTC_SetDate+0x106>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2202      	movs	r2, #2
 8003d42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10e      	bne.n	8003d6a <HAL_RTC_SetDate+0x4e>
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	785b      	ldrb	r3, [r3, #1]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	785b      	ldrb	r3, [r3, #1]
 8003d5c:	f023 0310 	bic.w	r3, r3, #16
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	330a      	adds	r3, #10
 8003d64:	b2da      	uxtb	r2, r3
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d11c      	bne.n	8003daa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	78db      	ldrb	r3, [r3, #3]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 f8ef 	bl	8003f58 <RTC_ByteToBcd2>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	785b      	ldrb	r3, [r3, #1]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f8e8 	bl	8003f58 <RTC_ByteToBcd2>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003d8c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	789b      	ldrb	r3, [r3, #2]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 f8e0 	bl	8003f58 <RTC_ByteToBcd2>
 8003d98:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003d9a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003da4:	4313      	orrs	r3, r2
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	e00e      	b.n	8003dc8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	78db      	ldrb	r3, [r3, #3]
 8003dae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	785b      	ldrb	r3, [r3, #1]
 8003db4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003db6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003dbc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	22ca      	movs	r2, #202	; 0xca
 8003dce:	625a      	str	r2, [r3, #36]	; 0x24
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2253      	movs	r2, #83	; 0x53
 8003dd6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f84c 	bl	8003e76 <RTC_EnterInitMode>
 8003dde:	4603      	mov	r3, r0
 8003de0:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003de2:	7cfb      	ldrb	r3, [r7, #19]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10c      	bne.n	8003e02 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003df2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003df6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 f86f 	bl	8003edc <RTC_ExitInitMode>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	22ff      	movs	r2, #255	; 0xff
 8003e08:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003e0a:	7cfb      	ldrb	r3, [r7, #19]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d103      	bne.n	8003e18 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003e20:	7cfb      	ldrb	r3, [r7, #19]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	371c      	adds	r7, #28
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd90      	pop	{r4, r7, pc}

08003e2a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6812      	ldr	r2, [r2, #0]
 8003e3a:	68d2      	ldr	r2, [r2, #12]
 8003e3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e40:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003e42:	f7fd f971 	bl	8001128 <HAL_GetTick>
 8003e46:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003e48:	e009      	b.n	8003e5e <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003e4a:	f7fd f96d 	bl	8001128 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e58:	d901      	bls.n	8003e5e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e007      	b.n	8003e6e <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0ee      	beq.n	8003e4a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3710      	adds	r7, #16
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b084      	sub	sp, #16
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d120      	bne.n	8003ed2 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295
 8003e98:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003e9a:	f7fd f945 	bl	8001128 <HAL_GetTick>
 8003e9e:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ea0:	e00d      	b.n	8003ebe <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003ea2:	f7fd f941 	bl	8001128 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003eb0:	d905      	bls.n	8003ebe <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2203      	movs	r2, #3
 8003eba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d102      	bne.n	8003ed2 <RTC_EnterInitMode+0x5c>
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d1e7      	bne.n	8003ea2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003ee8:	4a1a      	ldr	r2, [pc, #104]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003eea:	4b1a      	ldr	r3, [pc, #104]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ef2:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003ef4:	4b17      	ldr	r3, [pc, #92]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0320 	and.w	r3, r3, #32
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10c      	bne.n	8003f1a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f7ff ff92 	bl	8003e2a <HAL_RTC_WaitForSynchro>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01e      	beq.n	8003f4a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2203      	movs	r2, #3
 8003f10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	73fb      	strb	r3, [r7, #15]
 8003f18:	e017      	b.n	8003f4a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003f1a:	4a0e      	ldr	r2, [pc, #56]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f023 0320 	bic.w	r3, r3, #32
 8003f24:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f7ff ff7f 	bl	8003e2a <HAL_RTC_WaitForSynchro>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2203      	movs	r2, #3
 8003f36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003f3e:	4a05      	ldr	r2, [pc, #20]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003f40:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <RTC_ExitInitMode+0x78>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f043 0320 	orr.w	r3, r3, #32
 8003f48:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40002800 	.word	0x40002800

08003f58 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003f6a:	e005      	b.n	8003f78 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8003f72:	7afb      	ldrb	r3, [r7, #11]
 8003f74:	3b0a      	subs	r3, #10
 8003f76:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003f78:	7afb      	ldrb	r3, [r7, #11]
 8003f7a:	2b09      	cmp	r3, #9
 8003f7c:	d8f6      	bhi.n	8003f6c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	7afb      	ldrb	r3, [r7, #11]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	b2db      	uxtb	r3, r3
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d101      	bne.n	8003fb2 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	e07f      	b.n	80040b2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	22ca      	movs	r2, #202	; 0xca
 8003fc8:	625a      	str	r2, [r3, #36]	; 0x24
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2253      	movs	r2, #83	; 0x53
 8003fd0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	6812      	ldr	r2, [r2, #0]
 8003fda:	6892      	ldr	r2, [r2, #8]
 8003fdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fe0:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	68d2      	ldr	r2, [r2, #12]
 8003fec:	b2d2      	uxtb	r2, r2
 8003fee:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8003ff2:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d120      	bne.n	8004044 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8004002:	f7fd f891 	bl	8001128 <HAL_GetTick>
 8004006:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8004008:	e015      	b.n	8004036 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800400a:	f7fd f88d 	bl	8001128 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004018:	d90d      	bls.n	8004036 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	22ff      	movs	r2, #255	; 0xff
 8004020:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2203      	movs	r2, #3
 8004026:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e03d      	b.n	80040b2 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0304 	and.w	r3, r3, #4
 8004040:	2b00      	cmp	r3, #0
 8004042:	d0e2      	beq.n	800400a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	68ba      	ldr	r2, [r7, #8]
 800404a:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	6812      	ldr	r2, [r2, #0]
 8004054:	6892      	ldr	r2, [r2, #8]
 8004056:	f022 0107 	bic.w	r1, r2, #7
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	430a      	orrs	r2, r1
 800405e:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004060:	4a16      	ldr	r2, [pc, #88]	; (80040bc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8004062:	4b16      	ldr	r3, [pc, #88]	; (80040bc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800406a:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800406c:	4a13      	ldr	r2, [pc, #76]	; (80040bc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800406e:	4b13      	ldr	r3, [pc, #76]	; (80040bc <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004076:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	6812      	ldr	r2, [r2, #0]
 8004080:	6892      	ldr	r2, [r2, #8]
 8004082:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004086:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	6812      	ldr	r2, [r2, #0]
 8004090:	6892      	ldr	r2, [r2, #8]
 8004092:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004096:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	22ff      	movs	r2, #255	; 0xff
 800409e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40010400 	.word	0x40010400

080040c0 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80040c8:	4b0f      	ldr	r3, [pc, #60]	; (8004108 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 80040ca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80040ce:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00b      	beq.n	80040f6 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	68d2      	ldr	r2, [r2, #12]
 80040e8:	b2d2      	uxtb	r2, r2
 80040ea:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80040ee:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f80b 	bl	800410c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40010400 	.word	0x40010400

0800410c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr

0800411e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b084      	sub	sp, #16
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e07a      	b.n	8004226 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f009 f8e4 	bl	800d318 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	6812      	ldr	r2, [r2, #0]
 8004162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004166:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004170:	d902      	bls.n	8004178 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	e002      	b.n	800417e <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004178:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800417c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004186:	d007      	beq.n	8004198 <HAL_SPI_Init+0x7a>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004190:	d002      	beq.n	8004198 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10b      	bne.n	80041b8 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041a8:	d903      	bls.n	80041b2 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2202      	movs	r2, #2
 80041ae:	631a      	str	r2, [r3, #48]	; 0x30
 80041b0:	e002      	b.n	80041b8 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6851      	ldr	r1, [r2, #4]
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6892      	ldr	r2, [r2, #8]
 80041c4:	4311      	orrs	r1, r2
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6912      	ldr	r2, [r2, #16]
 80041ca:	4311      	orrs	r1, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6952      	ldr	r2, [r2, #20]
 80041d0:	4311      	orrs	r1, r2
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6992      	ldr	r2, [r2, #24]
 80041d6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80041da:	4311      	orrs	r1, r2
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	69d2      	ldr	r2, [r2, #28]
 80041e0:	4311      	orrs	r1, r2
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6a12      	ldr	r2, [r2, #32]
 80041e6:	4311      	orrs	r1, r2
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80041ec:	430a      	orrs	r2, r1
 80041ee:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6992      	ldr	r2, [r2, #24]
 80041f8:	0c12      	lsrs	r2, r2, #16
 80041fa:	f002 0104 	and.w	r1, r2, #4
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004202:	4311      	orrs	r1, r2
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004208:	4311      	orrs	r1, r2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68d2      	ldr	r2, [r2, #12]
 800420e:	4311      	orrs	r1, r2
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	430a      	orrs	r2, r1
 8004214:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2201      	movs	r2, #1
 8004220:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b088      	sub	sp, #32
 8004232:	af00      	add	r7, sp, #0
 8004234:	60f8      	str	r0, [r7, #12]
 8004236:	60b9      	str	r1, [r7, #8]
 8004238:	603b      	str	r3, [r7, #0]
 800423a:	4613      	mov	r3, r2
 800423c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_SPI_Transmit+0x22>
 800424c:	2302      	movs	r3, #2
 800424e:	e14e      	b.n	80044ee <HAL_SPI_Transmit+0x2c0>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004258:	f7fc ff66 	bl	8001128 <HAL_GetTick>
 800425c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800425e:	88fb      	ldrh	r3, [r7, #6]
 8004260:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004268:	b2db      	uxtb	r3, r3
 800426a:	2b01      	cmp	r3, #1
 800426c:	d002      	beq.n	8004274 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800426e:	2302      	movs	r3, #2
 8004270:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004272:	e133      	b.n	80044dc <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_SPI_Transmit+0x52>
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d102      	bne.n	8004286 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004284:	e12a      	b.n	80044dc <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2203      	movs	r2, #3
 800428a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	88fa      	ldrh	r2, [r7, #6]
 800429e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	88fa      	ldrh	r2, [r7, #6]
 80042a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2200      	movs	r2, #0
 80042c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042d0:	d107      	bne.n	80042e2 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	6812      	ldr	r2, [r2, #0]
 80042da:	6812      	ldr	r2, [r2, #0]
 80042dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80042e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ec:	2b40      	cmp	r3, #64	; 0x40
 80042ee:	d007      	beq.n	8004300 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	6812      	ldr	r2, [r2, #0]
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004308:	d94b      	bls.n	80043a2 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d002      	beq.n	8004318 <HAL_SPI_Transmit+0xea>
 8004312:	8afb      	ldrh	r3, [r7, #22]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d13e      	bne.n	8004396 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004320:	8812      	ldrh	r2, [r2, #0]
 8004322:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004328:	1c9a      	adds	r2, r3, #2
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004332:	b29b      	uxth	r3, r3
 8004334:	3b01      	subs	r3, #1
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800433c:	e02b      	b.n	8004396 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b02      	cmp	r3, #2
 800434a:	d112      	bne.n	8004372 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004354:	8812      	ldrh	r2, [r2, #0]
 8004356:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435c:	1c9a      	adds	r2, r3, #2
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004366:	b29b      	uxth	r3, r3
 8004368:	3b01      	subs	r3, #1
 800436a:	b29a      	uxth	r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004370:	e011      	b.n	8004396 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004372:	f7fc fed9 	bl	8001128 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	1ad2      	subs	r2, r2, r3
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d303      	bcc.n	800438a <HAL_SPI_Transmit+0x15c>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004388:	d102      	bne.n	8004390 <HAL_SPI_Transmit+0x162>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d102      	bne.n	8004396 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004394:	e0a2      	b.n	80044dc <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800439a:	b29b      	uxth	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1ce      	bne.n	800433e <HAL_SPI_Transmit+0x110>
 80043a0:	e07c      	b.n	800449c <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <HAL_SPI_Transmit+0x182>
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d170      	bne.n	8004492 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d912      	bls.n	80043e0 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043c2:	8812      	ldrh	r2, [r2, #0]
 80043c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ca:	1c9a      	adds	r2, r3, #2
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b02      	subs	r3, #2
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043de:	e058      	b.n	8004492 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	330c      	adds	r3, #12
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043ea:	7812      	ldrb	r2, [r2, #0]
 80043ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29a      	uxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004406:	e044      	b.n	8004492 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b02      	cmp	r3, #2
 8004414:	d12b      	bne.n	800446e <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800441a:	b29b      	uxth	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	d912      	bls.n	8004446 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004428:	8812      	ldrh	r2, [r2, #0]
 800442a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	1c9a      	adds	r2, r3, #2
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b02      	subs	r3, #2
 800443e:	b29a      	uxth	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004444:	e025      	b.n	8004492 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	330c      	adds	r3, #12
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004450:	7812      	ldrb	r2, [r2, #0]
 8004452:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004458:	1c5a      	adds	r2, r3, #1
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800446c:	e011      	b.n	8004492 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800446e:	f7fc fe5b 	bl	8001128 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	1ad2      	subs	r2, r2, r3
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	429a      	cmp	r2, r3
 800447c:	d303      	bcc.n	8004486 <HAL_SPI_Transmit+0x258>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d102      	bne.n	800448c <HAL_SPI_Transmit+0x25e>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d102      	bne.n	8004492 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004490:	e024      	b.n	80044dc <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004496:	b29b      	uxth	r3, r3
 8004498:	2b00      	cmp	r3, #0
 800449a:	d1b5      	bne.n	8004408 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	6839      	ldr	r1, [r7, #0]
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 fc8c 	bl	8004dbe <SPI_EndRxTxTransaction>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d10a      	bne.n	80044d0 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80044ba:	2300      	movs	r3, #0
 80044bc:	613b      	str	r3, [r7, #16]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	613b      	str	r3, [r7, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80044ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3720      	adds	r7, #32
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b088      	sub	sp, #32
 80044fa:	af02      	add	r7, sp, #8
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	603b      	str	r3, [r7, #0]
 8004502:	4613      	mov	r3, r2
 8004504:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004512:	d112      	bne.n	800453a <HAL_SPI_Receive+0x44>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10e      	bne.n	800453a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2204      	movs	r2, #4
 8004520:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004524:	88fa      	ldrh	r2, [r7, #6]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	4613      	mov	r3, r2
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	68b9      	ldr	r1, [r7, #8]
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 f905 	bl	8004740 <HAL_SPI_TransmitReceive>
 8004536:	4603      	mov	r3, r0
 8004538:	e0fe      	b.n	8004738 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004540:	2b01      	cmp	r3, #1
 8004542:	d101      	bne.n	8004548 <HAL_SPI_Receive+0x52>
 8004544:	2302      	movs	r3, #2
 8004546:	e0f7      	b.n	8004738 <HAL_SPI_Receive+0x242>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004550:	f7fc fdea 	bl	8001128 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b01      	cmp	r3, #1
 8004560:	d002      	beq.n	8004568 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004562:	2302      	movs	r3, #2
 8004564:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004566:	e0de      	b.n	8004726 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <HAL_SPI_Receive+0x7e>
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d102      	bne.n	800457a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004578:	e0d5      	b.n	8004726 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2204      	movs	r2, #4
 800457e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	88fa      	ldrh	r2, [r7, #6]
 8004592:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	88fa      	ldrh	r2, [r7, #6]
 800459a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80045c4:	d908      	bls.n	80045d8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68fa      	ldr	r2, [r7, #12]
 80045cc:	6812      	ldr	r2, [r2, #0]
 80045ce:	6852      	ldr	r2, [r2, #4]
 80045d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80045d4:	605a      	str	r2, [r3, #4]
 80045d6:	e007      	b.n	80045e8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	6812      	ldr	r2, [r2, #0]
 80045e0:	6852      	ldr	r2, [r2, #4]
 80045e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80045e6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045f0:	d107      	bne.n	8004602 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	6812      	ldr	r2, [r2, #0]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004600:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800460c:	2b40      	cmp	r3, #64	; 0x40
 800460e:	d007      	beq.n	8004620 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	6812      	ldr	r2, [r2, #0]
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800461e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004628:	d866      	bhi.n	80046f8 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800462a:	e02f      	b.n	800468c <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b01      	cmp	r3, #1
 8004638:	d116      	bne.n	8004668 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	6812      	ldr	r2, [r2, #0]
 8004642:	320c      	adds	r2, #12
 8004644:	7812      	ldrb	r2, [r2, #0]
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	1c5a      	adds	r2, r3, #1
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004666:	e011      	b.n	800468c <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004668:	f7fc fd5e 	bl	8001128 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad2      	subs	r2, r2, r3
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	429a      	cmp	r2, r3
 8004676:	d303      	bcc.n	8004680 <HAL_SPI_Receive+0x18a>
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467e:	d102      	bne.n	8004686 <HAL_SPI_Receive+0x190>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d102      	bne.n	800468c <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	75fb      	strb	r3, [r7, #23]
          goto error;
 800468a:	e04c      	b.n	8004726 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004692:	b29b      	uxth	r3, r3
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1c9      	bne.n	800462c <HAL_SPI_Receive+0x136>
 8004698:	e034      	b.n	8004704 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 0301 	and.w	r3, r3, #1
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d115      	bne.n	80046d4 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	6812      	ldr	r2, [r2, #0]
 80046b0:	68d2      	ldr	r2, [r2, #12]
 80046b2:	b292      	uxth	r2, r2
 80046b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	1c9a      	adds	r2, r3, #2
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80046d2:	e011      	b.n	80046f8 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046d4:	f7fc fd28 	bl	8001128 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad2      	subs	r2, r2, r3
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d303      	bcc.n	80046ec <HAL_SPI_Receive+0x1f6>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ea:	d102      	bne.n	80046f2 <HAL_SPI_Receive+0x1fc>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d102      	bne.n	80046f8 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80046f6:	e016      	b.n	8004726 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1ca      	bne.n	800469a <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	6839      	ldr	r1, [r7, #0]
 8004708:	68f8      	ldr	r0, [r7, #12]
 800470a:	f000 fb00 	bl	8004d0e <SPI_EndRxTransaction>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d002      	beq.n	800471a <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004736:	7dfb      	ldrb	r3, [r7, #23]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	; 0x28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800474e:	2301      	movs	r3, #1
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004752:	2300      	movs	r3, #0
 8004754:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_SPI_TransmitReceive+0x26>
 8004762:	2302      	movs	r3, #2
 8004764:	e1f8      	b.n	8004b58 <HAL_SPI_TransmitReceive+0x418>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800476e:	f7fc fcdb 	bl	8001128 <HAL_GetTick>
 8004772:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800477a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004782:	887b      	ldrh	r3, [r7, #2]
 8004784:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004786:	887b      	ldrh	r3, [r7, #2]
 8004788:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800478a:	7efb      	ldrb	r3, [r7, #27]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d00e      	beq.n	80047ae <HAL_SPI_TransmitReceive+0x6e>
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004796:	d106      	bne.n	80047a6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <HAL_SPI_TransmitReceive+0x66>
 80047a0:	7efb      	ldrb	r3, [r7, #27]
 80047a2:	2b04      	cmp	r3, #4
 80047a4:	d003      	beq.n	80047ae <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80047a6:	2302      	movs	r3, #2
 80047a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047ac:	e1ca      	b.n	8004b44 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d005      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x80>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x80>
 80047ba:	887b      	ldrh	r3, [r7, #2]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047c6:	e1bd      	b.n	8004b44 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d003      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2205      	movs	r2, #5
 80047d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	887a      	ldrh	r2, [r7, #2]
 80047ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	887a      	ldrh	r2, [r7, #2]
 80047f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	887a      	ldrh	r2, [r7, #2]
 8004802:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	887a      	ldrh	r2, [r7, #2]
 8004808:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800481e:	d802      	bhi.n	8004826 <HAL_SPI_TransmitReceive+0xe6>
 8004820:	8a3b      	ldrh	r3, [r7, #16]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d908      	bls.n	8004838 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	6852      	ldr	r2, [r2, #4]
 8004830:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004834:	605a      	str	r2, [r3, #4]
 8004836:	e007      	b.n	8004848 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	6812      	ldr	r2, [r2, #0]
 8004840:	6852      	ldr	r2, [r2, #4]
 8004842:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004846:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b40      	cmp	r3, #64	; 0x40
 8004854:	d007      	beq.n	8004866 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	6812      	ldr	r2, [r2, #0]
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004864:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800486e:	d97c      	bls.n	800496a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <HAL_SPI_TransmitReceive+0x13e>
 8004878:	8a7b      	ldrh	r3, [r7, #18]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d169      	bne.n	8004952 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004886:	8812      	ldrh	r2, [r2, #0]
 8004888:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800488e:	1c9a      	adds	r2, r3, #2
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048a2:	e056      	b.n	8004952 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d11b      	bne.n	80048ea <HAL_SPI_TransmitReceive+0x1aa>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d016      	beq.n	80048ea <HAL_SPI_TransmitReceive+0x1aa>
 80048bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d113      	bne.n	80048ea <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80048ca:	8812      	ldrh	r2, [r2, #0]
 80048cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	1c9a      	adds	r2, r3, #2
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048dc:	b29b      	uxth	r3, r3
 80048de:	3b01      	subs	r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d11c      	bne.n	8004932 <HAL_SPI_TransmitReceive+0x1f2>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048fe:	b29b      	uxth	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	d016      	beq.n	8004932 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	6812      	ldr	r2, [r2, #0]
 800490c:	68d2      	ldr	r2, [r2, #12]
 800490e:	b292      	uxth	r2, r2
 8004910:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	1c9a      	adds	r2, r3, #2
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004922:	b29b      	uxth	r3, r3
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800492e:	2301      	movs	r3, #1
 8004930:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004932:	f7fc fbf9 	bl	8001128 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	1ad2      	subs	r2, r2, r3
 800493c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493e:	429a      	cmp	r2, r3
 8004940:	d307      	bcc.n	8004952 <HAL_SPI_TransmitReceive+0x212>
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004948:	d003      	beq.n	8004952 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800494a:	2303      	movs	r3, #3
 800494c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004950:	e0f8      	b.n	8004b44 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1a3      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x164>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004962:	b29b      	uxth	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	d19d      	bne.n	80048a4 <HAL_SPI_TransmitReceive+0x164>
 8004968:	e0de      	b.n	8004b28 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_SPI_TransmitReceive+0x23a>
 8004972:	8a7b      	ldrh	r3, [r7, #18]
 8004974:	2b01      	cmp	r3, #1
 8004976:	f040 80ca 	bne.w	8004b0e <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800497e:	b29b      	uxth	r3, r3
 8004980:	2b01      	cmp	r3, #1
 8004982:	d912      	bls.n	80049aa <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800498c:	8812      	ldrh	r2, [r2, #0]
 800498e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004994:	1c9a      	adds	r2, r3, #2
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b02      	subs	r3, #2
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049a8:	e0b1      	b.n	8004b0e <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	330c      	adds	r3, #12
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049d0:	e09d      	b.n	8004b0e <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d134      	bne.n	8004a4a <HAL_SPI_TransmitReceive+0x30a>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d02f      	beq.n	8004a4a <HAL_SPI_TransmitReceive+0x30a>
 80049ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d12c      	bne.n	8004a4a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d912      	bls.n	8004a20 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a02:	8812      	ldrh	r2, [r2, #0]
 8004a04:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	1c9a      	adds	r2, r3, #2
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	3b02      	subs	r3, #2
 8004a18:	b29a      	uxth	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004a1e:	e012      	b.n	8004a46 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	330c      	adds	r3, #12
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a2a:	7812      	ldrb	r2, [r2, #0]
 8004a2c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a46:	2300      	movs	r3, #0
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f003 0301 	and.w	r3, r3, #1
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d147      	bne.n	8004ae8 <HAL_SPI_TransmitReceive+0x3a8>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d041      	beq.n	8004ae8 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d923      	bls.n	8004ab8 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	6812      	ldr	r2, [r2, #0]
 8004a78:	68d2      	ldr	r2, [r2, #12]
 8004a7a:	b292      	uxth	r2, r2
 8004a7c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a82:	1c9a      	adds	r2, r3, #2
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	3b02      	subs	r3, #2
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d81e      	bhi.n	8004ae4 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	6812      	ldr	r2, [r2, #0]
 8004aae:	6852      	ldr	r2, [r2, #4]
 8004ab0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	e015      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	6812      	ldr	r2, [r2, #0]
 8004ac0:	320c      	adds	r2, #12
 8004ac2:	7812      	ldrb	r2, [r2, #0]
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ae8:	f7fc fb1e 	bl	8001128 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	1ad2      	subs	r2, r2, r3
 8004af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d303      	bcc.n	8004b00 <HAL_SPI_TransmitReceive+0x3c0>
 8004af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afe:	d102      	bne.n	8004b06 <HAL_SPI_TransmitReceive+0x3c6>
 8004b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d103      	bne.n	8004b0e <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004b0c:	e01a      	b.n	8004b44 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f47f af5c 	bne.w	80049d2 <HAL_SPI_TransmitReceive+0x292>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f47f af55 	bne.w	80049d2 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b28:	69fa      	ldr	r2, [r7, #28]
 8004b2a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 f946 	bl	8004dbe <SPI_EndRxTxTransaction>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d005      	beq.n	8004b44 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2220      	movs	r2, #32
 8004b42:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3728      	adds	r7, #40	; 0x28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	60b9      	str	r1, [r7, #8]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b70:	e04c      	b.n	8004c0c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b78:	d048      	beq.n	8004c0c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004b7a:	f7fc fad5 	bl	8001128 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	1ad2      	subs	r2, r2, r3
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d202      	bcs.n	8004b90 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d13d      	bne.n	8004c0c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	6812      	ldr	r2, [r2, #0]
 8004b98:	6852      	ldr	r2, [r2, #4]
 8004b9a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b9e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ba8:	d111      	bne.n	8004bce <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bb2:	d004      	beq.n	8004bbe <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bbc:	d107      	bne.n	8004bce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	6812      	ldr	r2, [r2, #0]
 8004bc6:	6812      	ldr	r2, [r2, #0]
 8004bc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bcc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bd6:	d10f      	bne.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	6812      	ldr	r2, [r2, #0]
 8004be2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	6812      	ldr	r2, [r2, #0]
 8004bf2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bf6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e00f      	b.n	8004c2c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689a      	ldr	r2, [r3, #8]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	401a      	ands	r2, r3
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	bf0c      	ite	eq
 8004c1c:	2301      	moveq	r3, #1
 8004c1e:	2300      	movne	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	461a      	mov	r2, r3
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d1a3      	bne.n	8004b72 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
 8004c40:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c42:	e057      	b.n	8004cf4 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004c4a:	d106      	bne.n	8004c5a <SPI_WaitFifoStateUntilTimeout+0x26>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d103      	bne.n	8004c5a <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	330c      	adds	r3, #12
 8004c58:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c60:	d048      	beq.n	8004cf4 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004c62:	f7fc fa61 	bl	8001128 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	1ad2      	subs	r2, r2, r3
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d202      	bcs.n	8004c78 <SPI_WaitFifoStateUntilTimeout+0x44>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d13d      	bne.n	8004cf4 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	6812      	ldr	r2, [r2, #0]
 8004c80:	6852      	ldr	r2, [r2, #4]
 8004c82:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c86:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c90:	d111      	bne.n	8004cb6 <SPI_WaitFifoStateUntilTimeout+0x82>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c9a:	d004      	beq.n	8004ca6 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca4:	d107      	bne.n	8004cb6 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	6812      	ldr	r2, [r2, #0]
 8004cae:	6812      	ldr	r2, [r2, #0]
 8004cb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cbe:	d10f      	bne.n	8004ce0 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	6812      	ldr	r2, [r2, #0]
 8004cca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cce:	601a      	str	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	6812      	ldr	r2, [r2, #0]
 8004cd8:	6812      	ldr	r2, [r2, #0]
 8004cda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cde:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	e008      	b.n	8004d06 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	401a      	ands	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d19f      	bne.n	8004c44 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b086      	sub	sp, #24
 8004d12:	af02      	add	r7, sp, #8
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d22:	d111      	bne.n	8004d48 <SPI_EndRxTransaction+0x3a>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d2c:	d004      	beq.n	8004d38 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d36:	d107      	bne.n	8004d48 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	6812      	ldr	r2, [r2, #0]
 8004d42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d46:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	9300      	str	r3, [sp, #0]
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	2180      	movs	r1, #128	; 0x80
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f7ff ff04 	bl	8004b60 <SPI_WaitFlagStateUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d007      	beq.n	8004d6e <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d62:	f043 0220 	orr.w	r2, r3, #32
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e023      	b.n	8004db6 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d76:	d11d      	bne.n	8004db4 <SPI_EndRxTransaction+0xa6>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d80:	d004      	beq.n	8004d8c <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d8a:	d113      	bne.n	8004db4 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f7ff ff4b 	bl	8004c34 <SPI_WaitFifoStateUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d007      	beq.n	8004db4 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da8:	f043 0220 	orr.w	r2, r3, #32
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e000      	b.n	8004db6 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b086      	sub	sp, #24
 8004dc2:	af02      	add	r7, sp, #8
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f7ff ff2c 	bl	8004c34 <SPI_WaitFifoStateUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d007      	beq.n	8004df2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004de6:	f043 0220 	orr.w	r2, r3, #32
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e027      	b.n	8004e42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2180      	movs	r1, #128	; 0x80
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f7ff feaf 	bl	8004b60 <SPI_WaitFlagStateUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d007      	beq.n	8004e18 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e0c:	f043 0220 	orr.w	r2, r3, #32
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e014      	b.n	8004e42 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f7ff ff05 	bl	8004c34 <SPI_WaitFifoStateUntilTimeout>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e34:	f043 0220 	orr.w	r2, r3, #32
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e000      	b.n	8004e42 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d101      	bne.n	8004e5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e01d      	b.n	8004e98 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d106      	bne.n	8004e76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f008 f9bd 	bl	800d1f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3304      	adds	r3, #4
 8004e86:	4619      	mov	r1, r3
 8004e88:	4610      	mov	r0, r2
 8004e8a:	f000 fe3f 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3708      	adds	r7, #8
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	6a1a      	ldr	r2, [r3, #32]
 8004eb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004eba:	4013      	ands	r3, r2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10f      	bne.n	8004ee0 <HAL_TIM_Base_DeInit+0x40>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6a1a      	ldr	r2, [r3, #32]
 8004ec6:	f240 4344 	movw	r3, #1092	; 0x444
 8004eca:	4013      	ands	r3, r2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d107      	bne.n	8004ee0 <HAL_TIM_Base_DeInit+0x40>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6812      	ldr	r2, [r2, #0]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	f022 0201 	bic.w	r2, r2, #1
 8004ede:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f008 f9e9 	bl	800d2b8 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6a1a      	ldr	r2, [r3, #32]
 8004f16:	f241 1311 	movw	r3, #4369	; 0x1111
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10f      	bne.n	8004f40 <HAL_TIM_Base_Stop+0x40>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	6a1a      	ldr	r2, [r3, #32]
 8004f26:	f240 4344 	movw	r3, #1092	; 0x444
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d107      	bne.n	8004f40 <HAL_TIM_Base_Stop+0x40>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	6812      	ldr	r2, [r2, #0]
 8004f3a:	f022 0201 	bic.w	r2, r2, #1
 8004f3e:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	687a      	ldr	r2, [r7, #4]
 8004f62:	6812      	ldr	r2, [r2, #0]
 8004f64:	68d2      	ldr	r2, [r2, #12]
 8004f66:	f042 0201 	orr.w	r2, r2, #1
 8004f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	4b0c      	ldr	r3, [pc, #48]	; (8004fa4 <HAL_TIM_Base_Start_IT+0x50>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b06      	cmp	r3, #6
 8004f7c:	d00b      	beq.n	8004f96 <HAL_TIM_Base_Start_IT+0x42>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f84:	d007      	beq.n	8004f96 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6812      	ldr	r2, [r2, #0]
 8004f8e:	6812      	ldr	r2, [r2, #0]
 8004f90:	f042 0201 	orr.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3714      	adds	r7, #20
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	00010007 	.word	0x00010007

08004fa8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	68d2      	ldr	r2, [r2, #12]
 8004fba:	f022 0201 	bic.w	r2, r2, #1
 8004fbe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6a1a      	ldr	r2, [r3, #32]
 8004fc6:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10f      	bne.n	8004ff0 <HAL_TIM_Base_Stop_IT+0x48>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6a1a      	ldr	r2, [r3, #32]
 8004fd6:	f240 4344 	movw	r3, #1092	; 0x444
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d107      	bne.n	8004ff0 <HAL_TIM_Base_Stop_IT+0x48>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	6812      	ldr	r2, [r2, #0]
 8004fea:	f022 0201 	bic.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr

08004ffc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e01d      	b.n	800504a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d106      	bne.n	8005028 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f815 	bl	8005052 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3304      	adds	r3, #4
 8005038:	4619      	mov	r1, r3
 800503a:	4610      	mov	r0, r2
 800503c:	f000 fd66 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr

08005064 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b0c      	cmp	r3, #12
 8005072:	d841      	bhi.n	80050f8 <HAL_TIM_OC_Start_IT+0x94>
 8005074:	a201      	add	r2, pc, #4	; (adr r2, 800507c <HAL_TIM_OC_Start_IT+0x18>)
 8005076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507a:	bf00      	nop
 800507c:	080050b1 	.word	0x080050b1
 8005080:	080050f9 	.word	0x080050f9
 8005084:	080050f9 	.word	0x080050f9
 8005088:	080050f9 	.word	0x080050f9
 800508c:	080050c3 	.word	0x080050c3
 8005090:	080050f9 	.word	0x080050f9
 8005094:	080050f9 	.word	0x080050f9
 8005098:	080050f9 	.word	0x080050f9
 800509c:	080050d5 	.word	0x080050d5
 80050a0:	080050f9 	.word	0x080050f9
 80050a4:	080050f9 	.word	0x080050f9
 80050a8:	080050f9 	.word	0x080050f9
 80050ac:	080050e7 	.word	0x080050e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	6812      	ldr	r2, [r2, #0]
 80050b8:	68d2      	ldr	r2, [r2, #12]
 80050ba:	f042 0202 	orr.w	r2, r2, #2
 80050be:	60da      	str	r2, [r3, #12]
      break;
 80050c0:	e01b      	b.n	80050fa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6812      	ldr	r2, [r2, #0]
 80050ca:	68d2      	ldr	r2, [r2, #12]
 80050cc:	f042 0204 	orr.w	r2, r2, #4
 80050d0:	60da      	str	r2, [r3, #12]
      break;
 80050d2:	e012      	b.n	80050fa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6812      	ldr	r2, [r2, #0]
 80050dc:	68d2      	ldr	r2, [r2, #12]
 80050de:	f042 0208 	orr.w	r2, r2, #8
 80050e2:	60da      	str	r2, [r3, #12]
      break;
 80050e4:	e009      	b.n	80050fa <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	68d2      	ldr	r2, [r2, #12]
 80050f0:	f042 0210 	orr.w	r2, r2, #16
 80050f4:	60da      	str	r2, [r3, #12]
      break;
 80050f6:	e000      	b.n	80050fa <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 80050f8:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2201      	movs	r2, #1
 8005100:	6839      	ldr	r1, [r7, #0]
 8005102:	4618      	mov	r0, r3
 8005104:	f001 faa7 	bl	8006656 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1e      	ldr	r2, [pc, #120]	; (8005188 <HAL_TIM_OC_Start_IT+0x124>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_TIM_OC_Start_IT+0xd6>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1d      	ldr	r2, [pc, #116]	; (800518c <HAL_TIM_OC_Start_IT+0x128>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <HAL_TIM_OC_Start_IT+0xd6>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a1b      	ldr	r2, [pc, #108]	; (8005190 <HAL_TIM_OC_Start_IT+0x12c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <HAL_TIM_OC_Start_IT+0xd6>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a1a      	ldr	r2, [pc, #104]	; (8005194 <HAL_TIM_OC_Start_IT+0x130>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <HAL_TIM_OC_Start_IT+0xd6>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a18      	ldr	r2, [pc, #96]	; (8005198 <HAL_TIM_OC_Start_IT+0x134>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d101      	bne.n	800513e <HAL_TIM_OC_Start_IT+0xda>
 800513a:	2301      	movs	r3, #1
 800513c:	e000      	b.n	8005140 <HAL_TIM_OC_Start_IT+0xdc>
 800513e:	2300      	movs	r3, #0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d007      	beq.n	8005154 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800514e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005152:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689a      	ldr	r2, [r3, #8]
 800515a:	4b10      	ldr	r3, [pc, #64]	; (800519c <HAL_TIM_OC_Start_IT+0x138>)
 800515c:	4013      	ands	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b06      	cmp	r3, #6
 8005164:	d00b      	beq.n	800517e <HAL_TIM_OC_Start_IT+0x11a>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800516c:	d007      	beq.n	800517e <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	6812      	ldr	r2, [r2, #0]
 8005176:	6812      	ldr	r2, [r2, #0]
 8005178:	f042 0201 	orr.w	r2, r2, #1
 800517c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800517e:	2300      	movs	r3, #0
}
 8005180:	4618      	mov	r0, r3
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}
 8005188:	40012c00 	.word	0x40012c00
 800518c:	40013400 	.word	0x40013400
 8005190:	40014000 	.word	0x40014000
 8005194:	40014400 	.word	0x40014400
 8005198:	40014800 	.word	0x40014800
 800519c:	00010007 	.word	0x00010007

080051a0 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b0c      	cmp	r3, #12
 80051ae:	d841      	bhi.n	8005234 <HAL_TIM_OC_Stop_IT+0x94>
 80051b0:	a201      	add	r2, pc, #4	; (adr r2, 80051b8 <HAL_TIM_OC_Stop_IT+0x18>)
 80051b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b6:	bf00      	nop
 80051b8:	080051ed 	.word	0x080051ed
 80051bc:	08005235 	.word	0x08005235
 80051c0:	08005235 	.word	0x08005235
 80051c4:	08005235 	.word	0x08005235
 80051c8:	080051ff 	.word	0x080051ff
 80051cc:	08005235 	.word	0x08005235
 80051d0:	08005235 	.word	0x08005235
 80051d4:	08005235 	.word	0x08005235
 80051d8:	08005211 	.word	0x08005211
 80051dc:	08005235 	.word	0x08005235
 80051e0:	08005235 	.word	0x08005235
 80051e4:	08005235 	.word	0x08005235
 80051e8:	08005223 	.word	0x08005223
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6812      	ldr	r2, [r2, #0]
 80051f4:	68d2      	ldr	r2, [r2, #12]
 80051f6:	f022 0202 	bic.w	r2, r2, #2
 80051fa:	60da      	str	r2, [r3, #12]
      break;
 80051fc:	e01b      	b.n	8005236 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6812      	ldr	r2, [r2, #0]
 8005206:	68d2      	ldr	r2, [r2, #12]
 8005208:	f022 0204 	bic.w	r2, r2, #4
 800520c:	60da      	str	r2, [r3, #12]
      break;
 800520e:	e012      	b.n	8005236 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6812      	ldr	r2, [r2, #0]
 8005218:	68d2      	ldr	r2, [r2, #12]
 800521a:	f022 0208 	bic.w	r2, r2, #8
 800521e:	60da      	str	r2, [r3, #12]
      break;
 8005220:	e009      	b.n	8005236 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	68d2      	ldr	r2, [r2, #12]
 800522c:	f022 0210 	bic.w	r2, r2, #16
 8005230:	60da      	str	r2, [r3, #12]
      break;
 8005232:	e000      	b.n	8005236 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8005234:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2200      	movs	r2, #0
 800523c:	6839      	ldr	r1, [r7, #0]
 800523e:	4618      	mov	r0, r3
 8005240:	f001 fa09 	bl	8006656 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a28      	ldr	r2, [pc, #160]	; (80052ec <HAL_TIM_OC_Stop_IT+0x14c>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d013      	beq.n	8005276 <HAL_TIM_OC_Stop_IT+0xd6>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a27      	ldr	r2, [pc, #156]	; (80052f0 <HAL_TIM_OC_Stop_IT+0x150>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d00e      	beq.n	8005276 <HAL_TIM_OC_Stop_IT+0xd6>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a25      	ldr	r2, [pc, #148]	; (80052f4 <HAL_TIM_OC_Stop_IT+0x154>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d009      	beq.n	8005276 <HAL_TIM_OC_Stop_IT+0xd6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a24      	ldr	r2, [pc, #144]	; (80052f8 <HAL_TIM_OC_Stop_IT+0x158>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d004      	beq.n	8005276 <HAL_TIM_OC_Stop_IT+0xd6>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a22      	ldr	r2, [pc, #136]	; (80052fc <HAL_TIM_OC_Stop_IT+0x15c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d101      	bne.n	800527a <HAL_TIM_OC_Stop_IT+0xda>
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <HAL_TIM_OC_Stop_IT+0xdc>
 800527a:	2300      	movs	r3, #0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d017      	beq.n	80052b0 <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6a1a      	ldr	r2, [r3, #32]
 8005286:	f241 1311 	movw	r3, #4369	; 0x1111
 800528a:	4013      	ands	r3, r2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d10f      	bne.n	80052b0 <HAL_TIM_OC_Stop_IT+0x110>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6a1a      	ldr	r2, [r3, #32]
 8005296:	f240 4344 	movw	r3, #1092	; 0x444
 800529a:	4013      	ands	r3, r2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d107      	bne.n	80052b0 <HAL_TIM_OC_Stop_IT+0x110>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6812      	ldr	r2, [r2, #0]
 80052a8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80052aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052ae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6a1a      	ldr	r2, [r3, #32]
 80052b6:	f241 1311 	movw	r3, #4369	; 0x1111
 80052ba:	4013      	ands	r3, r2
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10f      	bne.n	80052e0 <HAL_TIM_OC_Stop_IT+0x140>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6a1a      	ldr	r2, [r3, #32]
 80052c6:	f240 4344 	movw	r3, #1092	; 0x444
 80052ca:	4013      	ands	r3, r2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d107      	bne.n	80052e0 <HAL_TIM_OC_Stop_IT+0x140>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	6812      	ldr	r2, [r2, #0]
 80052d8:	6812      	ldr	r2, [r2, #0]
 80052da:	f022 0201 	bic.w	r2, r2, #1
 80052de:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	40012c00 	.word	0x40012c00
 80052f0:	40013400 	.word	0x40013400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40014400 	.word	0x40014400
 80052fc:	40014800 	.word	0x40014800

08005300 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e01d      	b.n	800534e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b00      	cmp	r3, #0
 800531c:	d106      	bne.n	800532c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f815 	bl	8005356 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2202      	movs	r2, #2
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	3304      	adds	r3, #4
 800533c:	4619      	mov	r1, r3
 800533e:	4610      	mov	r0, r2
 8005340:	f000 fbe4 	bl	8005b0c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	bc80      	pop	{r7}
 8005366:	4770      	bx	lr

08005368 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b082      	sub	sp, #8
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b0c      	cmp	r3, #12
 8005376:	d841      	bhi.n	80053fc <HAL_TIM_IC_Stop_IT+0x94>
 8005378:	a201      	add	r2, pc, #4	; (adr r2, 8005380 <HAL_TIM_IC_Stop_IT+0x18>)
 800537a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800537e:	bf00      	nop
 8005380:	080053b5 	.word	0x080053b5
 8005384:	080053fd 	.word	0x080053fd
 8005388:	080053fd 	.word	0x080053fd
 800538c:	080053fd 	.word	0x080053fd
 8005390:	080053c7 	.word	0x080053c7
 8005394:	080053fd 	.word	0x080053fd
 8005398:	080053fd 	.word	0x080053fd
 800539c:	080053fd 	.word	0x080053fd
 80053a0:	080053d9 	.word	0x080053d9
 80053a4:	080053fd 	.word	0x080053fd
 80053a8:	080053fd 	.word	0x080053fd
 80053ac:	080053fd 	.word	0x080053fd
 80053b0:	080053eb 	.word	0x080053eb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	68d2      	ldr	r2, [r2, #12]
 80053be:	f022 0202 	bic.w	r2, r2, #2
 80053c2:	60da      	str	r2, [r3, #12]
      break;
 80053c4:	e01b      	b.n	80053fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	6812      	ldr	r2, [r2, #0]
 80053ce:	68d2      	ldr	r2, [r2, #12]
 80053d0:	f022 0204 	bic.w	r2, r2, #4
 80053d4:	60da      	str	r2, [r3, #12]
      break;
 80053d6:	e012      	b.n	80053fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	6812      	ldr	r2, [r2, #0]
 80053e0:	68d2      	ldr	r2, [r2, #12]
 80053e2:	f022 0208 	bic.w	r2, r2, #8
 80053e6:	60da      	str	r2, [r3, #12]
      break;
 80053e8:	e009      	b.n	80053fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6812      	ldr	r2, [r2, #0]
 80053f2:	68d2      	ldr	r2, [r2, #12]
 80053f4:	f022 0210 	bic.w	r2, r2, #16
 80053f8:	60da      	str	r2, [r3, #12]
      break;
 80053fa:	e000      	b.n	80053fe <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80053fc:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	2200      	movs	r2, #0
 8005404:	6839      	ldr	r1, [r7, #0]
 8005406:	4618      	mov	r0, r3
 8005408:	f001 f925 	bl	8006656 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6a1a      	ldr	r2, [r3, #32]
 8005412:	f241 1311 	movw	r3, #4369	; 0x1111
 8005416:	4013      	ands	r3, r2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10f      	bne.n	800543c <HAL_TIM_IC_Stop_IT+0xd4>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6a1a      	ldr	r2, [r3, #32]
 8005422:	f240 4344 	movw	r3, #1092	; 0x444
 8005426:	4013      	ands	r3, r2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d107      	bne.n	800543c <HAL_TIM_IC_Stop_IT+0xd4>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6812      	ldr	r2, [r2, #0]
 8005434:	6812      	ldr	r2, [r2, #0]
 8005436:	f022 0201 	bic.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop

08005448 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b02      	cmp	r3, #2
 800545c:	d122      	bne.n	80054a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b02      	cmp	r3, #2
 800546a:	d11b      	bne.n	80054a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0202 	mvn.w	r2, #2
 8005474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 fb23 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 8005490:	e005      	b.n	800549e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 fb16 	bl	8005ac4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fb25 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	f003 0304 	and.w	r3, r3, #4
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d122      	bne.n	80054f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d11b      	bne.n	80054f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f06f 0204 	mvn.w	r2, #4
 80054c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d003      	beq.n	80054e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 faf9 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 80054e4:	e005      	b.n	80054f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 faec 	bl	8005ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fafb 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f003 0308 	and.w	r3, r3, #8
 8005502:	2b08      	cmp	r3, #8
 8005504:	d122      	bne.n	800554c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	f003 0308 	and.w	r3, r3, #8
 8005510:	2b08      	cmp	r3, #8
 8005512:	d11b      	bne.n	800554c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f06f 0208 	mvn.w	r2, #8
 800551c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2204      	movs	r2, #4
 8005522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	69db      	ldr	r3, [r3, #28]
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 facf 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 8005538:	e005      	b.n	8005546 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 fac2 	bl	8005ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 fad1 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2200      	movs	r2, #0
 800554a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	f003 0310 	and.w	r3, r3, #16
 8005556:	2b10      	cmp	r3, #16
 8005558:	d122      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b10      	cmp	r3, #16
 8005566:	d11b      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f06f 0210 	mvn.w	r2, #16
 8005570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2208      	movs	r2, #8
 8005576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 faa5 	bl	8005ad6 <HAL_TIM_IC_CaptureCallback>
 800558c:	e005      	b.n	800559a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fa98 	bl	8005ac4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 faa7 	bl	8005ae8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d10e      	bne.n	80055cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d107      	bne.n	80055cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f06f 0201 	mvn.w	r2, #1
 80055c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f000 fa73 	bl	8005ab2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d6:	2b80      	cmp	r3, #128	; 0x80
 80055d8:	d10e      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055e4:	2b80      	cmp	r3, #128	; 0x80
 80055e6:	d107      	bne.n	80055f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f001 f937 	bl	8006866 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005606:	d10e      	bne.n	8005626 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005612:	2b80      	cmp	r3, #128	; 0x80
 8005614:	d107      	bne.n	8005626 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800561e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f001 f929 	bl	8006878 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	2b40      	cmp	r3, #64	; 0x40
 8005632:	d10e      	bne.n	8005652 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800563e:	2b40      	cmp	r3, #64	; 0x40
 8005640:	d107      	bne.n	8005652 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800564a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 fa54 	bl	8005afa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f003 0320 	and.w	r3, r3, #32
 800565c:	2b20      	cmp	r3, #32
 800565e:	d10e      	bne.n	800567e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	f003 0320 	and.w	r3, r3, #32
 800566a:	2b20      	cmp	r3, #32
 800566c:	d107      	bne.n	800567e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f06f 0220 	mvn.w	r2, #32
 8005676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f001 f8eb 	bl	8006854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800567e:	bf00      	nop
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
	...

08005688 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569a:	2b01      	cmp	r3, #1
 800569c:	d101      	bne.n	80056a2 <HAL_TIM_OC_ConfigChannel+0x1a>
 800569e:	2302      	movs	r3, #2
 80056a0:	e06c      	b.n	800577c <HAL_TIM_OC_ConfigChannel+0xf4>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2202      	movs	r2, #2
 80056ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b14      	cmp	r3, #20
 80056b6:	d857      	bhi.n	8005768 <HAL_TIM_OC_ConfigChannel+0xe0>
 80056b8:	a201      	add	r2, pc, #4	; (adr r2, 80056c0 <HAL_TIM_OC_ConfigChannel+0x38>)
 80056ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056be:	bf00      	nop
 80056c0:	08005715 	.word	0x08005715
 80056c4:	08005769 	.word	0x08005769
 80056c8:	08005769 	.word	0x08005769
 80056cc:	08005769 	.word	0x08005769
 80056d0:	08005723 	.word	0x08005723
 80056d4:	08005769 	.word	0x08005769
 80056d8:	08005769 	.word	0x08005769
 80056dc:	08005769 	.word	0x08005769
 80056e0:	08005731 	.word	0x08005731
 80056e4:	08005769 	.word	0x08005769
 80056e8:	08005769 	.word	0x08005769
 80056ec:	08005769 	.word	0x08005769
 80056f0:	0800573f 	.word	0x0800573f
 80056f4:	08005769 	.word	0x08005769
 80056f8:	08005769 	.word	0x08005769
 80056fc:	08005769 	.word	0x08005769
 8005700:	0800574d 	.word	0x0800574d
 8005704:	08005769 	.word	0x08005769
 8005708:	08005769 	.word	0x08005769
 800570c:	08005769 	.word	0x08005769
 8005710:	0800575b 	.word	0x0800575b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68b9      	ldr	r1, [r7, #8]
 800571a:	4618      	mov	r0, r3
 800571c:	f000 fa8e 	bl	8005c3c <TIM_OC1_SetConfig>
      break;
 8005720:	e023      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68b9      	ldr	r1, [r7, #8]
 8005728:	4618      	mov	r0, r3
 800572a:	f000 fb17 	bl	8005d5c <TIM_OC2_SetConfig>
      break;
 800572e:	e01c      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68b9      	ldr	r1, [r7, #8]
 8005736:	4618      	mov	r0, r3
 8005738:	f000 fb98 	bl	8005e6c <TIM_OC3_SetConfig>
      break;
 800573c:	e015      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	4618      	mov	r0, r3
 8005746:	f000 fc19 	bl	8005f7c <TIM_OC4_SetConfig>
      break;
 800574a:	e00e      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68b9      	ldr	r1, [r7, #8]
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fc7a 	bl	800604c <TIM_OC5_SetConfig>
      break;
 8005758:	e007      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68b9      	ldr	r1, [r7, #8]
 8005760:	4618      	mov	r0, r3
 8005762:	f000 fcd7 	bl	8006114 <TIM_OC6_SetConfig>
      break;
 8005766:	e000      	b.n	800576a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 8005768:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005796:	2b01      	cmp	r3, #1
 8005798:	d101      	bne.n	800579e <HAL_TIM_IC_ConfigChannel+0x1a>
 800579a:	2302      	movs	r3, #2
 800579c:	e08a      	b.n	80058b4 <HAL_TIM_IC_ConfigChannel+0x130>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2202      	movs	r2, #2
 80057aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d11b      	bne.n	80057ec <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6818      	ldr	r0, [r3, #0]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	6819      	ldr	r1, [r3, #0]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f000 fd92 	bl	80062ec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	6812      	ldr	r2, [r2, #0]
 80057d0:	6992      	ldr	r2, [r2, #24]
 80057d2:	f022 020c 	bic.w	r2, r2, #12
 80057d6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	6812      	ldr	r2, [r2, #0]
 80057e0:	6991      	ldr	r1, [r2, #24]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	6892      	ldr	r2, [r2, #8]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	619a      	str	r2, [r3, #24]
 80057ea:	e05a      	b.n	80058a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b04      	cmp	r3, #4
 80057f0:	d11c      	bne.n	800582c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6818      	ldr	r0, [r3, #0]
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	6819      	ldr	r1, [r3, #0]
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	f000 fe0d 	bl	8006420 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	6812      	ldr	r2, [r2, #0]
 800580e:	6992      	ldr	r2, [r2, #24]
 8005810:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005814:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	6812      	ldr	r2, [r2, #0]
 800581e:	6991      	ldr	r1, [r2, #24]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	6892      	ldr	r2, [r2, #8]
 8005824:	0212      	lsls	r2, r2, #8
 8005826:	430a      	orrs	r2, r1
 8005828:	619a      	str	r2, [r3, #24]
 800582a:	e03a      	b.n	80058a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b08      	cmp	r3, #8
 8005830:	d11b      	bne.n	800586a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6818      	ldr	r0, [r3, #0]
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	6819      	ldr	r1, [r3, #0]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f000 fe58 	bl	80064f6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	6812      	ldr	r2, [r2, #0]
 800584e:	69d2      	ldr	r2, [r2, #28]
 8005850:	f022 020c 	bic.w	r2, r2, #12
 8005854:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68fa      	ldr	r2, [r7, #12]
 800585c:	6812      	ldr	r2, [r2, #0]
 800585e:	69d1      	ldr	r1, [r2, #28]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	6892      	ldr	r2, [r2, #8]
 8005864:	430a      	orrs	r2, r1
 8005866:	61da      	str	r2, [r3, #28]
 8005868:	e01b      	b.n	80058a2 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6818      	ldr	r0, [r3, #0]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f000 fe77 	bl	800656c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	6812      	ldr	r2, [r2, #0]
 8005886:	69d2      	ldr	r2, [r2, #28]
 8005888:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800588c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	6812      	ldr	r2, [r2, #0]
 8005896:	69d1      	ldr	r1, [r2, #28]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	6892      	ldr	r2, [r2, #8]
 800589c:	0212      	lsls	r2, r2, #8
 800589e:	430a      	orrs	r2, r1
 80058a0:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d101      	bne.n	80058d4 <HAL_TIM_ConfigClockSource+0x18>
 80058d0:	2302      	movs	r3, #2
 80058d2:	e0a8      	b.n	8005a26 <HAL_TIM_ConfigClockSource+0x16a>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2202      	movs	r2, #2
 80058e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058fe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2b40      	cmp	r3, #64	; 0x40
 800590e:	d067      	beq.n	80059e0 <HAL_TIM_ConfigClockSource+0x124>
 8005910:	2b40      	cmp	r3, #64	; 0x40
 8005912:	d80b      	bhi.n	800592c <HAL_TIM_ConfigClockSource+0x70>
 8005914:	2b10      	cmp	r3, #16
 8005916:	d073      	beq.n	8005a00 <HAL_TIM_ConfigClockSource+0x144>
 8005918:	2b10      	cmp	r3, #16
 800591a:	d802      	bhi.n	8005922 <HAL_TIM_ConfigClockSource+0x66>
 800591c:	2b00      	cmp	r3, #0
 800591e:	d06f      	beq.n	8005a00 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005920:	e078      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005922:	2b20      	cmp	r3, #32
 8005924:	d06c      	beq.n	8005a00 <HAL_TIM_ConfigClockSource+0x144>
 8005926:	2b30      	cmp	r3, #48	; 0x30
 8005928:	d06a      	beq.n	8005a00 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800592a:	e073      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800592c:	2b70      	cmp	r3, #112	; 0x70
 800592e:	d00d      	beq.n	800594c <HAL_TIM_ConfigClockSource+0x90>
 8005930:	2b70      	cmp	r3, #112	; 0x70
 8005932:	d804      	bhi.n	800593e <HAL_TIM_ConfigClockSource+0x82>
 8005934:	2b50      	cmp	r3, #80	; 0x50
 8005936:	d033      	beq.n	80059a0 <HAL_TIM_ConfigClockSource+0xe4>
 8005938:	2b60      	cmp	r3, #96	; 0x60
 800593a:	d041      	beq.n	80059c0 <HAL_TIM_ConfigClockSource+0x104>
      break;
 800593c:	e06a      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800593e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005942:	d066      	beq.n	8005a12 <HAL_TIM_ConfigClockSource+0x156>
 8005944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005948:	d017      	beq.n	800597a <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800594a:	e063      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6818      	ldr	r0, [r3, #0]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	6899      	ldr	r1, [r3, #8]
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	f000 fe5c 	bl	8006618 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800596e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	609a      	str	r2, [r3, #8]
      break;
 8005978:	e04c      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	6899      	ldr	r1, [r3, #8]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f000 fe45 	bl	8006618 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6812      	ldr	r2, [r2, #0]
 8005996:	6892      	ldr	r2, [r2, #8]
 8005998:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800599c:	609a      	str	r2, [r3, #8]
      break;
 800599e:	e039      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6818      	ldr	r0, [r3, #0]
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	6859      	ldr	r1, [r3, #4]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	461a      	mov	r2, r3
 80059ae:	f000 fd09 	bl	80063c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2150      	movs	r1, #80	; 0x50
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fe13 	bl	80065e4 <TIM_ITRx_SetConfig>
      break;
 80059be:	e029      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6818      	ldr	r0, [r3, #0]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	6859      	ldr	r1, [r3, #4]
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	461a      	mov	r2, r3
 80059ce:	f000 fd63 	bl	8006498 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2160      	movs	r1, #96	; 0x60
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fe03 	bl	80065e4 <TIM_ITRx_SetConfig>
      break;
 80059de:	e019      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6818      	ldr	r0, [r3, #0]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	6859      	ldr	r1, [r3, #4]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	461a      	mov	r2, r3
 80059ee:	f000 fce9 	bl	80063c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2140      	movs	r1, #64	; 0x40
 80059f8:	4618      	mov	r0, r3
 80059fa:	f000 fdf3 	bl	80065e4 <TIM_ITRx_SetConfig>
      break;
 80059fe:	e009      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f000 fdea 	bl	80065e4 <TIM_ITRx_SetConfig>
      break;
 8005a10:	e000      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005a12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3710      	adds	r7, #16
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b082      	sub	sp, #8
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
 8005a36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d101      	bne.n	8005a46 <HAL_TIM_SlaveConfigSynchro+0x18>
 8005a42:	2302      	movs	r3, #2
 8005a44:	e031      	b.n	8005aaa <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2202      	movs	r2, #2
 8005a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005a56:	6839      	ldr	r1, [r7, #0]
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fbbf 	bl	80061dc <TIM_SlaveTimer_SetConfig>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d009      	beq.n	8005a78 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e018      	b.n	8005aaa <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	68d2      	ldr	r2, [r2, #12]
 8005a82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a86:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	6812      	ldr	r2, [r2, #0]
 8005a90:	68d2      	ldr	r2, [r2, #12]
 8005a92:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005a96:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ab2:	b480      	push	{r7}
 8005ab4:	b083      	sub	sp, #12
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bc80      	pop	{r7}
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr

08005afa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr

08005b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a3f      	ldr	r2, [pc, #252]	; (8005c1c <TIM_Base_SetConfig+0x110>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d013      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b2a:	d00f      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a3c      	ldr	r2, [pc, #240]	; (8005c20 <TIM_Base_SetConfig+0x114>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00b      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a3b      	ldr	r2, [pc, #236]	; (8005c24 <TIM_Base_SetConfig+0x118>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d007      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a3a      	ldr	r2, [pc, #232]	; (8005c28 <TIM_Base_SetConfig+0x11c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d003      	beq.n	8005b4c <TIM_Base_SetConfig+0x40>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a39      	ldr	r2, [pc, #228]	; (8005c2c <TIM_Base_SetConfig+0x120>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a2e      	ldr	r2, [pc, #184]	; (8005c1c <TIM_Base_SetConfig+0x110>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d01f      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b6c:	d01b      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a2b      	ldr	r2, [pc, #172]	; (8005c20 <TIM_Base_SetConfig+0x114>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d017      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2a      	ldr	r2, [pc, #168]	; (8005c24 <TIM_Base_SetConfig+0x118>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d013      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a29      	ldr	r2, [pc, #164]	; (8005c28 <TIM_Base_SetConfig+0x11c>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d00f      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a28      	ldr	r2, [pc, #160]	; (8005c2c <TIM_Base_SetConfig+0x120>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d00b      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a27      	ldr	r2, [pc, #156]	; (8005c30 <TIM_Base_SetConfig+0x124>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d007      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a26      	ldr	r2, [pc, #152]	; (8005c34 <TIM_Base_SetConfig+0x128>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d003      	beq.n	8005ba6 <TIM_Base_SetConfig+0x9a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a25      	ldr	r2, [pc, #148]	; (8005c38 <TIM_Base_SetConfig+0x12c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d108      	bne.n	8005bb8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	689a      	ldr	r2, [r3, #8]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a0f      	ldr	r2, [pc, #60]	; (8005c1c <TIM_Base_SetConfig+0x110>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00f      	beq.n	8005c04 <TIM_Base_SetConfig+0xf8>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a11      	ldr	r2, [pc, #68]	; (8005c2c <TIM_Base_SetConfig+0x120>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d00b      	beq.n	8005c04 <TIM_Base_SetConfig+0xf8>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a10      	ldr	r2, [pc, #64]	; (8005c30 <TIM_Base_SetConfig+0x124>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d007      	beq.n	8005c04 <TIM_Base_SetConfig+0xf8>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a0f      	ldr	r2, [pc, #60]	; (8005c34 <TIM_Base_SetConfig+0x128>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d003      	beq.n	8005c04 <TIM_Base_SetConfig+0xf8>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a0e      	ldr	r2, [pc, #56]	; (8005c38 <TIM_Base_SetConfig+0x12c>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d103      	bne.n	8005c0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	691a      	ldr	r2, [r3, #16]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	615a      	str	r2, [r3, #20]
}
 8005c12:	bf00      	nop
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr
 8005c1c:	40012c00 	.word	0x40012c00
 8005c20:	40000400 	.word	0x40000400
 8005c24:	40000800 	.word	0x40000800
 8005c28:	40000c00 	.word	0x40000c00
 8005c2c:	40013400 	.word	0x40013400
 8005c30:	40014000 	.word	0x40014000
 8005c34:	40014400 	.word	0x40014400
 8005c38:	40014800 	.word	0x40014800

08005c3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b087      	sub	sp, #28
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	f023 0201 	bic.w	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f023 0303 	bic.w	r3, r3, #3
 8005c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 0302 	bic.w	r3, r3, #2
 8005c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	697a      	ldr	r2, [r7, #20]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a2c      	ldr	r2, [pc, #176]	; (8005d48 <TIM_OC1_SetConfig+0x10c>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d00f      	beq.n	8005cbc <TIM_OC1_SetConfig+0x80>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a2b      	ldr	r2, [pc, #172]	; (8005d4c <TIM_OC1_SetConfig+0x110>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d00b      	beq.n	8005cbc <TIM_OC1_SetConfig+0x80>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a2a      	ldr	r2, [pc, #168]	; (8005d50 <TIM_OC1_SetConfig+0x114>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d007      	beq.n	8005cbc <TIM_OC1_SetConfig+0x80>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4a29      	ldr	r2, [pc, #164]	; (8005d54 <TIM_OC1_SetConfig+0x118>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d003      	beq.n	8005cbc <TIM_OC1_SetConfig+0x80>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a28      	ldr	r2, [pc, #160]	; (8005d58 <TIM_OC1_SetConfig+0x11c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d10c      	bne.n	8005cd6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	f023 0308 	bic.w	r3, r3, #8
 8005cc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	68db      	ldr	r3, [r3, #12]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f023 0304 	bic.w	r3, r3, #4
 8005cd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a1b      	ldr	r2, [pc, #108]	; (8005d48 <TIM_OC1_SetConfig+0x10c>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00f      	beq.n	8005cfe <TIM_OC1_SetConfig+0xc2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a1a      	ldr	r2, [pc, #104]	; (8005d4c <TIM_OC1_SetConfig+0x110>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00b      	beq.n	8005cfe <TIM_OC1_SetConfig+0xc2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a19      	ldr	r2, [pc, #100]	; (8005d50 <TIM_OC1_SetConfig+0x114>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d007      	beq.n	8005cfe <TIM_OC1_SetConfig+0xc2>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a18      	ldr	r2, [pc, #96]	; (8005d54 <TIM_OC1_SetConfig+0x118>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d003      	beq.n	8005cfe <TIM_OC1_SetConfig+0xc2>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a17      	ldr	r2, [pc, #92]	; (8005d58 <TIM_OC1_SetConfig+0x11c>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d111      	bne.n	8005d22 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	695b      	ldr	r3, [r3, #20]
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	693a      	ldr	r2, [r7, #16]
 8005d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	621a      	str	r2, [r3, #32]
}
 8005d3c:	bf00      	nop
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40012c00 	.word	0x40012c00
 8005d4c:	40013400 	.word	0x40013400
 8005d50:	40014000 	.word	0x40014000
 8005d54:	40014400 	.word	0x40014400
 8005d58:	40014800 	.word	0x40014800

08005d5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b087      	sub	sp, #28
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	f023 0210 	bic.w	r2, r3, #16
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005d8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	021b      	lsls	r3, r3, #8
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	f023 0320 	bic.w	r3, r3, #32
 8005daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	011b      	lsls	r3, r3, #4
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a27      	ldr	r2, [pc, #156]	; (8005e58 <TIM_OC2_SetConfig+0xfc>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d003      	beq.n	8005dc8 <TIM_OC2_SetConfig+0x6c>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a26      	ldr	r2, [pc, #152]	; (8005e5c <TIM_OC2_SetConfig+0x100>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d10d      	bne.n	8005de4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	011b      	lsls	r3, r3, #4
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005de2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a1c      	ldr	r2, [pc, #112]	; (8005e58 <TIM_OC2_SetConfig+0xfc>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d00f      	beq.n	8005e0c <TIM_OC2_SetConfig+0xb0>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a1b      	ldr	r2, [pc, #108]	; (8005e5c <TIM_OC2_SetConfig+0x100>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d00b      	beq.n	8005e0c <TIM_OC2_SetConfig+0xb0>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a1a      	ldr	r2, [pc, #104]	; (8005e60 <TIM_OC2_SetConfig+0x104>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d007      	beq.n	8005e0c <TIM_OC2_SetConfig+0xb0>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a19      	ldr	r2, [pc, #100]	; (8005e64 <TIM_OC2_SetConfig+0x108>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d003      	beq.n	8005e0c <TIM_OC2_SetConfig+0xb0>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a18      	ldr	r2, [pc, #96]	; (8005e68 <TIM_OC2_SetConfig+0x10c>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d113      	bne.n	8005e34 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	621a      	str	r2, [r3, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr
 8005e58:	40012c00 	.word	0x40012c00
 8005e5c:	40013400 	.word	0x40013400
 8005e60:	40014000 	.word	0x40014000
 8005e64:	40014400 	.word	0x40014400
 8005e68:	40014800 	.word	0x40014800

08005e6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a1b      	ldr	r3, [r3, #32]
 8005e86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	69db      	ldr	r3, [r3, #28]
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f023 0303 	bic.w	r3, r3, #3
 8005ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	021b      	lsls	r3, r3, #8
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a27      	ldr	r2, [pc, #156]	; (8005f68 <TIM_OC3_SetConfig+0xfc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d003      	beq.n	8005ed6 <TIM_OC3_SetConfig+0x6a>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a26      	ldr	r2, [pc, #152]	; (8005f6c <TIM_OC3_SetConfig+0x100>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d10d      	bne.n	8005ef2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005edc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	021b      	lsls	r3, r3, #8
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a1c      	ldr	r2, [pc, #112]	; (8005f68 <TIM_OC3_SetConfig+0xfc>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d00f      	beq.n	8005f1a <TIM_OC3_SetConfig+0xae>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a1b      	ldr	r2, [pc, #108]	; (8005f6c <TIM_OC3_SetConfig+0x100>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00b      	beq.n	8005f1a <TIM_OC3_SetConfig+0xae>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a1a      	ldr	r2, [pc, #104]	; (8005f70 <TIM_OC3_SetConfig+0x104>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d007      	beq.n	8005f1a <TIM_OC3_SetConfig+0xae>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a19      	ldr	r2, [pc, #100]	; (8005f74 <TIM_OC3_SetConfig+0x108>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d003      	beq.n	8005f1a <TIM_OC3_SetConfig+0xae>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a18      	ldr	r2, [pc, #96]	; (8005f78 <TIM_OC3_SetConfig+0x10c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d113      	bne.n	8005f42 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	011b      	lsls	r3, r3, #4
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	693a      	ldr	r2, [r7, #16]
 8005f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	621a      	str	r2, [r3, #32]
}
 8005f5c:	bf00      	nop
 8005f5e:	371c      	adds	r7, #28
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bc80      	pop	{r7}
 8005f64:	4770      	bx	lr
 8005f66:	bf00      	nop
 8005f68:	40012c00 	.word	0x40012c00
 8005f6c:	40013400 	.word	0x40013400
 8005f70:	40014000 	.word	0x40014000
 8005f74:	40014400 	.word	0x40014400
 8005f78:	40014800 	.word	0x40014800

08005f7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a1b      	ldr	r3, [r3, #32]
 8005f8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a1b      	ldr	r3, [r3, #32]
 8005f96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	021b      	lsls	r3, r3, #8
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	031b      	lsls	r3, r3, #12
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a17      	ldr	r2, [pc, #92]	; (8006038 <TIM_OC4_SetConfig+0xbc>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00f      	beq.n	8006000 <TIM_OC4_SetConfig+0x84>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a16      	ldr	r2, [pc, #88]	; (800603c <TIM_OC4_SetConfig+0xc0>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00b      	beq.n	8006000 <TIM_OC4_SetConfig+0x84>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a15      	ldr	r2, [pc, #84]	; (8006040 <TIM_OC4_SetConfig+0xc4>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d007      	beq.n	8006000 <TIM_OC4_SetConfig+0x84>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a14      	ldr	r2, [pc, #80]	; (8006044 <TIM_OC4_SetConfig+0xc8>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_OC4_SetConfig+0x84>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a13      	ldr	r2, [pc, #76]	; (8006048 <TIM_OC4_SetConfig+0xcc>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d109      	bne.n	8006014 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006006:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	695b      	ldr	r3, [r3, #20]
 800600c:	019b      	lsls	r3, r3, #6
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	4313      	orrs	r3, r2
 8006012:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685a      	ldr	r2, [r3, #4]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	621a      	str	r2, [r3, #32]
}
 800602e:	bf00      	nop
 8006030:	371c      	adds	r7, #28
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr
 8006038:	40012c00 	.word	0x40012c00
 800603c:	40013400 	.word	0x40013400
 8006040:	40014000 	.word	0x40014000
 8006044:	40014400 	.word	0x40014400
 8006048:	40014800 	.word	0x40014800

0800604c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800604c:	b480      	push	{r7}
 800604e:	b087      	sub	sp, #28
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800607a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800607e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	4313      	orrs	r3, r2
 8006088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800608a:	693b      	ldr	r3, [r7, #16]
 800608c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006090:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	041b      	lsls	r3, r3, #16
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	4313      	orrs	r3, r2
 800609c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a17      	ldr	r2, [pc, #92]	; (8006100 <TIM_OC5_SetConfig+0xb4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00f      	beq.n	80060c6 <TIM_OC5_SetConfig+0x7a>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a16      	ldr	r2, [pc, #88]	; (8006104 <TIM_OC5_SetConfig+0xb8>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00b      	beq.n	80060c6 <TIM_OC5_SetConfig+0x7a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a15      	ldr	r2, [pc, #84]	; (8006108 <TIM_OC5_SetConfig+0xbc>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d007      	beq.n	80060c6 <TIM_OC5_SetConfig+0x7a>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a14      	ldr	r2, [pc, #80]	; (800610c <TIM_OC5_SetConfig+0xc0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d003      	beq.n	80060c6 <TIM_OC5_SetConfig+0x7a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a13      	ldr	r2, [pc, #76]	; (8006110 <TIM_OC5_SetConfig+0xc4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d109      	bne.n	80060da <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	021b      	lsls	r3, r3, #8
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	621a      	str	r2, [r3, #32]
}
 80060f4:	bf00      	nop
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	40012c00 	.word	0x40012c00
 8006104:	40013400 	.word	0x40013400
 8006108:	40014000 	.word	0x40014000
 800610c:	40014400 	.word	0x40014400
 8006110:	40014800 	.word	0x40014800

08006114 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006114:	b480      	push	{r7}
 8006116:	b087      	sub	sp, #28
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800613a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006146:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	021b      	lsls	r3, r3, #8
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	4313      	orrs	r3, r2
 8006152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800615a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	051b      	lsls	r3, r3, #20
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a17      	ldr	r2, [pc, #92]	; (80061c8 <TIM_OC6_SetConfig+0xb4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00f      	beq.n	8006190 <TIM_OC6_SetConfig+0x7c>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4a16      	ldr	r2, [pc, #88]	; (80061cc <TIM_OC6_SetConfig+0xb8>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00b      	beq.n	8006190 <TIM_OC6_SetConfig+0x7c>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	4a15      	ldr	r2, [pc, #84]	; (80061d0 <TIM_OC6_SetConfig+0xbc>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d007      	beq.n	8006190 <TIM_OC6_SetConfig+0x7c>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a14      	ldr	r2, [pc, #80]	; (80061d4 <TIM_OC6_SetConfig+0xc0>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d003      	beq.n	8006190 <TIM_OC6_SetConfig+0x7c>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a13      	ldr	r2, [pc, #76]	; (80061d8 <TIM_OC6_SetConfig+0xc4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d109      	bne.n	80061a4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006196:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	029b      	lsls	r3, r3, #10
 800619e:	697a      	ldr	r2, [r7, #20]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	685a      	ldr	r2, [r3, #4]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	621a      	str	r2, [r3, #32]
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr
 80061c8:	40012c00 	.word	0x40012c00
 80061cc:	40013400 	.word	0x40013400
 80061d0:	40014000 	.word	0x40014000
 80061d4:	40014400 	.word	0x40014400
 80061d8:	40014800 	.word	0x40014800

080061dc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b086      	sub	sp, #24
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006206:	f023 0307 	bic.w	r3, r3, #7
 800620a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	4313      	orrs	r3, r2
 8006214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	2b30      	cmp	r3, #48	; 0x30
 8006224:	d05c      	beq.n	80062e0 <TIM_SlaveTimer_SetConfig+0x104>
 8006226:	2b30      	cmp	r3, #48	; 0x30
 8006228:	d806      	bhi.n	8006238 <TIM_SlaveTimer_SetConfig+0x5c>
 800622a:	2b10      	cmp	r3, #16
 800622c:	d058      	beq.n	80062e0 <TIM_SlaveTimer_SetConfig+0x104>
 800622e:	2b20      	cmp	r3, #32
 8006230:	d056      	beq.n	80062e0 <TIM_SlaveTimer_SetConfig+0x104>
 8006232:	2b00      	cmp	r3, #0
 8006234:	d054      	beq.n	80062e0 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8006236:	e054      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8006238:	2b50      	cmp	r3, #80	; 0x50
 800623a:	d03d      	beq.n	80062b8 <TIM_SlaveTimer_SetConfig+0xdc>
 800623c:	2b50      	cmp	r3, #80	; 0x50
 800623e:	d802      	bhi.n	8006246 <TIM_SlaveTimer_SetConfig+0x6a>
 8006240:	2b40      	cmp	r3, #64	; 0x40
 8006242:	d010      	beq.n	8006266 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 8006244:	e04d      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8006246:	2b60      	cmp	r3, #96	; 0x60
 8006248:	d040      	beq.n	80062cc <TIM_SlaveTimer_SetConfig+0xf0>
 800624a:	2b70      	cmp	r3, #112	; 0x70
 800624c:	d000      	beq.n	8006250 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 800624e:	e048      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6818      	ldr	r0, [r3, #0]
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	68d9      	ldr	r1, [r3, #12]
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	689a      	ldr	r2, [r3, #8]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	f000 f9da 	bl	8006618 <TIM_ETR_SetConfig>
      break;
 8006264:	e03d      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b05      	cmp	r3, #5
 800626c:	d101      	bne.n	8006272 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e038      	b.n	80062e4 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6a1b      	ldr	r3, [r3, #32]
 8006278:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	6a12      	ldr	r2, [r2, #32]
 8006284:	f022 0201 	bic.w	r2, r2, #1
 8006288:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006298:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	621a      	str	r2, [r3, #32]
      break;
 80062b6:	e014      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6818      	ldr	r0, [r3, #0]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	6899      	ldr	r1, [r3, #8]
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	461a      	mov	r2, r3
 80062c6:	f000 f87d 	bl	80063c4 <TIM_TI1_ConfigInputStage>
      break;
 80062ca:	e00a      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6818      	ldr	r0, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	6899      	ldr	r1, [r3, #8]
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	461a      	mov	r2, r3
 80062da:	f000 f8dd 	bl	8006498 <TIM_TI2_ConfigInputStage>
      break;
 80062de:	e000      	b.n	80062e2 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 80062e0:	bf00      	nop
  }
  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3718      	adds	r7, #24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b087      	sub	sp, #28
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	607a      	str	r2, [r7, #4]
 80062f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f023 0201 	bic.w	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	699b      	ldr	r3, [r3, #24]
 800630a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6a1b      	ldr	r3, [r3, #32]
 8006310:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	4a25      	ldr	r2, [pc, #148]	; (80063ac <TIM_TI1_SetConfig+0xc0>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d017      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006320:	d013      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	4a22      	ldr	r2, [pc, #136]	; (80063b0 <TIM_TI1_SetConfig+0xc4>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d00f      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	4a21      	ldr	r2, [pc, #132]	; (80063b4 <TIM_TI1_SetConfig+0xc8>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00b      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4a20      	ldr	r2, [pc, #128]	; (80063b8 <TIM_TI1_SetConfig+0xcc>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d007      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	4a1f      	ldr	r2, [pc, #124]	; (80063bc <TIM_TI1_SetConfig+0xd0>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d003      	beq.n	800634a <TIM_TI1_SetConfig+0x5e>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	4a1e      	ldr	r2, [pc, #120]	; (80063c0 <TIM_TI1_SetConfig+0xd4>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d101      	bne.n	800634e <TIM_TI1_SetConfig+0x62>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <TIM_TI1_SetConfig+0x64>
 800634e:	2300      	movs	r3, #0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d008      	beq.n	8006366 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f023 0303 	bic.w	r3, r3, #3
 800635a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	4313      	orrs	r3, r2
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	e003      	b.n	800636e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f043 0301 	orr.w	r3, r3, #1
 800636c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	011b      	lsls	r3, r3, #4
 800637a:	b2db      	uxtb	r3, r3
 800637c:	697a      	ldr	r2, [r7, #20]
 800637e:	4313      	orrs	r3, r2
 8006380:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	f023 030a 	bic.w	r3, r3, #10
 8006388:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	f003 030a 	and.w	r3, r3, #10
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	4313      	orrs	r3, r2
 8006394:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	693a      	ldr	r2, [r7, #16]
 80063a0:	621a      	str	r2, [r3, #32]
}
 80063a2:	bf00      	nop
 80063a4:	371c      	adds	r7, #28
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bc80      	pop	{r7}
 80063aa:	4770      	bx	lr
 80063ac:	40012c00 	.word	0x40012c00
 80063b0:	40000400 	.word	0x40000400
 80063b4:	40000800 	.word	0x40000800
 80063b8:	40000c00 	.word	0x40000c00
 80063bc:	40013400 	.word	0x40013400
 80063c0:	40014000 	.word	0x40014000

080063c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6a1b      	ldr	r3, [r3, #32]
 80063d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	f023 0201 	bic.w	r2, r3, #1
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	011b      	lsls	r3, r3, #4
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f023 030a 	bic.w	r3, r3, #10
 8006400:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	4313      	orrs	r3, r2
 8006408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	621a      	str	r2, [r3, #32]
}
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr

08006420 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006420:	b480      	push	{r7}
 8006422:	b087      	sub	sp, #28
 8006424:	af00      	add	r7, sp, #0
 8006426:	60f8      	str	r0, [r7, #12]
 8006428:	60b9      	str	r1, [r7, #8]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	f023 0210 	bic.w	r2, r3, #16
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800644c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	021b      	lsls	r3, r3, #8
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	4313      	orrs	r3, r2
 8006456:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800645e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	031b      	lsls	r3, r3, #12
 8006464:	b29b      	uxth	r3, r3
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	4313      	orrs	r3, r2
 800646a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006472:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	011b      	lsls	r3, r3, #4
 8006478:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4313      	orrs	r3, r2
 8006480:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	697a      	ldr	r2, [r7, #20]
 8006486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	693a      	ldr	r2, [r7, #16]
 800648c:	621a      	str	r2, [r3, #32]
}
 800648e:	bf00      	nop
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	bc80      	pop	{r7}
 8006496:	4770      	bx	lr

08006498 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	f023 0210 	bic.w	r2, r3, #16
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	031b      	lsls	r3, r3, #12
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80064d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	011b      	lsls	r3, r3, #4
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	4313      	orrs	r3, r2
 80064de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	621a      	str	r2, [r3, #32]
}
 80064ec:	bf00      	nop
 80064ee:	371c      	adds	r7, #28
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bc80      	pop	{r7}
 80064f4:	4770      	bx	lr

080064f6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b087      	sub	sp, #28
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	60f8      	str	r0, [r7, #12]
 80064fe:	60b9      	str	r1, [r7, #8]
 8006500:	607a      	str	r2, [r7, #4]
 8006502:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6a1b      	ldr	r3, [r3, #32]
 8006508:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f023 0303 	bic.w	r3, r3, #3
 8006522:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006524:	697a      	ldr	r2, [r7, #20]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4313      	orrs	r3, r2
 800652a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006532:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	b2db      	uxtb	r3, r3
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	4313      	orrs	r3, r2
 800653e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006546:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	021b      	lsls	r3, r3, #8
 800654c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4313      	orrs	r3, r2
 8006554:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	697a      	ldr	r2, [r7, #20]
 800655a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	621a      	str	r2, [r3, #32]
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr

0800656c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
 8006578:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	69db      	ldr	r3, [r3, #28]
 800658a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006598:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	021b      	lsls	r3, r3, #8
 800659e:	697a      	ldr	r2, [r7, #20]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80065aa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	031b      	lsls	r3, r3, #12
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80065be:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	031b      	lsls	r3, r3, #12
 80065c4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	621a      	str	r2, [r3, #32]
}
 80065da:	bf00      	nop
 80065dc:	371c      	adds	r7, #28
 80065de:	46bd      	mov	sp, r7
 80065e0:	bc80      	pop	{r7}
 80065e2:	4770      	bx	lr

080065e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	4313      	orrs	r3, r2
 8006602:	f043 0307 	orr.w	r3, r3, #7
 8006606:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	609a      	str	r2, [r3, #8]
}
 800660e:	bf00      	nop
 8006610:	3714      	adds	r7, #20
 8006612:	46bd      	mov	sp, r7
 8006614:	bc80      	pop	{r7}
 8006616:	4770      	bx	lr

08006618 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
 8006624:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006632:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	021a      	lsls	r2, r3, #8
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	431a      	orrs	r2, r3
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4313      	orrs	r3, r2
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	4313      	orrs	r3, r2
 8006644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	609a      	str	r2, [r3, #8]
}
 800664c:	bf00      	nop
 800664e:	371c      	adds	r7, #28
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr

08006656 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006656:	b480      	push	{r7}
 8006658:	b087      	sub	sp, #28
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	f003 031f 	and.w	r3, r3, #31
 8006668:	2201      	movs	r2, #1
 800666a:	fa02 f303 	lsl.w	r3, r2, r3
 800666e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6a1a      	ldr	r2, [r3, #32]
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	43db      	mvns	r3, r3
 8006678:	401a      	ands	r2, r3
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6a1a      	ldr	r2, [r3, #32]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	f003 031f 	and.w	r3, r3, #31
 8006688:	6879      	ldr	r1, [r7, #4]
 800668a:	fa01 f303 	lsl.w	r3, r1, r3
 800668e:	431a      	orrs	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr
	...

080066a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80066b4:	2302      	movs	r3, #2
 80066b6:	e068      	b.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a2d      	ldr	r2, [pc, #180]	; (8006794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d004      	beq.n	80066ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a2c      	ldr	r2, [pc, #176]	; (8006798 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d108      	bne.n	80066fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80066f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006704:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	4a1d      	ldr	r2, [pc, #116]	; (8006794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d01d      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800672a:	d018      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a1a      	ldr	r2, [pc, #104]	; (800679c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d013      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a19      	ldr	r2, [pc, #100]	; (80067a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d00e      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a17      	ldr	r2, [pc, #92]	; (80067a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d009      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a12      	ldr	r2, [pc, #72]	; (8006798 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d004      	beq.n	800675e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a13      	ldr	r2, [pc, #76]	; (80067a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d10c      	bne.n	8006778 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	4313      	orrs	r3, r2
 800676e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40013400 	.word	0x40013400
 800679c:	40000400 	.word	0x40000400
 80067a0:	40000800 	.word	0x40000800
 80067a4:	40000c00 	.word	0x40000c00
 80067a8:	40014000 	.word	0x40014000

080067ac <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b085      	sub	sp, #20
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpor1 = 0U;
 80067b6:	2300      	movs	r3, #0
 80067b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpor2 = 0U;
 80067ba:	2300      	movs	r3, #0
 80067bc:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(htim);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d101      	bne.n	80067cc <HAL_TIMEx_RemapConfig+0x20>
 80067c8:	2302      	movs	r3, #2
 80067ca:	e038      	b.n	800683e <HAL_TIMEx_RemapConfig+0x92>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Check parameters */
  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
  assert_param(IS_TIM_REMAP(Remap));

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a1b      	ldr	r2, [pc, #108]	; (8006848 <HAL_TIMEx_RemapConfig+0x9c>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d00e      	beq.n	80067fc <HAL_TIMEx_RemapConfig+0x50>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067e6:	d009      	beq.n	80067fc <HAL_TIMEx_RemapConfig+0x50>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a17      	ldr	r2, [pc, #92]	; (800684c <HAL_TIMEx_RemapConfig+0xa0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d004      	beq.n	80067fc <HAL_TIMEx_RemapConfig+0x50>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a16      	ldr	r2, [pc, #88]	; (8006850 <HAL_TIMEx_RemapConfig+0xa4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d111      	bne.n	8006820 <HAL_TIMEx_RemapConfig+0x74>
  {
    tmpor2 = htim->Instance->OR2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006802:	60bb      	str	r3, [r7, #8]
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 800680a:	60bb      	str	r3, [r7, #8]
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	4313      	orrs	r3, r2
 8006816:	60bb      	str	r3, [r7, #8]

    /* Set TIMx_OR2 */
    htim->Instance->OR2 = tmpor2;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  tmpor1 = Remap;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	60fb      	str	r3, [r7, #12]
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 800682a:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_OR1 */
  htim->Instance->OR1 = tmpor1;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	bc80      	pop	{r7}
 8006846:	4770      	bx	lr
 8006848:	40012c00 	.word	0x40012c00
 800684c:	40000400 	.word	0x40000400
 8006850:	40013400 	.word	0x40013400

08006854 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr

08006866 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006866:	b480      	push	{r7}
 8006868:	b083      	sub	sp, #12
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800686e:	bf00      	nop
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	bc80      	pop	{r7}
 8006876:	4770      	bx	lr

08006878 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	bc80      	pop	{r7}
 8006888:	4770      	bx	lr

0800688a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b082      	sub	sp, #8
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d101      	bne.n	800689c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	e040      	b.n	800691e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d106      	bne.n	80068b2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f006 fad7 	bl	800ce60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2224      	movs	r2, #36	; 0x24
 80068b6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6812      	ldr	r2, [r2, #0]
 80068c0:	6812      	ldr	r2, [r2, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 fd97 	bl	80073fc <UART_SetConfig>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d101      	bne.n	80068d8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e022      	b.n	800691e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f001 f8ef 	bl	8007ac4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	687a      	ldr	r2, [r7, #4]
 80068ec:	6812      	ldr	r2, [r2, #0]
 80068ee:	6852      	ldr	r2, [r2, #4]
 80068f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	6812      	ldr	r2, [r2, #0]
 80068fe:	6892      	ldr	r2, [r2, #8]
 8006900:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006904:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	6812      	ldr	r2, [r2, #0]
 800690e:	6812      	ldr	r2, [r2, #0]
 8006910:	f042 0201 	orr.w	r2, r2, #1
 8006914:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f001 f975 	bl	8007c06 <UART_CheckIdleState>
 800691c:	4603      	mov	r3, r0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3708      	adds	r7, #8
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b082      	sub	sp, #8
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e027      	b.n	8006988 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2224      	movs	r2, #36	; 0x24
 800693c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6812      	ldr	r2, [r2, #0]
 8006946:	6812      	ldr	r2, [r2, #0]
 8006948:	f022 0201 	bic.w	r2, r2, #1
 800694c:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	2200      	movs	r2, #0
 8006954:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2200      	movs	r2, #0
 800695c:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2200      	movs	r2, #0
 8006964:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f006 fbe2 	bl	800d130 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006986:	2300      	movs	r3, #0
}
 8006988:	4618      	mov	r0, r3
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}

08006990 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	; 0x28
 8006994:	af02      	add	r7, sp, #8
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	603b      	str	r3, [r7, #0]
 800699c:	4613      	mov	r3, r2
 800699e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	f040 8081 	bne.w	8006aac <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d002      	beq.n	80069b6 <HAL_UART_Transmit+0x26>
 80069b0:	88fb      	ldrh	r3, [r7, #6]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d101      	bne.n	80069ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e079      	b.n	8006aae <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d101      	bne.n	80069c8 <HAL_UART_Transmit+0x38>
 80069c4:	2302      	movs	r3, #2
 80069c6:	e072      	b.n	8006aae <HAL_UART_Transmit+0x11e>
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2200      	movs	r2, #0
 80069d4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2221      	movs	r2, #33	; 0x21
 80069da:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80069dc:	f7fa fba4 	bl	8001128 <HAL_GetTick>
 80069e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	88fa      	ldrh	r2, [r7, #6]
 80069e6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	88fa      	ldrh	r2, [r7, #6]
 80069ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069fa:	d108      	bne.n	8006a0e <HAL_UART_Transmit+0x7e>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d104      	bne.n	8006a0e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8006a04:	2300      	movs	r3, #0
 8006a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	61bb      	str	r3, [r7, #24]
 8006a0c:	e003      	b.n	8006a16 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a12:	2300      	movs	r3, #0
 8006a14:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006a1e:	e02d      	b.n	8006a7c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2200      	movs	r2, #0
 8006a28:	2180      	movs	r1, #128	; 0x80
 8006a2a:	68f8      	ldr	r0, [r7, #12]
 8006a2c:	f001 f930 	bl	8007c90 <UART_WaitOnFlagUntilTimeout>
 8006a30:	4603      	mov	r3, r0
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d001      	beq.n	8006a3a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e039      	b.n	8006aae <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d10b      	bne.n	8006a58 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	8812      	ldrh	r2, [r2, #0]
 8006a48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a4c:	b292      	uxth	r2, r2
 8006a4e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	3302      	adds	r3, #2
 8006a54:	61bb      	str	r3, [r7, #24]
 8006a56:	e008      	b.n	8006a6a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	69fa      	ldr	r2, [r7, #28]
 8006a5e:	7812      	ldrb	r2, [r2, #0]
 8006a60:	b292      	uxth	r2, r2
 8006a62:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	3301      	adds	r3, #1
 8006a68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	3b01      	subs	r3, #1
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1cb      	bne.n	8006a20 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	2140      	movs	r1, #64	; 0x40
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f001 f8fc 	bl	8007c90 <UART_WaitOnFlagUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006a9e:	2303      	movs	r3, #3
 8006aa0:	e005      	b.n	8006aae <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2220      	movs	r2, #32
 8006aa6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	e000      	b.n	8006aae <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006aac:	2302      	movs	r3, #2
  }
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3720      	adds	r7, #32
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}

08006ab6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b08a      	sub	sp, #40	; 0x28
 8006aba:	af02      	add	r7, sp, #8
 8006abc:	60f8      	str	r0, [r7, #12]
 8006abe:	60b9      	str	r1, [r7, #8]
 8006ac0:	603b      	str	r3, [r7, #0]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006aca:	2b20      	cmp	r3, #32
 8006acc:	f040 80bb 	bne.w	8006c46 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d002      	beq.n	8006adc <HAL_UART_Receive+0x26>
 8006ad6:	88fb      	ldrh	r3, [r7, #6]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d101      	bne.n	8006ae0 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e0b3      	b.n	8006c48 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d101      	bne.n	8006aee <HAL_UART_Receive+0x38>
 8006aea:	2302      	movs	r3, #2
 8006aec:	e0ac      	b.n	8006c48 <HAL_UART_Receive+0x192>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2201      	movs	r2, #1
 8006af2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	2222      	movs	r2, #34	; 0x22
 8006b00:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006b02:	f7fa fb11 	bl	8001128 <HAL_GetTick>
 8006b06:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	88fa      	ldrh	r2, [r7, #6]
 8006b0c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	88fa      	ldrh	r2, [r7, #6]
 8006b14:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b20:	d10e      	bne.n	8006b40 <HAL_UART_Receive+0x8a>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d105      	bne.n	8006b36 <HAL_UART_Receive+0x80>
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006b30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b34:	e02d      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	22ff      	movs	r2, #255	; 0xff
 8006b3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b3e:	e028      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d10d      	bne.n	8006b64 <HAL_UART_Receive+0xae>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d104      	bne.n	8006b5a <HAL_UART_Receive+0xa4>
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	22ff      	movs	r2, #255	; 0xff
 8006b54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b58:	e01b      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	227f      	movs	r2, #127	; 0x7f
 8006b5e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b62:	e016      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b6c:	d10d      	bne.n	8006b8a <HAL_UART_Receive+0xd4>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d104      	bne.n	8006b80 <HAL_UART_Receive+0xca>
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	227f      	movs	r2, #127	; 0x7f
 8006b7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b7e:	e008      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	223f      	movs	r2, #63	; 0x3f
 8006b84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b88:	e003      	b.n	8006b92 <HAL_UART_Receive+0xdc>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006b98:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ba2:	d108      	bne.n	8006bb6 <HAL_UART_Receive+0x100>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d104      	bne.n	8006bb6 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	e003      	b.n	8006bbe <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006bc6:	e033      	b.n	8006c30 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	9300      	str	r3, [sp, #0]
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	2120      	movs	r1, #32
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f001 f85c 	bl	8007c90 <UART_WaitOnFlagUntilTimeout>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e032      	b.n	8006c48 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10c      	bne.n	8006c02 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	8a7b      	ldrh	r3, [r7, #18]
 8006bf2:	4013      	ands	r3, r2
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	3302      	adds	r3, #2
 8006bfe:	61bb      	str	r3, [r7, #24]
 8006c00:	e00d      	b.n	8006c1e <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	8a7b      	ldrh	r3, [r7, #18]
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	4013      	ands	r3, r2
 8006c12:	b2da      	uxtb	r2, r3
 8006c14:	69fb      	ldr	r3, [r7, #28]
 8006c16:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	3b01      	subs	r3, #1
 8006c28:	b29a      	uxth	r2, r3
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d1c5      	bne.n	8006bc8 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	e000      	b.n	8006c48 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8006c46:	2302      	movs	r3, #2
  }
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3720      	adds	r7, #32
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}

08006c50 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	60f8      	str	r0, [r7, #12]
 8006c58:	60b9      	str	r1, [r7, #8]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c62:	2b20      	cmp	r3, #32
 8006c64:	d164      	bne.n	8006d30 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d002      	beq.n	8006c72 <HAL_UART_Transmit_DMA+0x22>
 8006c6c:	88fb      	ldrh	r3, [r7, #6]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e05d      	b.n	8006d32 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d101      	bne.n	8006c84 <HAL_UART_Transmit_DMA+0x34>
 8006c80:	2302      	movs	r3, #2
 8006c82:	e056      	b.n	8006d32 <HAL_UART_Transmit_DMA+0xe2>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	88fa      	ldrh	r2, [r7, #6]
 8006c96:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	88fa      	ldrh	r2, [r7, #6]
 8006c9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2221      	movs	r2, #33	; 0x21
 8006cac:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d02a      	beq.n	8006d0c <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cba:	4a20      	ldr	r2, [pc, #128]	; (8006d3c <HAL_UART_Transmit_DMA+0xec>)
 8006cbc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cc2:	4a1f      	ldr	r2, [pc, #124]	; (8006d40 <HAL_UART_Transmit_DMA+0xf0>)
 8006cc4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cca:	4a1e      	ldr	r2, [pc, #120]	; (8006d44 <HAL_UART_Transmit_DMA+0xf4>)
 8006ccc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cde:	4619      	mov	r1, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3328      	adds	r3, #40	; 0x28
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	88fb      	ldrh	r3, [r7, #6]
 8006cea:	f7fa fd64 	bl	80017b6 <HAL_DMA_Start_IT>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d00b      	beq.n	8006d0c <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2210      	movs	r2, #16
 8006cf8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2220      	movs	r2, #32
 8006d06:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	e012      	b.n	8006d32 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2240      	movs	r2, #64	; 0x40
 8006d12:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	6812      	ldr	r2, [r2, #0]
 8006d24:	6892      	ldr	r2, [r2, #8]
 8006d26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d2a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	e000      	b.n	8006d32 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006d30:	2302      	movs	r3, #2
  }
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3710      	adds	r7, #16
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	08007ded 	.word	0x08007ded
 8006d40:	08007e41 	.word	0x08007e41
 8006d44:	08007ee1 	.word	0x08007ee1

08006d48 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	4613      	mov	r3, r2
 8006d54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d5a:	2b20      	cmp	r3, #32
 8006d5c:	d16c      	bne.n	8006e38 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d002      	beq.n	8006d6a <HAL_UART_Receive_DMA+0x22>
 8006d64:	88fb      	ldrh	r3, [r7, #6]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d101      	bne.n	8006d6e <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e065      	b.n	8006e3a <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d101      	bne.n	8006d7c <HAL_UART_Receive_DMA+0x34>
 8006d78:	2302      	movs	r3, #2
 8006d7a:	e05e      	b.n	8006e3a <HAL_UART_Receive_DMA+0xf2>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	68ba      	ldr	r2, [r7, #8]
 8006d88:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	88fa      	ldrh	r2, [r7, #6]
 8006d8e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2222      	movs	r2, #34	; 0x22
 8006d9c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d02a      	beq.n	8006dfc <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006daa:	4a26      	ldr	r2, [pc, #152]	; (8006e44 <HAL_UART_Receive_DMA+0xfc>)
 8006dac:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006db2:	4a25      	ldr	r2, [pc, #148]	; (8006e48 <HAL_UART_Receive_DMA+0x100>)
 8006db4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dba:	4a24      	ldr	r2, [pc, #144]	; (8006e4c <HAL_UART_Receive_DMA+0x104>)
 8006dbc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	3324      	adds	r3, #36	; 0x24
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	88fb      	ldrh	r3, [r7, #6]
 8006dda:	f7fa fcec 	bl	80017b6 <HAL_DMA_Start_IT>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00b      	beq.n	8006dfc <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2210      	movs	r2, #16
 8006de8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2220      	movs	r2, #32
 8006df6:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e01e      	b.n	8006e3a <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	6812      	ldr	r2, [r2, #0]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e12:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	6812      	ldr	r2, [r2, #0]
 8006e1c:	6892      	ldr	r2, [r2, #8]
 8006e1e:	f042 0201 	orr.w	r2, r2, #1
 8006e22:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	6812      	ldr	r2, [r2, #0]
 8006e2c:	6892      	ldr	r2, [r2, #8]
 8006e2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e32:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006e34:	2300      	movs	r3, #0
 8006e36:	e000      	b.n	8006e3a <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8006e38:	2302      	movs	r3, #2
  }
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	08007e5d 	.word	0x08007e5d
 8006e48:	08007ec5 	.word	0x08007ec5
 8006e4c:	08007ee1 	.word	0x08007ee1

08006e50 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e5c:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e62:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d101      	bne.n	8006e72 <HAL_UART_DMAPause+0x22>
 8006e6e:	2302      	movs	r3, #2
 8006e70:	e03c      	b.n	8006eec <HAL_UART_DMAPause+0x9c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2201      	movs	r2, #1
 8006e76:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e84:	2b80      	cmp	r3, #128	; 0x80
 8006e86:	d10a      	bne.n	8006e9e <HAL_UART_DMAPause+0x4e>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2b21      	cmp	r3, #33	; 0x21
 8006e8c:	d107      	bne.n	8006e9e <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	6812      	ldr	r2, [r2, #0]
 8006e96:	6892      	ldr	r2, [r2, #8]
 8006e98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e9c:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea8:	2b40      	cmp	r3, #64	; 0x40
 8006eaa:	d11a      	bne.n	8006ee2 <HAL_UART_DMAPause+0x92>
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	2b22      	cmp	r3, #34	; 0x22
 8006eb0:	d117      	bne.n	8006ee2 <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	6812      	ldr	r2, [r2, #0]
 8006eba:	6812      	ldr	r2, [r2, #0]
 8006ebc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ec0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	6812      	ldr	r2, [r2, #0]
 8006eca:	6892      	ldr	r2, [r2, #8]
 8006ecc:	f022 0201 	bic.w	r2, r2, #1
 8006ed0:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	6812      	ldr	r2, [r2, #0]
 8006eda:	6892      	ldr	r2, [r2, #8]
 8006edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ee0:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3714      	adds	r7, #20
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bc80      	pop	{r7}
 8006ef4:	4770      	bx	lr

08006ef6 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b083      	sub	sp, #12
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d101      	bne.n	8006f0c <HAL_UART_DMAResume+0x16>
 8006f08:	2302      	movs	r3, #2
 8006f0a:	e034      	b.n	8006f76 <HAL_UART_DMAResume+0x80>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f18:	2b21      	cmp	r3, #33	; 0x21
 8006f1a:	d107      	bne.n	8006f2c <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6812      	ldr	r2, [r2, #0]
 8006f24:	6892      	ldr	r2, [r2, #8]
 8006f26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f2a:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f30:	2b22      	cmp	r3, #34	; 0x22
 8006f32:	d11b      	bne.n	8006f6c <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	2208      	movs	r2, #8
 8006f3a:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	687a      	ldr	r2, [r7, #4]
 8006f42:	6812      	ldr	r2, [r2, #0]
 8006f44:	6812      	ldr	r2, [r2, #0]
 8006f46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f4a:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6812      	ldr	r2, [r2, #0]
 8006f54:	6892      	ldr	r2, [r2, #8]
 8006f56:	f042 0201 	orr.w	r2, r2, #1
 8006f5a:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	6812      	ldr	r2, [r2, #0]
 8006f64:	6892      	ldr	r2, [r2, #8]
 8006f66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f6a:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	370c      	adds	r7, #12
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bc80      	pop	{r7}
 8006f7e:	4770      	bx	lr

08006f80 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f8c:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f92:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f9e:	2b80      	cmp	r3, #128	; 0x80
 8006fa0:	d126      	bne.n	8006ff0 <HAL_UART_DMAStop+0x70>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2b21      	cmp	r3, #33	; 0x21
 8006fa6:	d123      	bne.n	8006ff0 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	6892      	ldr	r2, [r2, #8]
 8006fb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fb6:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d014      	beq.n	8006fea <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f7fa fc56 	bl	8001876 <HAL_DMA_Abort>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00c      	beq.n	8006fea <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7fa fd7b 	bl	8001ad0 <HAL_DMA_GetError>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b20      	cmp	r3, #32
 8006fde:	d104      	bne.n	8006fea <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2210      	movs	r2, #16
 8006fe4:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e031      	b.n	800704e <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fecb 	bl	8007d86 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffa:	2b40      	cmp	r3, #64	; 0x40
 8006ffc:	d126      	bne.n	800704c <HAL_UART_DMAStop+0xcc>
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	2b22      	cmp	r3, #34	; 0x22
 8007002:	d123      	bne.n	800704c <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	6892      	ldr	r2, [r2, #8]
 800700e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007012:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007018:	2b00      	cmp	r3, #0
 800701a:	d014      	beq.n	8007046 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007020:	4618      	mov	r0, r3
 8007022:	f7fa fc28 	bl	8001876 <HAL_DMA_Abort>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00c      	beq.n	8007046 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007030:	4618      	mov	r0, r3
 8007032:	f7fa fd4d 	bl	8001ad0 <HAL_DMA_GetError>
 8007036:	4603      	mov	r3, r0
 8007038:	2b20      	cmp	r3, #32
 800703a:	d104      	bne.n	8007046 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2210      	movs	r2, #16
 8007040:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e003      	b.n	800704e <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 feb1 	bl	8007dae <UART_EndRxTransfer>
  }

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
	...

08007058 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	6812      	ldr	r2, [r2, #0]
 8007068:	6812      	ldr	r2, [r2, #0]
 800706a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800706e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800707a:	2b80      	cmp	r3, #128	; 0x80
 800707c:	d12d      	bne.n	80070da <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	6812      	ldr	r2, [r2, #0]
 8007086:	6892      	ldr	r2, [r2, #8]
 8007088:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800708c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007092:	2b00      	cmp	r3, #0
 8007094:	d013      	beq.n	80070be <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800709a:	4a19      	ldr	r2, [pc, #100]	; (8007100 <HAL_UART_AbortTransmit_IT+0xa8>)
 800709c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fa fc24 	bl	80018f0 <HAL_DMA_Abort_IT>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d022      	beq.n	80070f4 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80070b8:	4610      	mov	r0, r2
 80070ba:	4798      	blx	r3
 80070bc:	e01a      	b.n	80070f4 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2220      	movs	r2, #32
 80070d0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 f989 	bl	80073ea <HAL_UART_AbortTransmitCpltCallback>
 80070d8:	e00c      	b.n	80070f4 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2200      	movs	r2, #0
 80070e6:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2220      	movs	r2, #32
 80070ec:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f97b 	bl	80073ea <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	08007f85 	.word	0x08007f85

08007104 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b088      	sub	sp, #32
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	69db      	ldr	r3, [r3, #28]
 8007112:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007124:	69fa      	ldr	r2, [r7, #28]
 8007126:	f640 030f 	movw	r3, #2063	; 0x80f
 800712a:	4013      	ands	r3, r2
 800712c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d113      	bne.n	800715c <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	f003 0320 	and.w	r3, r3, #32
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00e      	beq.n	800715c <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	f003 0320 	and.w	r3, r3, #32
 8007144:	2b00      	cmp	r3, #0
 8007146:	d009      	beq.n	800715c <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8114 	beq.w	800737a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	4798      	blx	r3
      }
      return;
 800715a:	e10e      	b.n	800737a <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f000 80d6 	beq.w	8007310 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d105      	bne.n	800717a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 80cb 	beq.w	8007310 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	f003 0301 	and.w	r3, r3, #1
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00e      	beq.n	80071a2 <HAL_UART_IRQHandler+0x9e>
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800718a:	2b00      	cmp	r3, #0
 800718c:	d009      	beq.n	80071a2 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2201      	movs	r2, #1
 8007194:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800719a:	f043 0201 	orr.w	r2, r3, #1
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00e      	beq.n	80071ca <HAL_UART_IRQHandler+0xc6>
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d009      	beq.n	80071ca <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2202      	movs	r2, #2
 80071bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071c2:	f043 0204 	orr.w	r2, r3, #4
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	f003 0304 	and.w	r3, r3, #4
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00e      	beq.n	80071f2 <HAL_UART_IRQHandler+0xee>
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d009      	beq.n	80071f2 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2204      	movs	r2, #4
 80071e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071ea:	f043 0202 	orr.w	r2, r3, #2
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	f003 0308 	and.w	r3, r3, #8
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d013      	beq.n	8007224 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80071fc:	69bb      	ldr	r3, [r7, #24]
 80071fe:	f003 0320 	and.w	r3, r3, #32
 8007202:	2b00      	cmp	r3, #0
 8007204:	d104      	bne.n	8007210 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800720c:	2b00      	cmp	r3, #0
 800720e:	d009      	beq.n	8007224 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2208      	movs	r2, #8
 8007216:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800721c:	f043 0208 	orr.w	r2, r3, #8
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007224:	69fb      	ldr	r3, [r7, #28]
 8007226:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00f      	beq.n	800724e <HAL_UART_IRQHandler+0x14a>
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00a      	beq.n	800724e <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007240:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007246:	f043 0220 	orr.w	r2, r3, #32
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 8093 	beq.w	800737e <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	f003 0320 	and.w	r3, r3, #32
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00c      	beq.n	800727c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	f003 0320 	and.w	r3, r3, #32
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007270:	2b00      	cmp	r3, #0
 8007272:	d003      	beq.n	800727c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007280:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800728c:	2b40      	cmp	r3, #64	; 0x40
 800728e:	d004      	beq.n	800729a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007296:	2b00      	cmp	r3, #0
 8007298:	d031      	beq.n	80072fe <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fd87 	bl	8007dae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072aa:	2b40      	cmp	r3, #64	; 0x40
 80072ac:	d123      	bne.n	80072f6 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	6812      	ldr	r2, [r2, #0]
 80072b6:	6892      	ldr	r2, [r2, #8]
 80072b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072bc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d013      	beq.n	80072ee <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072ca:	4a30      	ldr	r2, [pc, #192]	; (800738c <HAL_UART_IRQHandler+0x288>)
 80072cc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fa fb0c 	bl	80018f0 <HAL_DMA_Abort_IT>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d016      	beq.n	800730c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80072e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80072e8:	4610      	mov	r0, r2
 80072ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ec:	e00e      	b.n	800730c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f872 	bl	80073d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f4:	e00a      	b.n	800730c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f86e 	bl	80073d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072fc:	e006      	b.n	800730c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f86a 	bl	80073d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800730a:	e038      	b.n	800737e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800730c:	bf00      	nop
    return;
 800730e:	e036      	b.n	800737e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00d      	beq.n	8007336 <HAL_UART_IRQHandler+0x232>
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d008      	beq.n	8007336 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800732c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fe56 	bl	8007fe0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007334:	e026      	b.n	8007384 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800733c:	2b00      	cmp	r3, #0
 800733e:	d00d      	beq.n	800735c <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007346:	2b00      	cmp	r3, #0
 8007348:	d008      	beq.n	800735c <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800734e:	2b00      	cmp	r3, #0
 8007350:	d017      	beq.n	8007382 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	4798      	blx	r3
    }
    return;
 800735a:	e012      	b.n	8007382 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00e      	beq.n	8007384 <HAL_UART_IRQHandler+0x280>
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b00      	cmp	r3, #0
 800736e:	d009      	beq.n	8007384 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fe1c 	bl	8007fae <UART_EndTransmit_IT>
    return;
 8007376:	bf00      	nop
 8007378:	e004      	b.n	8007384 <HAL_UART_IRQHandler+0x280>
      return;
 800737a:	bf00      	nop
 800737c:	e002      	b.n	8007384 <HAL_UART_IRQHandler+0x280>
    return;
 800737e:	bf00      	nop
 8007380:	e000      	b.n	8007384 <HAL_UART_IRQHandler+0x280>
    return;
 8007382:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007384:	3720      	adds	r7, #32
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	08007f59 	.word	0x08007f59

08007390 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	bc80      	pop	{r7}
 80073a0:	4770      	bx	lr

080073a2 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80073aa:	bf00      	nop
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bc80      	pop	{r7}
 80073b2:	4770      	bx	lr

080073b4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80073bc:	bf00      	nop
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bc80      	pop	{r7}
 80073c4:	4770      	bx	lr

080073c6 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80073ce:	bf00      	nop
 80073d0:	370c      	adds	r7, #12
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bc80      	pop	{r7}
 80073d6:	4770      	bx	lr

080073d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bc80      	pop	{r7}
 80073e8:	4770      	bx	lr

080073ea <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b083      	sub	sp, #12
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80073f2:	bf00      	nop
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bc80      	pop	{r7}
 80073fa:	4770      	bx	lr

080073fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007400:	b08a      	sub	sp, #40	; 0x28
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007406:	2300      	movs	r3, #0
 8007408:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800740e:	2300      	movs	r3, #0
 8007410:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	689a      	ldr	r2, [r3, #8]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	431a      	orrs	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	695b      	ldr	r3, [r3, #20]
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	4313      	orrs	r3, r2
 8007428:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	6819      	ldr	r1, [r3, #0]
 8007434:	4bb7      	ldr	r3, [pc, #732]	; (8007714 <UART_SetConfig+0x318>)
 8007436:	400b      	ands	r3, r1
 8007438:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800743a:	430b      	orrs	r3, r1
 800743c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	6812      	ldr	r2, [r2, #0]
 8007446:	6852      	ldr	r2, [r2, #4]
 8007448:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	68d2      	ldr	r2, [r2, #12]
 8007450:	430a      	orrs	r2, r1
 8007452:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	699b      	ldr	r3, [r3, #24]
 8007458:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4aae      	ldr	r2, [pc, #696]	; (8007718 <UART_SetConfig+0x31c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d004      	beq.n	800746e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6a1b      	ldr	r3, [r3, #32]
 8007468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800746a:	4313      	orrs	r3, r2
 800746c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	687a      	ldr	r2, [r7, #4]
 8007474:	6812      	ldr	r2, [r2, #0]
 8007476:	6892      	ldr	r2, [r2, #8]
 8007478:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800747c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800747e:	430a      	orrs	r2, r1
 8007480:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4aa5      	ldr	r2, [pc, #660]	; (800771c <UART_SetConfig+0x320>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d126      	bne.n	80074da <UART_SetConfig+0xde>
 800748c:	4ba4      	ldr	r3, [pc, #656]	; (8007720 <UART_SetConfig+0x324>)
 800748e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007492:	f003 0303 	and.w	r3, r3, #3
 8007496:	2b03      	cmp	r3, #3
 8007498:	d81a      	bhi.n	80074d0 <UART_SetConfig+0xd4>
 800749a:	a201      	add	r2, pc, #4	; (adr r2, 80074a0 <UART_SetConfig+0xa4>)
 800749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a0:	080074b1 	.word	0x080074b1
 80074a4:	080074c1 	.word	0x080074c1
 80074a8:	080074b9 	.word	0x080074b9
 80074ac:	080074c9 	.word	0x080074c9
 80074b0:	2301      	movs	r3, #1
 80074b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074b6:	e105      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80074b8:	2302      	movs	r3, #2
 80074ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074be:	e101      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80074c0:	2304      	movs	r3, #4
 80074c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074c6:	e0fd      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80074c8:	2308      	movs	r3, #8
 80074ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074ce:	e0f9      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80074d0:	2310      	movs	r3, #16
 80074d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074d6:	bf00      	nop
 80074d8:	e0f4      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a91      	ldr	r2, [pc, #580]	; (8007724 <UART_SetConfig+0x328>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d138      	bne.n	8007556 <UART_SetConfig+0x15a>
 80074e4:	4b8e      	ldr	r3, [pc, #568]	; (8007720 <UART_SetConfig+0x324>)
 80074e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ea:	f003 030c 	and.w	r3, r3, #12
 80074ee:	2b0c      	cmp	r3, #12
 80074f0:	d82c      	bhi.n	800754c <UART_SetConfig+0x150>
 80074f2:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <UART_SetConfig+0xfc>)
 80074f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f8:	0800752d 	.word	0x0800752d
 80074fc:	0800754d 	.word	0x0800754d
 8007500:	0800754d 	.word	0x0800754d
 8007504:	0800754d 	.word	0x0800754d
 8007508:	0800753d 	.word	0x0800753d
 800750c:	0800754d 	.word	0x0800754d
 8007510:	0800754d 	.word	0x0800754d
 8007514:	0800754d 	.word	0x0800754d
 8007518:	08007535 	.word	0x08007535
 800751c:	0800754d 	.word	0x0800754d
 8007520:	0800754d 	.word	0x0800754d
 8007524:	0800754d 	.word	0x0800754d
 8007528:	08007545 	.word	0x08007545
 800752c:	2300      	movs	r3, #0
 800752e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007532:	e0c7      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007534:	2302      	movs	r3, #2
 8007536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800753a:	e0c3      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800753c:	2304      	movs	r3, #4
 800753e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007542:	e0bf      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007544:	2308      	movs	r3, #8
 8007546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800754a:	e0bb      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800754c:	2310      	movs	r3, #16
 800754e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007552:	bf00      	nop
 8007554:	e0b6      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a73      	ldr	r2, [pc, #460]	; (8007728 <UART_SetConfig+0x32c>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d125      	bne.n	80075ac <UART_SetConfig+0x1b0>
 8007560:	4b6f      	ldr	r3, [pc, #444]	; (8007720 <UART_SetConfig+0x324>)
 8007562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007566:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800756a:	2b10      	cmp	r3, #16
 800756c:	d011      	beq.n	8007592 <UART_SetConfig+0x196>
 800756e:	2b10      	cmp	r3, #16
 8007570:	d802      	bhi.n	8007578 <UART_SetConfig+0x17c>
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <UART_SetConfig+0x186>
 8007576:	e014      	b.n	80075a2 <UART_SetConfig+0x1a6>
 8007578:	2b20      	cmp	r3, #32
 800757a:	d006      	beq.n	800758a <UART_SetConfig+0x18e>
 800757c:	2b30      	cmp	r3, #48	; 0x30
 800757e:	d00c      	beq.n	800759a <UART_SetConfig+0x19e>
 8007580:	e00f      	b.n	80075a2 <UART_SetConfig+0x1a6>
 8007582:	2300      	movs	r3, #0
 8007584:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007588:	e09c      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800758a:	2302      	movs	r3, #2
 800758c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007590:	e098      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007592:	2304      	movs	r3, #4
 8007594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007598:	e094      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800759a:	2308      	movs	r3, #8
 800759c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075a0:	e090      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075a2:	2310      	movs	r3, #16
 80075a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075a8:	bf00      	nop
 80075aa:	e08b      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a5e      	ldr	r2, [pc, #376]	; (800772c <UART_SetConfig+0x330>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d125      	bne.n	8007602 <UART_SetConfig+0x206>
 80075b6:	4b5a      	ldr	r3, [pc, #360]	; (8007720 <UART_SetConfig+0x324>)
 80075b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075c0:	2b40      	cmp	r3, #64	; 0x40
 80075c2:	d011      	beq.n	80075e8 <UART_SetConfig+0x1ec>
 80075c4:	2b40      	cmp	r3, #64	; 0x40
 80075c6:	d802      	bhi.n	80075ce <UART_SetConfig+0x1d2>
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d005      	beq.n	80075d8 <UART_SetConfig+0x1dc>
 80075cc:	e014      	b.n	80075f8 <UART_SetConfig+0x1fc>
 80075ce:	2b80      	cmp	r3, #128	; 0x80
 80075d0:	d006      	beq.n	80075e0 <UART_SetConfig+0x1e4>
 80075d2:	2bc0      	cmp	r3, #192	; 0xc0
 80075d4:	d00c      	beq.n	80075f0 <UART_SetConfig+0x1f4>
 80075d6:	e00f      	b.n	80075f8 <UART_SetConfig+0x1fc>
 80075d8:	2300      	movs	r3, #0
 80075da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075de:	e071      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075e0:	2302      	movs	r3, #2
 80075e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075e6:	e06d      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075e8:	2304      	movs	r3, #4
 80075ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075ee:	e069      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075f0:	2308      	movs	r3, #8
 80075f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075f6:	e065      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80075f8:	2310      	movs	r3, #16
 80075fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075fe:	bf00      	nop
 8007600:	e060      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a4a      	ldr	r2, [pc, #296]	; (8007730 <UART_SetConfig+0x334>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d129      	bne.n	8007660 <UART_SetConfig+0x264>
 800760c:	4b44      	ldr	r3, [pc, #272]	; (8007720 <UART_SetConfig+0x324>)
 800760e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007612:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007616:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800761a:	d014      	beq.n	8007646 <UART_SetConfig+0x24a>
 800761c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007620:	d802      	bhi.n	8007628 <UART_SetConfig+0x22c>
 8007622:	2b00      	cmp	r3, #0
 8007624:	d007      	beq.n	8007636 <UART_SetConfig+0x23a>
 8007626:	e016      	b.n	8007656 <UART_SetConfig+0x25a>
 8007628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800762c:	d007      	beq.n	800763e <UART_SetConfig+0x242>
 800762e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007632:	d00c      	beq.n	800764e <UART_SetConfig+0x252>
 8007634:	e00f      	b.n	8007656 <UART_SetConfig+0x25a>
 8007636:	2300      	movs	r3, #0
 8007638:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800763c:	e042      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800763e:	2302      	movs	r3, #2
 8007640:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007644:	e03e      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007646:	2304      	movs	r3, #4
 8007648:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800764c:	e03a      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800764e:	2308      	movs	r3, #8
 8007650:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007654:	e036      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007656:	2310      	movs	r3, #16
 8007658:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800765c:	bf00      	nop
 800765e:	e031      	b.n	80076c4 <UART_SetConfig+0x2c8>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a2c      	ldr	r2, [pc, #176]	; (8007718 <UART_SetConfig+0x31c>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d129      	bne.n	80076be <UART_SetConfig+0x2c2>
 800766a:	4b2d      	ldr	r3, [pc, #180]	; (8007720 <UART_SetConfig+0x324>)
 800766c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007670:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007678:	d014      	beq.n	80076a4 <UART_SetConfig+0x2a8>
 800767a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800767e:	d802      	bhi.n	8007686 <UART_SetConfig+0x28a>
 8007680:	2b00      	cmp	r3, #0
 8007682:	d007      	beq.n	8007694 <UART_SetConfig+0x298>
 8007684:	e016      	b.n	80076b4 <UART_SetConfig+0x2b8>
 8007686:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800768a:	d007      	beq.n	800769c <UART_SetConfig+0x2a0>
 800768c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007690:	d00c      	beq.n	80076ac <UART_SetConfig+0x2b0>
 8007692:	e00f      	b.n	80076b4 <UART_SetConfig+0x2b8>
 8007694:	2300      	movs	r3, #0
 8007696:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800769a:	e013      	b.n	80076c4 <UART_SetConfig+0x2c8>
 800769c:	2302      	movs	r3, #2
 800769e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076a2:	e00f      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80076a4:	2304      	movs	r3, #4
 80076a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076aa:	e00b      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80076ac:	2308      	movs	r3, #8
 80076ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076b2:	e007      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80076b4:	2310      	movs	r3, #16
 80076b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ba:	bf00      	nop
 80076bc:	e002      	b.n	80076c4 <UART_SetConfig+0x2c8>
 80076be:	2310      	movs	r3, #16
 80076c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a13      	ldr	r2, [pc, #76]	; (8007718 <UART_SetConfig+0x31c>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	f040 80f1 	bne.w	80078b2 <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076d4:	2b08      	cmp	r3, #8
 80076d6:	d837      	bhi.n	8007748 <UART_SetConfig+0x34c>
 80076d8:	a201      	add	r2, pc, #4	; (adr r2, 80076e0 <UART_SetConfig+0x2e4>)
 80076da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076de:	bf00      	nop
 80076e0:	08007705 	.word	0x08007705
 80076e4:	08007749 	.word	0x08007749
 80076e8:	0800770d 	.word	0x0800770d
 80076ec:	08007749 	.word	0x08007749
 80076f0:	08007739 	.word	0x08007739
 80076f4:	08007749 	.word	0x08007749
 80076f8:	08007749 	.word	0x08007749
 80076fc:	08007749 	.word	0x08007749
 8007700:	08007741 	.word	0x08007741
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8007704:	f7fb fca8 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 8007708:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800770a:	e020      	b.n	800774e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800770c:	4b09      	ldr	r3, [pc, #36]	; (8007734 <UART_SetConfig+0x338>)
 800770e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007710:	e01d      	b.n	800774e <UART_SetConfig+0x352>
 8007712:	bf00      	nop
 8007714:	efff69f3 	.word	0xefff69f3
 8007718:	40008000 	.word	0x40008000
 800771c:	40013800 	.word	0x40013800
 8007720:	40021000 	.word	0x40021000
 8007724:	40004400 	.word	0x40004400
 8007728:	40004800 	.word	0x40004800
 800772c:	40004c00 	.word	0x40004c00
 8007730:	40005000 	.word	0x40005000
 8007734:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8007738:	f7fb fbfa 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 800773c:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800773e:	e006      	b.n	800774e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8007740:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007744:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007746:	e002      	b.n	800774e <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	76fb      	strb	r3, [r7, #27]
        break;
 800774c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	2b00      	cmp	r3, #0
 8007752:	f000 81ab 	beq.w	8007aac <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685a      	ldr	r2, [r3, #4]
 800775a:	4613      	mov	r3, r2
 800775c:	005b      	lsls	r3, r3, #1
 800775e:	441a      	add	r2, r3
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	429a      	cmp	r2, r3
 8007764:	d805      	bhi.n	8007772 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	429a      	cmp	r2, r3
 8007770:	d202      	bcs.n	8007778 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	76fb      	strb	r3, [r7, #27]
 8007776:	e199      	b.n	8007aac <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 8007778:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800777c:	2b08      	cmp	r3, #8
 800777e:	f200 8085 	bhi.w	800788c <UART_SetConfig+0x490>
 8007782:	a201      	add	r2, pc, #4	; (adr r2, 8007788 <UART_SetConfig+0x38c>)
 8007784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007788:	080077ad 	.word	0x080077ad
 800778c:	0800788d 	.word	0x0800788d
 8007790:	080077ef 	.word	0x080077ef
 8007794:	0800788d 	.word	0x0800788d
 8007798:	08007823 	.word	0x08007823
 800779c:	0800788d 	.word	0x0800788d
 80077a0:	0800788d 	.word	0x0800788d
 80077a4:	0800788d 	.word	0x0800788d
 80077a8:	08007863 	.word	0x08007863
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80077ac:	f7fb fc54 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 80077b0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	f04f 0400 	mov.w	r4, #0
 80077b8:	ea4f 2904 	mov.w	r9, r4, lsl #8
 80077bc:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 80077c0:	ea4f 2803 	mov.w	r8, r3, lsl #8
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	085b      	lsrs	r3, r3, #1
 80077ca:	f04f 0400 	mov.w	r4, #0
 80077ce:	eb18 0003 	adds.w	r0, r8, r3
 80077d2:	eb49 0104 	adc.w	r1, r9, r4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	f04f 0400 	mov.w	r4, #0
 80077de:	461a      	mov	r2, r3
 80077e0:	4623      	mov	r3, r4
 80077e2:	f7f9 faad 	bl	8000d40 <__aeabi_uldivmod>
 80077e6:	4603      	mov	r3, r0
 80077e8:	460c      	mov	r4, r1
 80077ea:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80077ec:	e051      	b.n	8007892 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	085b      	lsrs	r3, r3, #1
 80077f4:	f04f 0400 	mov.w	r4, #0
 80077f8:	49aa      	ldr	r1, [pc, #680]	; (8007aa4 <UART_SetConfig+0x6a8>)
 80077fa:	f04f 0200 	mov.w	r2, #0
 80077fe:	eb13 0801 	adds.w	r8, r3, r1
 8007802:	eb44 0902 	adc.w	r9, r4, r2
 8007806:	4640      	mov	r0, r8
 8007808:	4649      	mov	r1, r9
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f04f 0400 	mov.w	r4, #0
 8007812:	461a      	mov	r2, r3
 8007814:	4623      	mov	r3, r4
 8007816:	f7f9 fa93 	bl	8000d40 <__aeabi_uldivmod>
 800781a:	4603      	mov	r3, r0
 800781c:	460c      	mov	r4, r1
 800781e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007820:	e037      	b.n	8007892 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8007822:	f7fb fb85 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8007826:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	461a      	mov	r2, r3
 800782c:	f04f 0300 	mov.w	r3, #0
 8007830:	021d      	lsls	r5, r3, #8
 8007832:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8007836:	0214      	lsls	r4, r2, #8
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	085b      	lsrs	r3, r3, #1
 800783e:	461a      	mov	r2, r3
 8007840:	f04f 0300 	mov.w	r3, #0
 8007844:	18a0      	adds	r0, r4, r2
 8007846:	eb45 0103 	adc.w	r1, r5, r3
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	f04f 0400 	mov.w	r4, #0
 8007852:	461a      	mov	r2, r3
 8007854:	4623      	mov	r3, r4
 8007856:	f7f9 fa73 	bl	8000d40 <__aeabi_uldivmod>
 800785a:	4603      	mov	r3, r0
 800785c:	460c      	mov	r4, r1
 800785e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007860:	e017      	b.n	8007892 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	085b      	lsrs	r3, r3, #1
 8007868:	f04f 0400 	mov.w	r4, #0
 800786c:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8007870:	f144 0100 	adc.w	r1, r4, #0
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	f04f 0400 	mov.w	r4, #0
 800787c:	461a      	mov	r2, r3
 800787e:	4623      	mov	r3, r4
 8007880:	f7f9 fa5e 	bl	8000d40 <__aeabi_uldivmod>
 8007884:	4603      	mov	r3, r0
 8007886:	460c      	mov	r4, r1
 8007888:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800788a:	e002      	b.n	8007892 <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	76fb      	strb	r3, [r7, #27]
            break;
 8007890:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007898:	d308      	bcc.n	80078ac <UART_SetConfig+0x4b0>
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078a0:	d204      	bcs.n	80078ac <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69fa      	ldr	r2, [r7, #28]
 80078a8:	60da      	str	r2, [r3, #12]
 80078aa:	e0ff      	b.n	8007aac <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 80078ac:	2301      	movs	r3, #1
 80078ae:	76fb      	strb	r3, [r7, #27]
 80078b0:	e0fc      	b.n	8007aac <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	69db      	ldr	r3, [r3, #28]
 80078b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078ba:	f040 8083 	bne.w	80079c4 <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 80078be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078c2:	2b08      	cmp	r3, #8
 80078c4:	d85e      	bhi.n	8007984 <UART_SetConfig+0x588>
 80078c6:	a201      	add	r2, pc, #4	; (adr r2, 80078cc <UART_SetConfig+0x4d0>)
 80078c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078cc:	080078f1 	.word	0x080078f1
 80078d0:	08007911 	.word	0x08007911
 80078d4:	08007931 	.word	0x08007931
 80078d8:	08007985 	.word	0x08007985
 80078dc:	0800794d 	.word	0x0800794d
 80078e0:	08007985 	.word	0x08007985
 80078e4:	08007985 	.word	0x08007985
 80078e8:	08007985 	.word	0x08007985
 80078ec:	0800796d 	.word	0x0800796d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078f0:	f7fb fbb2 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 80078f4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	005a      	lsls	r2, r3, #1
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	085b      	lsrs	r3, r3, #1
 8007900:	441a      	add	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	fbb2 f3f3 	udiv	r3, r2, r3
 800790a:	b29b      	uxth	r3, r3
 800790c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800790e:	e03c      	b.n	800798a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007910:	f7fb fbb8 	bl	8003084 <HAL_RCC_GetPCLK2Freq>
 8007914:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	005a      	lsls	r2, r3, #1
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	085b      	lsrs	r3, r3, #1
 8007920:	441a      	add	r2, r3
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	fbb2 f3f3 	udiv	r3, r2, r3
 800792a:	b29b      	uxth	r3, r3
 800792c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800792e:	e02c      	b.n	800798a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	085b      	lsrs	r3, r3, #1
 8007936:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800793a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	6852      	ldr	r2, [r2, #4]
 8007942:	fbb3 f3f2 	udiv	r3, r3, r2
 8007946:	b29b      	uxth	r3, r3
 8007948:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800794a:	e01e      	b.n	800798a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800794c:	f7fb faf0 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8007950:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	005a      	lsls	r2, r3, #1
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	085b      	lsrs	r3, r3, #1
 800795c:	441a      	add	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	685b      	ldr	r3, [r3, #4]
 8007962:	fbb2 f3f3 	udiv	r3, r2, r3
 8007966:	b29b      	uxth	r3, r3
 8007968:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800796a:	e00e      	b.n	800798a <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	085b      	lsrs	r3, r3, #1
 8007972:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	fbb2 f3f3 	udiv	r3, r2, r3
 800797e:	b29b      	uxth	r3, r3
 8007980:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007982:	e002      	b.n	800798a <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	76fb      	strb	r3, [r7, #27]
        break;
 8007988:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	2b0f      	cmp	r3, #15
 800798e:	d916      	bls.n	80079be <UART_SetConfig+0x5c2>
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007996:	d212      	bcs.n	80079be <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	b29b      	uxth	r3, r3
 800799c:	f023 030f 	bic.w	r3, r3, #15
 80079a0:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	085b      	lsrs	r3, r3, #1
 80079a6:	b29b      	uxth	r3, r3
 80079a8:	f003 0307 	and.w	r3, r3, #7
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	89fb      	ldrh	r3, [r7, #14]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	89fa      	ldrh	r2, [r7, #14]
 80079ba:	60da      	str	r2, [r3, #12]
 80079bc:	e076      	b.n	8007aac <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	76fb      	strb	r3, [r7, #27]
 80079c2:	e073      	b.n	8007aac <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 80079c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079c8:	2b08      	cmp	r3, #8
 80079ca:	d85c      	bhi.n	8007a86 <UART_SetConfig+0x68a>
 80079cc:	a201      	add	r2, pc, #4	; (adr r2, 80079d4 <UART_SetConfig+0x5d8>)
 80079ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d2:	bf00      	nop
 80079d4:	080079f9 	.word	0x080079f9
 80079d8:	08007a17 	.word	0x08007a17
 80079dc:	08007a35 	.word	0x08007a35
 80079e0:	08007a87 	.word	0x08007a87
 80079e4:	08007a51 	.word	0x08007a51
 80079e8:	08007a87 	.word	0x08007a87
 80079ec:	08007a87 	.word	0x08007a87
 80079f0:	08007a87 	.word	0x08007a87
 80079f4:	08007a6f 	.word	0x08007a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079f8:	f7fb fb2e 	bl	8003058 <HAL_RCC_GetPCLK1Freq>
 80079fc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	085a      	lsrs	r2, r3, #1
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	441a      	add	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a14:	e03a      	b.n	8007a8c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a16:	f7fb fb35 	bl	8003084 <HAL_RCC_GetPCLK2Freq>
 8007a1a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	085a      	lsrs	r2, r3, #1
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	441a      	add	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a32:	e02b      	b.n	8007a8c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	085b      	lsrs	r3, r3, #1
 8007a3a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007a3e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	6852      	ldr	r2, [r2, #4]
 8007a46:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a4e:	e01d      	b.n	8007a8c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a50:	f7fb fa6e 	bl	8002f30 <HAL_RCC_GetSysClockFreq>
 8007a54:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	085a      	lsrs	r2, r3, #1
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	441a      	add	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a6c:	e00e      	b.n	8007a8c <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	085b      	lsrs	r3, r3, #1
 8007a74:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007a84:	e002      	b.n	8007a8c <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	76fb      	strb	r3, [r7, #27]
        break;
 8007a8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	2b0f      	cmp	r3, #15
 8007a90:	d90a      	bls.n	8007aa8 <UART_SetConfig+0x6ac>
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a98:	d206      	bcs.n	8007aa8 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69fa      	ldr	r2, [r7, #28]
 8007aa0:	60da      	str	r2, [r3, #12]
 8007aa2:	e003      	b.n	8007aac <UART_SetConfig+0x6b0>
 8007aa4:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007ab8:	7efb      	ldrb	r3, [r7, #27]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3728      	adds	r7, #40	; 0x28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08007ac4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d00a      	beq.n	8007aee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	6812      	ldr	r2, [r2, #0]
 8007ae0:	6852      	ldr	r2, [r2, #4]
 8007ae2:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007aea:	430a      	orrs	r2, r1
 8007aec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af2:	f003 0302 	and.w	r3, r3, #2
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00a      	beq.n	8007b10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	6812      	ldr	r2, [r2, #0]
 8007b02:	6852      	ldr	r2, [r2, #4]
 8007b04:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007b0c:	430a      	orrs	r2, r1
 8007b0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b14:	f003 0304 	and.w	r3, r3, #4
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d00a      	beq.n	8007b32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	6812      	ldr	r2, [r2, #0]
 8007b24:	6852      	ldr	r2, [r2, #4]
 8007b26:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b2e:	430a      	orrs	r2, r1
 8007b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b36:	f003 0308 	and.w	r3, r3, #8
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d00a      	beq.n	8007b54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6812      	ldr	r2, [r2, #0]
 8007b46:	6852      	ldr	r2, [r2, #4]
 8007b48:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007b50:	430a      	orrs	r2, r1
 8007b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b58:	f003 0310 	and.w	r3, r3, #16
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00a      	beq.n	8007b76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6812      	ldr	r2, [r2, #0]
 8007b68:	6892      	ldr	r2, [r2, #8]
 8007b6a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b72:	430a      	orrs	r2, r1
 8007b74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7a:	f003 0320 	and.w	r3, r3, #32
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00a      	beq.n	8007b98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	6812      	ldr	r2, [r2, #0]
 8007b8a:	6892      	ldr	r2, [r2, #8]
 8007b8c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007b94:	430a      	orrs	r2, r1
 8007b96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d01a      	beq.n	8007bda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6812      	ldr	r2, [r2, #0]
 8007bac:	6852      	ldr	r2, [r2, #4]
 8007bae:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007bc2:	d10a      	bne.n	8007bda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	6812      	ldr	r2, [r2, #0]
 8007bcc:	6852      	ldr	r2, [r2, #4]
 8007bce:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00a      	beq.n	8007bfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	6852      	ldr	r2, [r2, #4]
 8007bf0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	605a      	str	r2, [r3, #4]
  }
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bc80      	pop	{r7}
 8007c04:	4770      	bx	lr

08007c06 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b086      	sub	sp, #24
 8007c0a:	af02      	add	r7, sp, #8
 8007c0c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007c14:	f7f9 fa88 	bl	8001128 <HAL_GetTick>
 8007c18:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0308 	and.w	r3, r3, #8
 8007c24:	2b08      	cmp	r3, #8
 8007c26:	d10e      	bne.n	8007c46 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c28:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c2c:	9300      	str	r3, [sp, #0]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 f82a 	bl	8007c90 <UART_WaitOnFlagUntilTimeout>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e020      	b.n	8007c88 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 0304 	and.w	r3, r3, #4
 8007c50:	2b04      	cmp	r3, #4
 8007c52:	d10e      	bne.n	8007c72 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c54:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 f814 	bl	8007c90 <UART_WaitOnFlagUntilTimeout>
 8007c68:	4603      	mov	r3, r0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	e00a      	b.n	8007c88 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2220      	movs	r2, #32
 8007c76:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2220      	movs	r2, #32
 8007c7c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2200      	movs	r2, #0
 8007c82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	603b      	str	r3, [r7, #0]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ca0:	e05d      	b.n	8007d5e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca8:	d059      	beq.n	8007d5e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007caa:	f7f9 fa3d 	bl	8001128 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	1ad2      	subs	r2, r2, r3
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d802      	bhi.n	8007cc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007cba:	69bb      	ldr	r3, [r7, #24]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d11b      	bne.n	8007cf8 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	6812      	ldr	r2, [r2, #0]
 8007cc8:	6812      	ldr	r2, [r2, #0]
 8007cca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007cce:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	6812      	ldr	r2, [r2, #0]
 8007cd8:	6892      	ldr	r2, [r2, #8]
 8007cda:	f022 0201 	bic.w	r2, r2, #1
 8007cde:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2220      	movs	r2, #32
 8007ce4:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2220      	movs	r2, #32
 8007cea:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007cf4:	2303      	movs	r3, #3
 8007cf6:	e042      	b.n	8007d7e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0304 	and.w	r3, r3, #4
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d02b      	beq.n	8007d5e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69db      	ldr	r3, [r3, #28]
 8007d0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d14:	d123      	bne.n	8007d5e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007d1e:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68fa      	ldr	r2, [r7, #12]
 8007d26:	6812      	ldr	r2, [r2, #0]
 8007d28:	6812      	ldr	r2, [r2, #0]
 8007d2a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007d2e:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	6812      	ldr	r2, [r2, #0]
 8007d38:	6892      	ldr	r2, [r2, #8]
 8007d3a:	f022 0201 	bic.w	r2, r2, #1
 8007d3e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	2220      	movs	r2, #32
 8007d44:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2220      	movs	r2, #32
 8007d50:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e00f      	b.n	8007d7e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	69da      	ldr	r2, [r3, #28]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	401a      	ands	r2, r3
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	bf0c      	ite	eq
 8007d6e:	2301      	moveq	r3, #1
 8007d70:	2300      	movne	r3, #0
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	79fb      	ldrb	r3, [r7, #7]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d092      	beq.n	8007ca2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3710      	adds	r7, #16
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	6812      	ldr	r2, [r2, #0]
 8007d96:	6812      	ldr	r2, [r2, #0]
 8007d98:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007d9c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2220      	movs	r2, #32
 8007da2:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007da4:	bf00      	nop
 8007da6:	370c      	adds	r7, #12
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bc80      	pop	{r7}
 8007dac:	4770      	bx	lr

08007dae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dae:	b480      	push	{r7}
 8007db0:	b083      	sub	sp, #12
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	6812      	ldr	r2, [r2, #0]
 8007dbe:	6812      	ldr	r2, [r2, #0]
 8007dc0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007dc4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	6812      	ldr	r2, [r2, #0]
 8007dce:	6892      	ldr	r2, [r2, #8]
 8007dd0:	f022 0201 	bic.w	r2, r2, #1
 8007dd4:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2220      	movs	r2, #32
 8007dda:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bc80      	pop	{r7}
 8007dea:	4770      	bx	lr

08007dec <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007df8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0320 	and.w	r3, r3, #32
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d114      	bne.n	8007e32 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	6812      	ldr	r2, [r2, #0]
 8007e18:	6892      	ldr	r2, [r2, #8]
 8007e1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e1e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	6812      	ldr	r2, [r2, #0]
 8007e28:	6812      	ldr	r2, [r2, #0]
 8007e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e2e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007e30:	e002      	b.n	8007e38 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8007e32:	68f8      	ldr	r0, [r7, #12]
 8007e34:	f7ff faac 	bl	8007390 <HAL_UART_TxCpltCallback>
}
 8007e38:	bf00      	nop
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e4c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007e4e:	68f8      	ldr	r0, [r7, #12]
 8007e50:	f7ff faa7 	bl	80073a2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e54:	bf00      	nop
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b084      	sub	sp, #16
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e68:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 0320 	and.w	r3, r3, #32
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d11e      	bne.n	8007eb6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68fa      	ldr	r2, [r7, #12]
 8007e86:	6812      	ldr	r2, [r2, #0]
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e8e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	6812      	ldr	r2, [r2, #0]
 8007e98:	6892      	ldr	r2, [r2, #8]
 8007e9a:	f022 0201 	bic.w	r2, r2, #1
 8007e9e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	6812      	ldr	r2, [r2, #0]
 8007ea8:	6892      	ldr	r2, [r2, #8]
 8007eaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007eae:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2220      	movs	r2, #32
 8007eb4:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f7ff fa7c 	bl	80073b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ebc:	bf00      	nop
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f7ff fa77 	bl	80073c6 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ed8:	bf00      	nop
 8007eda:	3710      	adds	r7, #16
 8007edc:	46bd      	mov	sp, r7
 8007ede:	bd80      	pop	{r7, pc}

08007ee0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b086      	sub	sp, #24
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eec:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ef2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ef8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	689b      	ldr	r3, [r3, #8]
 8007f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f04:	2b80      	cmp	r3, #128	; 0x80
 8007f06:	d109      	bne.n	8007f1c <UART_DMAError+0x3c>
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	2b21      	cmp	r3, #33	; 0x21
 8007f0c:	d106      	bne.n	8007f1c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8007f16:	6978      	ldr	r0, [r7, #20]
 8007f18:	f7ff ff35 	bl	8007d86 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007f1c:	697b      	ldr	r3, [r7, #20]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f26:	2b40      	cmp	r3, #64	; 0x40
 8007f28:	d109      	bne.n	8007f3e <UART_DMAError+0x5e>
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2b22      	cmp	r3, #34	; 0x22
 8007f2e:	d106      	bne.n	8007f3e <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007f30:	697b      	ldr	r3, [r7, #20]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8007f38:	6978      	ldr	r0, [r7, #20]
 8007f3a:	f7ff ff38 	bl	8007dae <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f42:	f043 0210 	orr.w	r2, r3, #16
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f4a:	6978      	ldr	r0, [r7, #20]
 8007f4c:	f7ff fa44 	bl	80073d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f50:	bf00      	nop
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f7ff fa2e 	bl	80073d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f7c:	bf00      	nop
 8007f7e:	3710      	adds	r7, #16
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f90:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2200      	movs	r2, #0
 8007f96:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f7ff fa22 	bl	80073ea <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fa6:	bf00      	nop
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}

08007fae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b082      	sub	sp, #8
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	687a      	ldr	r2, [r7, #4]
 8007fbc:	6812      	ldr	r2, [r2, #0]
 8007fbe:	6812      	ldr	r2, [r2, #0]
 8007fc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007fc4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2220      	movs	r2, #32
 8007fca:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f7ff f9dc 	bl	8007390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fd8:	bf00      	nop
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr
	...

08007ff4 <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 8007ffc:	f000 fb28 	bl	8008650 <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 8008000:	4915      	ldr	r1, [pc, #84]	; (8008058 <Init_Flash_Chips+0x64>)
 8008002:	4816      	ldr	r0, [pc, #88]	; (800805c <Init_Flash_Chips+0x68>)
 8008004:	f000 fae4 	bl	80085d0 <MX_SPI_Init>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <Init_Flash_Chips+0x1e>
 800800e:	2301      	movs	r3, #1
 8008010:	e01d      	b.n	800804e <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 8008012:	2301      	movs	r3, #1
 8008014:	60fb      	str	r3, [r7, #12]
 8008016:	e016      	b.n	8008046 <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 f843 	bl	80080a4 <FLASH_Is_Online>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d00d      	beq.n	8008040 <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	b25a      	sxtb	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	3b01      	subs	r3, #1
 800802e:	2101      	movs	r1, #1
 8008030:	fa01 f303 	lsl.w	r3, r1, r3
 8008034:	b25b      	sxtb	r3, r3
 8008036:	4313      	orrs	r3, r2
 8008038:	b25b      	sxtb	r3, r3
 800803a:	b2da      	uxtb	r2, r3
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	3301      	adds	r3, #1
 8008044:	60fb      	str	r3, [r7, #12]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2b04      	cmp	r3, #4
 800804a:	dde5      	ble.n	8008018 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 800804c:	2300      	movs	r3, #0
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}
 8008056:	bf00      	nop
 8008058:	20000980 	.word	0x20000980
 800805c:	40003800 	.word	0x40003800

08008060 <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 800806a:	239f      	movs	r3, #159	; 0x9f
 800806c:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 800806e:	2100      	movs	r1, #0
 8008070:	6878      	ldr	r0, [r7, #4]
 8008072:	f000 f83d 	bl	80080f0 <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 8008076:	f107 010f 	add.w	r1, r7, #15
 800807a:	2364      	movs	r3, #100	; 0x64
 800807c:	2201      	movs	r2, #1
 800807e:	4808      	ldr	r0, [pc, #32]	; (80080a0 <FLASH_Get_ID+0x40>)
 8008080:	f7fc f8d5 	bl	800422e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 8008084:	2364      	movs	r3, #100	; 0x64
 8008086:	2205      	movs	r2, #5
 8008088:	6839      	ldr	r1, [r7, #0]
 800808a:	4805      	ldr	r0, [pc, #20]	; (80080a0 <FLASH_Get_ID+0x40>)
 800808c:	f7fc fa33 	bl	80044f6 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8008090:	2101      	movs	r1, #1
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f82c 	bl	80080f0 <FLASH_ChipSelect_setState>
}
 8008098:	bf00      	nop
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	20000980 	.word	0x20000980

080080a4 <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 80080ac:	f107 0308 	add.w	r3, r7, #8
 80080b0:	2200      	movs	r2, #0
 80080b2:	601a      	str	r2, [r3, #0]
 80080b4:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 80080b6:	f107 0308 	add.w	r3, r7, #8
 80080ba:	4619      	mov	r1, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f7ff ffcf 	bl	8008060 <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 80080c2:	7a3b      	ldrb	r3, [r7, #8]
 80080c4:	2b1f      	cmp	r3, #31
 80080c6:	d10d      	bne.n	80080e4 <FLASH_Is_Online+0x40>
 80080c8:	7a7b      	ldrb	r3, [r7, #9]
 80080ca:	2b28      	cmp	r3, #40	; 0x28
 80080cc:	d10a      	bne.n	80080e4 <FLASH_Is_Online+0x40>
 80080ce:	7abb      	ldrb	r3, [r7, #10]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d107      	bne.n	80080e4 <FLASH_Is_Online+0x40>
 80080d4:	7afb      	ldrb	r3, [r7, #11]
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d104      	bne.n	80080e4 <FLASH_Is_Online+0x40>
 80080da:	7b3b      	ldrb	r3, [r7, #12]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d101      	bne.n	80080e4 <FLASH_Is_Online+0x40>
 80080e0:	2301      	movs	r3, #1
 80080e2:	e000      	b.n	80080e6 <FLASH_Is_Online+0x42>
 80080e4:	2300      	movs	r3, #0
 80080e6:	b2db      	uxtb	r3, r3

}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	3b01      	subs	r3, #1
 8008100:	2b03      	cmp	r3, #3
 8008102:	d828      	bhi.n	8008156 <FLASH_ChipSelect_setState+0x66>
 8008104:	a201      	add	r2, pc, #4	; (adr r2, 800810c <FLASH_ChipSelect_setState+0x1c>)
 8008106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800810a:	bf00      	nop
 800810c:	0800811d 	.word	0x0800811d
 8008110:	0800812b 	.word	0x0800812b
 8008114:	08008139 	.word	0x08008139
 8008118:	08008147 	.word	0x08008147
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 800811c:	78fb      	ldrb	r3, [r7, #3]
 800811e:	461a      	mov	r2, r3
 8008120:	2101      	movs	r1, #1
 8008122:	480f      	ldr	r0, [pc, #60]	; (8008160 <FLASH_ChipSelect_setState+0x70>)
 8008124:	f7f9 ffa8 	bl	8002078 <HAL_GPIO_WritePin>
	      break;
 8008128:	e015      	b.n	8008156 <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 800812a:	78fb      	ldrb	r3, [r7, #3]
 800812c:	461a      	mov	r2, r3
 800812e:	2102      	movs	r1, #2
 8008130:	480b      	ldr	r0, [pc, #44]	; (8008160 <FLASH_ChipSelect_setState+0x70>)
 8008132:	f7f9 ffa1 	bl	8002078 <HAL_GPIO_WritePin>
	      break;
 8008136:	e00e      	b.n	8008156 <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 8008138:	78fb      	ldrb	r3, [r7, #3]
 800813a:	461a      	mov	r2, r3
 800813c:	2101      	movs	r1, #1
 800813e:	4809      	ldr	r0, [pc, #36]	; (8008164 <FLASH_ChipSelect_setState+0x74>)
 8008140:	f7f9 ff9a 	bl	8002078 <HAL_GPIO_WritePin>
	      break;
 8008144:	e007      	b.n	8008156 <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 8008146:	78fb      	ldrb	r3, [r7, #3]
 8008148:	461a      	mov	r2, r3
 800814a:	2110      	movs	r1, #16
 800814c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008150:	f7f9 ff92 	bl	8002078 <HAL_GPIO_WritePin>
	      break;
 8008154:	bf00      	nop
	}
}
 8008156:	bf00      	nop
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	48000800 	.word	0x48000800
 8008164:	48000400 	.word	0x48000400

08008168 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 8008170:	23d7      	movs	r3, #215	; 0xd7
 8008172:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008174:	2100      	movs	r1, #0
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7ff ffba 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 800817c:	f107 010c 	add.w	r1, r7, #12
 8008180:	2364      	movs	r3, #100	; 0x64
 8008182:	2201      	movs	r2, #1
 8008184:	4808      	ldr	r0, [pc, #32]	; (80081a8 <FLASH_GetStatusRegister+0x40>)
 8008186:	f7fc f852 	bl	800422e <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 800818a:	2364      	movs	r3, #100	; 0x64
 800818c:	2202      	movs	r2, #2
 800818e:	4907      	ldr	r1, [pc, #28]	; (80081ac <FLASH_GetStatusRegister+0x44>)
 8008190:	4805      	ldr	r0, [pc, #20]	; (80081a8 <FLASH_GetStatusRegister+0x40>)
 8008192:	f7fc f9b0 	bl	80044f6 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8008196:	2101      	movs	r1, #1
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7ff ffa9 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 800819e:	4b03      	ldr	r3, [pc, #12]	; (80081ac <FLASH_GetStatusRegister+0x44>)
}
 80081a0:	4618      	mov	r0, r3
 80081a2:	3710      	adds	r7, #16
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bd80      	pop	{r7, pc}
 80081a8:	20000980 	.word	0x20000980
 80081ac:	200006ec 	.word	0x200006ec

080081b0 <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7ff ffd5 	bl	8008168 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 80081be:	2200      	movs	r2, #0
 80081c0:	2120      	movs	r1, #32
 80081c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80081c6:	f7f9 ff57 	bl	8002078 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 80081ca:	e005      	b.n	80081d8 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7ff ffcb 	bl	8008168 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 80081d2:	2001      	movs	r0, #1
 80081d4:	f7f8 ffb2 	bl	800113c <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 80081d8:	4b07      	ldr	r3, [pc, #28]	; (80081f8 <FLASH_Delay+0x48>)
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	b25b      	sxtb	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	daf4      	bge.n	80081cc <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 80081e2:	2201      	movs	r2, #1
 80081e4:	2120      	movs	r1, #32
 80081e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80081ea:	f7f9 ff45 	bl	8002078 <HAL_GPIO_WritePin>
}
 80081ee:	bf00      	nop
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	200006ec 	.word	0x200006ec

080081fc <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 80081fc:	b480      	push	{r7}
 80081fe:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 8008200:	4b05      	ldr	r3, [pc, #20]	; (8008218 <Data_rx+0x1c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008208:	d101      	bne.n	800820e <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 800820a:	4b04      	ldr	r3, [pc, #16]	; (800821c <Data_rx+0x20>)
 800820c:	e000      	b.n	8008210 <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 800820e:	4b04      	ldr	r3, [pc, #16]	; (8008220 <Data_rx+0x24>)
	}
}
 8008210:	4618      	mov	r0, r3
 8008212:	46bd      	mov	sp, r7
 8008214:	bc80      	pop	{r7}
 8008216:	4770      	bx	lr
 8008218:	20000008 	.word	0x20000008
 800821c:	200006f0 	.word	0x200006f0
 8008220:	200007f0 	.word	0x200007f0

08008224 <FLASH_GetPageSize>:

/**
  * @DESCRIPTION Returns the current page size.
  */
int FLASH_GetPageSize()
{
 8008224:	b480      	push	{r7}
 8008226:	af00      	add	r7, sp, #0
	return _264or256; //Return Page size
 8008228:	4b02      	ldr	r3, [pc, #8]	; (8008234 <FLASH_GetPageSize+0x10>)
 800822a:	681b      	ldr	r3, [r3, #0]
}
 800822c:	4618      	mov	r0, r3
 800822e:	46bd      	mov	sp, r7
 8008230:	bc80      	pop	{r7}
 8008232:	4770      	bx	lr
 8008234:	20000008 	.word	0x20000008

08008238 <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 8008238:	b480      	push	{r7}
 800823a:	b083      	sub	sp, #12
 800823c:	af00      	add	r7, sp, #0
 800823e:	4603      	mov	r3, r0
 8008240:	71fb      	strb	r3, [r7, #7]
 8008242:	460b      	mov	r3, r1
 8008244:	71bb      	strb	r3, [r7, #6]
 8008246:	4613      	mov	r3, r2
 8008248:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 800824a:	4a07      	ldr	r2, [pc, #28]	; (8008268 <FLASH_SetAddress+0x30>)
 800824c:	79fb      	ldrb	r3, [r7, #7]
 800824e:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 8008250:	4a05      	ldr	r2, [pc, #20]	; (8008268 <FLASH_SetAddress+0x30>)
 8008252:	79bb      	ldrb	r3, [r7, #6]
 8008254:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 8008256:	4a04      	ldr	r2, [pc, #16]	; (8008268 <FLASH_SetAddress+0x30>)
 8008258:	797b      	ldrb	r3, [r7, #5]
 800825a:	7093      	strb	r3, [r2, #2]
}
 800825c:	bf00      	nop
 800825e:	370c      	adds	r7, #12
 8008260:	46bd      	mov	sp, r7
 8008262:	bc80      	pop	{r7}
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	200006e8 	.word	0x200006e8

0800826c <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 8008274:	4b16      	ldr	r3, [pc, #88]	; (80082d0 <FLASH_IncAddress+0x64>)
 8008276:	781b      	ldrb	r3, [r3, #0]
 8008278:	041a      	lsls	r2, r3, #16
 800827a:	4b15      	ldr	r3, [pc, #84]	; (80082d0 <FLASH_IncAddress+0x64>)
 800827c:	785b      	ldrb	r3, [r3, #1]
 800827e:	021b      	lsls	r3, r3, #8
 8008280:	4413      	add	r3, r2
 8008282:	4a13      	ldr	r2, [pc, #76]	; (80082d0 <FLASH_IncAddress+0x64>)
 8008284:	7892      	ldrb	r2, [r2, #2]
 8008286:	4413      	add	r3, r2
 8008288:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 800828a:	68ba      	ldr	r2, [r7, #8]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4413      	add	r3, r2
 8008290:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4a0f      	ldr	r2, [pc, #60]	; (80082d4 <FLASH_IncAddress+0x68>)
 8008296:	4293      	cmp	r3, r2
 8008298:	dd06      	ble.n	80082a8 <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	4b0e      	ldr	r3, [pc, #56]	; (80082d8 <FLASH_IncAddress+0x6c>)
 800829e:	4413      	add	r3, r2
 80082a0:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 80082a2:	4b0e      	ldr	r3, [pc, #56]	; (80082dc <FLASH_IncAddress+0x70>)
 80082a4:	2201      	movs	r2, #1
 80082a6:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	141b      	asrs	r3, r3, #16
 80082ac:	b2da      	uxtb	r2, r3
 80082ae:	4b08      	ldr	r3, [pc, #32]	; (80082d0 <FLASH_IncAddress+0x64>)
 80082b0:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	121b      	asrs	r3, r3, #8
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	4b05      	ldr	r3, [pc, #20]	; (80082d0 <FLASH_IncAddress+0x64>)
 80082ba:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	b2da      	uxtb	r2, r3
 80082c0:	4b03      	ldr	r3, [pc, #12]	; (80082d0 <FLASH_IncAddress+0x64>)
 80082c2:	709a      	strb	r2, [r3, #2]
}
 80082c4:	bf00      	nop
 80082c6:	3714      	adds	r7, #20
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bc80      	pop	{r7}
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	200006e8 	.word	0x200006e8
 80082d4:	007ffffe 	.word	0x007ffffe
 80082d8:	ff800001 	.word	0xff800001
 80082dc:	200008f8 	.word	0x200008f8

080082e0 <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 80082e4:	4b06      	ldr	r3, [pc, #24]	; (8008300 <FLASH_GetAddress+0x20>)
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	041a      	lsls	r2, r3, #16
 80082ea:	4b05      	ldr	r3, [pc, #20]	; (8008300 <FLASH_GetAddress+0x20>)
 80082ec:	785b      	ldrb	r3, [r3, #1]
 80082ee:	021b      	lsls	r3, r3, #8
 80082f0:	4413      	add	r3, r2
 80082f2:	4a03      	ldr	r2, [pc, #12]	; (8008300 <FLASH_GetAddress+0x20>)
 80082f4:	7892      	ldrb	r2, [r2, #2]
 80082f6:	4413      	add	r3, r2
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bc80      	pop	{r7}
 80082fe:	4770      	bx	lr
 8008300:	200006e8 	.word	0x200006e8

08008304 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b084      	sub	sp, #16
 8008308:	af00      	add	r7, sp, #0
 800830a:	4603      	mov	r3, r0
 800830c:	6039      	str	r1, [r7, #0]
 800830e:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 8008310:	4b0b      	ldr	r3, [pc, #44]	; (8008340 <FLASH_Is_Available+0x3c>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d001      	beq.n	800831c <FLASH_Is_Available+0x18>
	{
		return 0;
 8008318:	2300      	movs	r3, #0
 800831a:	e00c      	b.n	8008336 <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 800831c:	f7ff ffe0 	bl	80082e0 <FLASH_GetAddress>
 8008320:	4602      	mov	r2, r0
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	4413      	add	r3, r2
 8008326:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800832e:	d301      	bcc.n	8008334 <FLASH_Is_Available+0x30>
	{
		return 0;
 8008330:	2300      	movs	r3, #0
 8008332:	e000      	b.n	8008336 <FLASH_Is_Available+0x32>
	}
	return 1;
 8008334:	2301      	movs	r3, #1
}
 8008336:	4618      	mov	r0, r3
 8008338:	3710      	adds	r7, #16
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}
 800833e:	bf00      	nop
 8008340:	200008f8 	.word	0x200008f8

08008344 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 800834c:	23d2      	movs	r3, #210	; 0xd2
 800834e:	723b      	strb	r3, [r7, #8]
 8008350:	4b1a      	ldr	r3, [pc, #104]	; (80083bc <FLASH_READ_Page+0x78>)
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	727b      	strb	r3, [r7, #9]
 8008356:	4b19      	ldr	r3, [pc, #100]	; (80083bc <FLASH_READ_Page+0x78>)
 8008358:	785b      	ldrb	r3, [r3, #1]
 800835a:	72bb      	strb	r3, [r7, #10]
 800835c:	4b17      	ldr	r3, [pc, #92]	; (80083bc <FLASH_READ_Page+0x78>)
 800835e:	789b      	ldrb	r3, [r3, #2]
 8008360:	72fb      	strb	r3, [r7, #11]
 8008362:	23ff      	movs	r3, #255	; 0xff
 8008364:	733b      	strb	r3, [r7, #12]
 8008366:	23ff      	movs	r3, #255	; 0xff
 8008368:	737b      	strb	r3, [r7, #13]
 800836a:	23ff      	movs	r3, #255	; 0xff
 800836c:	73bb      	strb	r3, [r7, #14]
 800836e:	23ff      	movs	r3, #255	; 0xff
 8008370:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7ff ff1c 	bl	80081b0 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008378:	2100      	movs	r1, #0
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f7ff feb8 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 8008380:	f107 0108 	add.w	r1, r7, #8
 8008384:	f44f 7348 	mov.w	r3, #800	; 0x320
 8008388:	2208      	movs	r2, #8
 800838a:	480d      	ldr	r0, [pc, #52]	; (80083c0 <FLASH_READ_Page+0x7c>)
 800838c:	f7fb ff4f 	bl	800422e <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 8008390:	f7ff ff34 	bl	80081fc <Data_rx>
 8008394:	4601      	mov	r1, r0
 8008396:	4b0b      	ldr	r3, [pc, #44]	; (80083c4 <FLASH_READ_Page+0x80>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	b29a      	uxth	r2, r3
 800839c:	f04f 33ff 	mov.w	r3, #4294967295
 80083a0:	4807      	ldr	r0, [pc, #28]	; (80083c0 <FLASH_READ_Page+0x7c>)
 80083a2:	f7fc f8a8 	bl	80044f6 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80083a6:	2101      	movs	r1, #1
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f7ff fea1 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 80083ae:	f7ff ff25 	bl	80081fc <Data_rx>
 80083b2:	4603      	mov	r3, r0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	200006e8 	.word	0x200006e8
 80083c0:	20000980 	.word	0x20000980
 80083c4:	20000008 	.word	0x20000008

080083c8 <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d102      	bne.n	80083de <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 80083d8:	23d4      	movs	r3, #212	; 0xd4
 80083da:	73fb      	strb	r3, [r7, #15]
 80083dc:	e004      	b.n	80083e8 <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	2b02      	cmp	r3, #2
 80083e2:	d101      	bne.n	80083e8 <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 80083e4:	23d6      	movs	r3, #214	; 0xd6
 80083e6:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 80083e8:	2300      	movs	r3, #0
 80083ea:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 80083ec:	7bfb      	ldrb	r3, [r7, #15]
 80083ee:	723b      	strb	r3, [r7, #8]
 80083f0:	23ff      	movs	r3, #255	; 0xff
 80083f2:	727b      	strb	r3, [r7, #9]
 80083f4:	23ff      	movs	r3, #255	; 0xff
 80083f6:	72bb      	strb	r3, [r7, #10]
 80083f8:	7bbb      	ldrb	r3, [r7, #14]
 80083fa:	72fb      	strb	r3, [r7, #11]
 80083fc:	23ff      	movs	r3, #255	; 0xff
 80083fe:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f7ff fed5 	bl	80081b0 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008406:	2100      	movs	r1, #0
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f7ff fe71 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 800840e:	f107 0108 	add.w	r1, r7, #8
 8008412:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008416:	2205      	movs	r2, #5
 8008418:	480c      	ldr	r0, [pc, #48]	; (800844c <FLASH_READ_BufferHF+0x84>)
 800841a:	f7fb ff08 	bl	800422e <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800841e:	f7ff feed 	bl	80081fc <Data_rx>
 8008422:	4601      	mov	r1, r0
 8008424:	4b0a      	ldr	r3, [pc, #40]	; (8008450 <FLASH_READ_BufferHF+0x88>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	b29a      	uxth	r2, r3
 800842a:	f04f 33ff 	mov.w	r3, #4294967295
 800842e:	4807      	ldr	r0, [pc, #28]	; (800844c <FLASH_READ_BufferHF+0x84>)
 8008430:	f7fc f861 	bl	80044f6 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 8008434:	2101      	movs	r1, #1
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f7ff fe5a 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 800843c:	f7ff fede 	bl	80081fc <Data_rx>
 8008440:	4603      	mov	r3, r0
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	20000980 	.word	0x20000980
 8008450:	20000008 	.word	0x20000008

08008454 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
 8008460:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d102      	bne.n	800846e <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 8008468:	2358      	movs	r3, #88	; 0x58
 800846a:	75fb      	strb	r3, [r7, #23]
 800846c:	e004      	b.n	8008478 <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	2b02      	cmp	r3, #2
 8008472:	d101      	bne.n	8008478 <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 8008474:	2359      	movs	r3, #89	; 0x59
 8008476:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 8008478:	7dfb      	ldrb	r3, [r7, #23]
 800847a:	743b      	strb	r3, [r7, #16]
 800847c:	4b15      	ldr	r3, [pc, #84]	; (80084d4 <FLASH_WRITE_ReadModifyWrite+0x80>)
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	747b      	strb	r3, [r7, #17]
 8008482:	4b14      	ldr	r3, [pc, #80]	; (80084d4 <FLASH_WRITE_ReadModifyWrite+0x80>)
 8008484:	785b      	ldrb	r3, [r3, #1]
 8008486:	74bb      	strb	r3, [r7, #18]
 8008488:	4b12      	ldr	r3, [pc, #72]	; (80084d4 <FLASH_WRITE_ReadModifyWrite+0x80>)
 800848a:	789b      	ldrb	r3, [r3, #2]
 800848c:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f7ff fe8e 	bl	80081b0 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008494:	2100      	movs	r1, #0
 8008496:	68f8      	ldr	r0, [r7, #12]
 8008498:	f7ff fe2a 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800849c:	f107 0110 	add.w	r1, r7, #16
 80084a0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80084a4:	2204      	movs	r2, #4
 80084a6:	480c      	ldr	r0, [pc, #48]	; (80084d8 <FLASH_WRITE_ReadModifyWrite+0x84>)
 80084a8:	f7fb fec1 	bl	800422e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	f04f 33ff 	mov.w	r3, #4294967295
 80084b4:	6879      	ldr	r1, [r7, #4]
 80084b6:	4808      	ldr	r0, [pc, #32]	; (80084d8 <FLASH_WRITE_ReadModifyWrite+0x84>)
 80084b8:	f7fb feb9 	bl	800422e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80084bc:	2101      	movs	r1, #1
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f7ff fe16 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f86f 	bl	80085a8 <FLASH_ADDITIONAL_GetEPEbit>
 80084ca:	4603      	mov	r3, r0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3718      	adds	r7, #24
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}
 80084d4:	200006e8 	.word	0x200006e8
 80084d8:	20000980 	.word	0x20000980

080084dc <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 80084e8:	2302      	movs	r3, #2
 80084ea:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 80084ec:	7dfb      	ldrb	r3, [r7, #23]
 80084ee:	743b      	strb	r3, [r7, #16]
 80084f0:	4b15      	ldr	r3, [pc, #84]	; (8008548 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	747b      	strb	r3, [r7, #17]
 80084f6:	4b14      	ldr	r3, [pc, #80]	; (8008548 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 80084f8:	785b      	ldrb	r3, [r3, #1]
 80084fa:	74bb      	strb	r3, [r7, #18]
 80084fc:	2300      	movs	r3, #0
 80084fe:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8008500:	68f8      	ldr	r0, [r7, #12]
 8008502:	f7ff fe55 	bl	80081b0 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008506:	2100      	movs	r1, #0
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f7ff fdf1 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800850e:	f107 0110 	add.w	r1, r7, #16
 8008512:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8008516:	2204      	movs	r2, #4
 8008518:	480c      	ldr	r0, [pc, #48]	; (800854c <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800851a:	f7fb fe88 	bl	800422e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	b29a      	uxth	r2, r3
 8008522:	f04f 33ff 	mov.w	r3, #4294967295
 8008526:	68b9      	ldr	r1, [r7, #8]
 8008528:	4808      	ldr	r0, [pc, #32]	; (800854c <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800852a:	f7fb fe80 	bl	800422e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800852e:	2101      	movs	r1, #1
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f7ff fddd 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f000 f836 	bl	80085a8 <FLASH_ADDITIONAL_GetEPEbit>
 800853c:	4603      	mov	r3, r0
}
 800853e:	4618      	mov	r0, r3
 8008540:	3718      	adds	r7, #24
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	200006e8 	.word	0x200006e8
 800854c:	20000980 	.word	0x20000980

08008550 <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 8008558:	2381      	movs	r3, #129	; 0x81
 800855a:	733b      	strb	r3, [r7, #12]
 800855c:	4b10      	ldr	r3, [pc, #64]	; (80085a0 <FLASH_ERASE_Page+0x50>)
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	737b      	strb	r3, [r7, #13]
 8008562:	4b0f      	ldr	r3, [pc, #60]	; (80085a0 <FLASH_ERASE_Page+0x50>)
 8008564:	785b      	ldrb	r3, [r3, #1]
 8008566:	73bb      	strb	r3, [r7, #14]
 8008568:	23ff      	movs	r3, #255	; 0xff
 800856a:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7ff fe1f 	bl	80081b0 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8008572:	2100      	movs	r1, #0
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f7ff fdbb 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 800857a:	f107 010c 	add.w	r1, r7, #12
 800857e:	2364      	movs	r3, #100	; 0x64
 8008580:	2204      	movs	r2, #4
 8008582:	4808      	ldr	r0, [pc, #32]	; (80085a4 <FLASH_ERASE_Page+0x54>)
 8008584:	f7fb fe53 	bl	800422e <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8008588:	2101      	movs	r1, #1
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7ff fdb0 	bl	80080f0 <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 f809 	bl	80085a8 <FLASH_ADDITIONAL_GetEPEbit>
 8008596:	4603      	mov	r3, r0
}
 8008598:	4618      	mov	r0, r3
 800859a:	3710      	adds	r7, #16
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	200006e8 	.word	0x200006e8
 80085a4:	20000980 	.word	0x20000980

080085a8 <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f7ff fdd9 	bl	8008168 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 80085b6:	4b05      	ldr	r3, [pc, #20]	; (80085cc <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 80085b8:	785b      	ldrb	r3, [r3, #1]
 80085ba:	115b      	asrs	r3, r3, #5
 80085bc:	f003 0301 	and.w	r3, r3, #1
 80085c0:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 80085c2:	68fb      	ldr	r3, [r7, #12]

}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	200006ec 	.word	0x200006ec

080085d0 <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80085e6:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	2200      	movs	r2, #0
 80085ec:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80085f4:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	2200      	movs	r2, #0
 80085fa:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	2200      	movs	r2, #0
 8008600:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008608:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	2210      	movs	r2, #16
 800860e:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2200      	movs	r2, #0
 8008614:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	2200      	movs	r2, #0
 800861a:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	2200      	movs	r2, #0
 8008620:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	2207      	movs	r2, #7
 8008626:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	2200      	movs	r2, #0
 800862c:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2208      	movs	r2, #8
 8008632:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 8008634:	6838      	ldr	r0, [r7, #0]
 8008636:	f7fb fd72 	bl	800411e <HAL_SPI_Init>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d001      	beq.n	8008644 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e000      	b.n	8008646 <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 8008644:	2300      	movs	r3, #0
}
 8008646:	4618      	mov	r0, r3
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
	...

08008650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008656:	1d3b      	adds	r3, r7, #4
 8008658:	2200      	movs	r2, #0
 800865a:	601a      	str	r2, [r3, #0]
 800865c:	605a      	str	r2, [r3, #4]
 800865e:	609a      	str	r2, [r3, #8]
 8008660:	60da      	str	r2, [r3, #12]
 8008662:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 8008664:	f000 f832 	bl	80086cc <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 8008668:	f000 f89a 	bl	80087a0 <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 800866c:	230b      	movs	r3, #11
 800866e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008670:	2301      	movs	r3, #1
 8008672:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008674:	2300      	movs	r3, #0
 8008676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008678:	2300      	movs	r3, #0
 800867a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 800867c:	1d3b      	adds	r3, r7, #4
 800867e:	4619      	mov	r1, r3
 8008680:	4810      	ldr	r0, [pc, #64]	; (80086c4 <MX_GPIO_Init+0x74>)
 8008682:	f7f9 fa5f 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 8008686:	2310      	movs	r3, #16
 8008688:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800868a:	2301      	movs	r3, #1
 800868c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800868e:	2300      	movs	r3, #0
 8008690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008692:	2300      	movs	r3, #0
 8008694:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 8008696:	1d3b      	adds	r3, r7, #4
 8008698:	4619      	mov	r1, r3
 800869a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800869e:	f7f9 fa51 	bl	8001b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 80086a2:	2301      	movs	r3, #1
 80086a4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80086a6:	2301      	movs	r3, #1
 80086a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086aa:	2300      	movs	r3, #0
 80086ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086ae:	2300      	movs	r3, #0
 80086b0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 80086b2:	1d3b      	adds	r3, r7, #4
 80086b4:	4619      	mov	r1, r3
 80086b6:	4804      	ldr	r0, [pc, #16]	; (80086c8 <MX_GPIO_Init+0x78>)
 80086b8:	f7f9 fa44 	bl	8001b44 <HAL_GPIO_Init>

}
 80086bc:	bf00      	nop
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	48000800 	.word	0x48000800
 80086c8:	48000400 	.word	0x48000400

080086cc <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b089      	sub	sp, #36	; 0x24
 80086d0:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 80086d2:	4a32      	ldr	r2, [pc, #200]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086d4:	4b31      	ldr	r3, [pc, #196]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086d8:	f043 0301 	orr.w	r3, r3, #1
 80086dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086de:	4b2f      	ldr	r3, [pc, #188]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086e2:	f003 0301 	and.w	r3, r3, #1
 80086e6:	61fb      	str	r3, [r7, #28]
 80086e8:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 80086ea:	4a2c      	ldr	r2, [pc, #176]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086ec:	4b2b      	ldr	r3, [pc, #172]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086f0:	f043 0302 	orr.w	r3, r3, #2
 80086f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086f6:	4b29      	ldr	r3, [pc, #164]	; (800879c <GPIO_RCC_Init+0xd0>)
 80086f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	61bb      	str	r3, [r7, #24]
 8008700:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008702:	4a26      	ldr	r2, [pc, #152]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008704:	4b25      	ldr	r3, [pc, #148]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008708:	f043 0304 	orr.w	r3, r3, #4
 800870c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800870e:	4b23      	ldr	r3, [pc, #140]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008712:	f003 0304 	and.w	r3, r3, #4
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 800871a:	4a20      	ldr	r2, [pc, #128]	; (800879c <GPIO_RCC_Init+0xd0>)
 800871c:	4b1f      	ldr	r3, [pc, #124]	; (800879c <GPIO_RCC_Init+0xd0>)
 800871e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008720:	f043 0308 	orr.w	r3, r3, #8
 8008724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008726:	4b1d      	ldr	r3, [pc, #116]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800872a:	f003 0308 	and.w	r3, r3, #8
 800872e:	613b      	str	r3, [r7, #16]
 8008730:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008732:	4a1a      	ldr	r2, [pc, #104]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008734:	4b19      	ldr	r3, [pc, #100]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008736:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008738:	f043 0310 	orr.w	r3, r3, #16
 800873c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800873e:	4b17      	ldr	r3, [pc, #92]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008742:	f003 0310 	and.w	r3, r3, #16
 8008746:	60fb      	str	r3, [r7, #12]
 8008748:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 800874a:	4a14      	ldr	r2, [pc, #80]	; (800879c <GPIO_RCC_Init+0xd0>)
 800874c:	4b13      	ldr	r3, [pc, #76]	; (800879c <GPIO_RCC_Init+0xd0>)
 800874e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008750:	f043 0320 	orr.w	r3, r3, #32
 8008754:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008756:	4b11      	ldr	r3, [pc, #68]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800875a:	f003 0320 	and.w	r3, r3, #32
 800875e:	60bb      	str	r3, [r7, #8]
 8008760:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008762:	4a0e      	ldr	r2, [pc, #56]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008764:	4b0d      	ldr	r3, [pc, #52]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800876c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800876e:	4b0b      	ldr	r3, [pc, #44]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008776:	607b      	str	r3, [r7, #4]
 8008778:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 800877a:	4a08      	ldr	r2, [pc, #32]	; (800879c <GPIO_RCC_Init+0xd0>)
 800877c:	4b07      	ldr	r3, [pc, #28]	; (800879c <GPIO_RCC_Init+0xd0>)
 800877e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008784:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008786:	4b05      	ldr	r3, [pc, #20]	; (800879c <GPIO_RCC_Init+0xd0>)
 8008788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800878a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 8008792:	bf00      	nop
 8008794:	3724      	adds	r7, #36	; 0x24
 8008796:	46bd      	mov	sp, r7
 8008798:	bc80      	pop	{r7}
 800879a:	4770      	bx	lr
 800879c:	40021000 	.word	0x40021000

080087a0 <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 80087a4:	2201      	movs	r2, #1
 80087a6:	2110      	movs	r1, #16
 80087a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80087ac:	f7f9 fc64 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 80087b0:	2200      	movs	r2, #0
 80087b2:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80087b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80087ba:	f7f9 fc5d 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 80087be:	2201      	movs	r2, #1
 80087c0:	2101      	movs	r1, #1
 80087c2:	4826      	ldr	r0, [pc, #152]	; (800885c <GPIO_PIN_STATE_Init+0xbc>)
 80087c4:	f7f9 fc58 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 80087c8:	2200      	movs	r2, #0
 80087ca:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 80087ce:	4823      	ldr	r0, [pc, #140]	; (800885c <GPIO_PIN_STATE_Init+0xbc>)
 80087d0:	f7f9 fc52 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 80087d4:	2201      	movs	r2, #1
 80087d6:	210b      	movs	r1, #11
 80087d8:	4821      	ldr	r0, [pc, #132]	; (8008860 <GPIO_PIN_STATE_Init+0xc0>)
 80087da:	f7f9 fc4d 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 80087de:	2200      	movs	r2, #0
 80087e0:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 80087e4:	481e      	ldr	r0, [pc, #120]	; (8008860 <GPIO_PIN_STATE_Init+0xc0>)
 80087e6:	f7f9 fc47 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 80087ea:	2201      	movs	r2, #1
 80087ec:	2100      	movs	r1, #0
 80087ee:	481d      	ldr	r0, [pc, #116]	; (8008864 <GPIO_PIN_STATE_Init+0xc4>)
 80087f0:	f7f9 fc42 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 80087f4:	2200      	movs	r2, #0
 80087f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80087fa:	481a      	ldr	r0, [pc, #104]	; (8008864 <GPIO_PIN_STATE_Init+0xc4>)
 80087fc:	f7f9 fc3c 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 8008800:	2201      	movs	r2, #1
 8008802:	2100      	movs	r1, #0
 8008804:	4818      	ldr	r0, [pc, #96]	; (8008868 <GPIO_PIN_STATE_Init+0xc8>)
 8008806:	f7f9 fc37 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 800880a:	2200      	movs	r2, #0
 800880c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008810:	4815      	ldr	r0, [pc, #84]	; (8008868 <GPIO_PIN_STATE_Init+0xc8>)
 8008812:	f7f9 fc31 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 8008816:	2201      	movs	r2, #1
 8008818:	2100      	movs	r1, #0
 800881a:	4814      	ldr	r0, [pc, #80]	; (800886c <GPIO_PIN_STATE_Init+0xcc>)
 800881c:	f7f9 fc2c 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 8008820:	2200      	movs	r2, #0
 8008822:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008826:	4811      	ldr	r0, [pc, #68]	; (800886c <GPIO_PIN_STATE_Init+0xcc>)
 8008828:	f7f9 fc26 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 800882c:	2201      	movs	r2, #1
 800882e:	2100      	movs	r1, #0
 8008830:	480d      	ldr	r0, [pc, #52]	; (8008868 <GPIO_PIN_STATE_Init+0xc8>)
 8008832:	f7f9 fc21 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 8008836:	2200      	movs	r2, #0
 8008838:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800883c:	480a      	ldr	r0, [pc, #40]	; (8008868 <GPIO_PIN_STATE_Init+0xc8>)
 800883e:	f7f9 fc1b 	bl	8002078 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 8008842:	2201      	movs	r2, #1
 8008844:	2100      	movs	r1, #0
 8008846:	4809      	ldr	r0, [pc, #36]	; (800886c <GPIO_PIN_STATE_Init+0xcc>)
 8008848:	f7f9 fc16 	bl	8002078 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 800884c:	2200      	movs	r2, #0
 800884e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008852:	4806      	ldr	r0, [pc, #24]	; (800886c <GPIO_PIN_STATE_Init+0xcc>)
 8008854:	f7f9 fc10 	bl	8002078 <HAL_GPIO_WritePin>

}
 8008858:	bf00      	nop
 800885a:	bd80      	pop	{r7, pc}
 800885c:	48000400 	.word	0x48000400
 8008860:	48000800 	.word	0x48000800
 8008864:	48000c00 	.word	0x48000c00
 8008868:	48001000 	.word	0x48001000
 800886c:	48001400 	.word	0x48001400

08008870 <MX_SPI1_Init>:
 * @brief SPI Init Function
 * @param non
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef MX_SPI1_Init(void)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = BMP_SPI_PORT;
 8008874:	4b1b      	ldr	r3, [pc, #108]	; (80088e4 <MX_SPI1_Init+0x74>)
 8008876:	4a1c      	ldr	r2, [pc, #112]	; (80088e8 <MX_SPI1_Init+0x78>)
 8008878:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800887a:	4b1a      	ldr	r3, [pc, #104]	; (80088e4 <MX_SPI1_Init+0x74>)
 800887c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008880:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8008882:	4b18      	ldr	r3, [pc, #96]	; (80088e4 <MX_SPI1_Init+0x74>)
 8008884:	2200      	movs	r2, #0
 8008886:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8008888:	4b16      	ldr	r3, [pc, #88]	; (80088e4 <MX_SPI1_Init+0x74>)
 800888a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800888e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008890:	4b14      	ldr	r3, [pc, #80]	; (80088e4 <MX_SPI1_Init+0x74>)
 8008892:	2200      	movs	r2, #0
 8008894:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008896:	4b13      	ldr	r3, [pc, #76]	; (80088e4 <MX_SPI1_Init+0x74>)
 8008898:	2200      	movs	r2, #0
 800889a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800889c:	4b11      	ldr	r3, [pc, #68]	; (80088e4 <MX_SPI1_Init+0x74>)
 800889e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80088a4:	4b0f      	ldr	r3, [pc, #60]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088a6:	2228      	movs	r2, #40	; 0x28
 80088a8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80088aa:	4b0e      	ldr	r3, [pc, #56]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088ac:	2200      	movs	r2, #0
 80088ae:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80088b0:	4b0c      	ldr	r3, [pc, #48]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088b6:	4b0b      	ldr	r3, [pc, #44]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80088bc:	4b09      	ldr	r3, [pc, #36]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088be:	2207      	movs	r2, #7
 80088c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80088c2:	4b08      	ldr	r3, [pc, #32]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088c4:	2200      	movs	r2, #0
 80088c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80088c8:	4b06      	ldr	r3, [pc, #24]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088ca:	2208      	movs	r2, #8
 80088cc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80088ce:	4805      	ldr	r0, [pc, #20]	; (80088e4 <MX_SPI1_Init+0x74>)
 80088d0:	f7fb fc25 	bl	800411e <HAL_SPI_Init>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d001      	beq.n	80088de <MX_SPI1_Init+0x6e>
  {
    return HAL_ERROR;
 80088da:	2301      	movs	r3, #1
 80088dc:	e000      	b.n	80088e0 <MX_SPI1_Init+0x70>
  }
  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	bd80      	pop	{r7, pc}
 80088e4:	20000a08 	.word	0x20000a08
 80088e8:	40013000 	.word	0x40013000

080088ec <Init_Control_Pins>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void Init_Control_Pins(void)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b086      	sub	sp, #24
 80088f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80088f2:	1d3b      	adds	r3, r7, #4
 80088f4:	2200      	movs	r2, #0
 80088f6:	601a      	str	r2, [r3, #0]
 80088f8:	605a      	str	r2, [r3, #4]
 80088fa:	609a      	str	r2, [r3, #8]
 80088fc:	60da      	str	r2, [r3, #12]
 80088fe:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008900:	4a12      	ldr	r2, [pc, #72]	; (800894c <Init_Control_Pins+0x60>)
 8008902:	4b12      	ldr	r3, [pc, #72]	; (800894c <Init_Control_Pins+0x60>)
 8008904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008906:	f043 0301 	orr.w	r3, r3, #1
 800890a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800890c:	4b0f      	ldr	r3, [pc, #60]	; (800894c <Init_Control_Pins+0x60>)
 800890e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008910:	f003 0301 	and.w	r3, r3, #1
 8008914:	603b      	str	r3, [r7, #0]
 8008916:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8008918:	2201      	movs	r2, #1
 800891a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800891e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008922:	f7f9 fba9 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8008926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800892a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800892c:	2301      	movs	r3, #1
 800892e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008930:	2301      	movs	r3, #1
 8008932:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008934:	2303      	movs	r3, #3
 8008936:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8008938:	1d3b      	adds	r3, r7, #4
 800893a:	4619      	mov	r1, r3
 800893c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008940:	f7f9 f900 	bl	8001b44 <HAL_GPIO_Init>

}
 8008944:	bf00      	nop
 8008946:	3718      	adds	r7, #24
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}
 800894c:	40021000 	.word	0x40021000

08008950 <BMP280_Init>:
 * 		   BMP280_Init_Preset_Mode(), BMP280_Init_Custom()
 * @param: BMP_InitStruct - struct containing the configuration values for initialising the sensor
 * @retval BMPStatus_t - return value showing the status of the function for error handling
 */
BMPStatus_t BMP280_Init(BMP_Init_Typedef * BMP_InitStruct)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
	//initialise SPI peripheral and control pins
	  MX_SPI1_Init();
 8008958:	f7ff ff8a 	bl	8008870 <MX_SPI1_Init>
	  Init_Control_Pins();
 800895c:	f7ff ffc6 	bl	80088ec <Init_Control_Pins>
	//first attach an spi handler to the bmp sensor
#ifdef USE_SPI_1
		bmp.bmp_spi = &hspi1;
 8008960:	4b2f      	ldr	r3, [pc, #188]	; (8008a20 <BMP280_Init+0xd0>)
 8008962:	4a30      	ldr	r2, [pc, #192]	; (8008a24 <BMP280_Init+0xd4>)
 8008964:	621a      	str	r2, [r3, #32]
		bmp.bmp_spi = &hspi2;
#elif USE_SPI_3
		bmp.bmp_spi = &hspi3;
#endif
	//read device id to ensure device is online and functioning
		uint8_t dev_id = 0;
 8008966:	2300      	movs	r3, #0
 8008968:	73bb      	strb	r3, [r7, #14]
		uint8_t flag = BMP280_Get_ID(&dev_id);
 800896a:	f107 030e 	add.w	r3, r7, #14
 800896e:	4618      	mov	r0, r3
 8008970:	f000 f982 	bl	8008c78 <BMP280_Get_ID>
 8008974:	4603      	mov	r3, r0
 8008976:	73fb      	strb	r3, [r7, #15]
		if( flag!= BMP_OK)
 8008978:	7bfb      	ldrb	r3, [r7, #15]
 800897a:	2b09      	cmp	r3, #9
 800897c:	d001      	beq.n	8008982 <BMP280_Init+0x32>
		{
			return flag;
 800897e:	7bfb      	ldrb	r3, [r7, #15]
 8008980:	e04a      	b.n	8008a18 <BMP280_Init+0xc8>
		}
		//check device ID matches
		if(dev_id != BMP280_ID)
 8008982:	7bbb      	ldrb	r3, [r7, #14]
 8008984:	2b58      	cmp	r3, #88	; 0x58
 8008986:	d001      	beq.n	800898c <BMP280_Init+0x3c>
		{
			return BMP_DEVICE_CHECK_ERROR;
 8008988:	2303      	movs	r3, #3
 800898a:	e045      	b.n	8008a18 <BMP280_Init+0xc8>
		}
		//soft reset
		BMP280_Reset();
 800898c:	f000 f891 	bl	8008ab2 <BMP280_Reset>
		//read factory trim values
		BMP280_Get_FactoryTrim(&bmp.Factory_Trim);
 8008990:	4825      	ldr	r0, [pc, #148]	; (8008a28 <BMP280_Init+0xd8>)
 8008992:	f000 f97f 	bl	8008c94 <BMP280_Get_FactoryTrim>
		//get init data
		bmp.Init = *BMP_InitStruct;
 8008996:	4b22      	ldr	r3, [pc, #136]	; (8008a20 <BMP280_Init+0xd0>)
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	6810      	ldr	r0, [r2, #0]
 800899c:	6018      	str	r0, [r3, #0]
 800899e:	7912      	ldrb	r2, [r2, #4]
 80089a0:	711a      	strb	r2, [r3, #4]
		//write data to ctrl_meas register
		uint8_t ctrlmeasbyte = bmp.Init.BMP_Pressure_OverSample | bmp.Init.BMP_Temperature_OverSample;
 80089a2:	4b1f      	ldr	r3, [pc, #124]	; (8008a20 <BMP280_Init+0xd0>)
 80089a4:	785a      	ldrb	r2, [r3, #1]
 80089a6:	4b1e      	ldr	r3, [pc, #120]	; (8008a20 <BMP280_Init+0xd0>)
 80089a8:	789b      	ldrb	r3, [r3, #2]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	737b      	strb	r3, [r7, #13]
		uint8_t configbyte = bmp.Init.BMP_t_Standby | bmp.Init.BMP_IIR_FILTER_COEFFICIENTS;
 80089b0:	4b1b      	ldr	r3, [pc, #108]	; (8008a20 <BMP280_Init+0xd0>)
 80089b2:	78da      	ldrb	r2, [r3, #3]
 80089b4:	4b1a      	ldr	r3, [pc, #104]	; (8008a20 <BMP280_Init+0xd0>)
 80089b6:	791b      	ldrb	r3, [r3, #4]
 80089b8:	4313      	orrs	r3, r2
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	733b      	strb	r3, [r7, #12]
		flag = BMP280_Write_Register(ctrl_meas,1,&ctrlmeasbyte);
 80089be:	f107 030d 	add.w	r3, r7, #13
 80089c2:	461a      	mov	r2, r3
 80089c4:	2101      	movs	r1, #1
 80089c6:	20f4      	movs	r0, #244	; 0xf4
 80089c8:	f000 f8ba 	bl	8008b40 <BMP280_Write_Register>
 80089cc:	4603      	mov	r3, r0
 80089ce:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
 80089d2:	2b09      	cmp	r3, #9
 80089d4:	d001      	beq.n	80089da <BMP280_Init+0x8a>
		{
			return flag;
 80089d6:	7bfb      	ldrb	r3, [r7, #15]
 80089d8:	e01e      	b.n	8008a18 <BMP280_Init+0xc8>
		}
		flag = BMP280_Write_Register(config,1,&configbyte);
 80089da:	f107 030c 	add.w	r3, r7, #12
 80089de:	461a      	mov	r2, r3
 80089e0:	2101      	movs	r1, #1
 80089e2:	20f5      	movs	r0, #245	; 0xf5
 80089e4:	f000 f8ac 	bl	8008b40 <BMP280_Write_Register>
 80089e8:	4603      	mov	r3, r0
 80089ea:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	2b09      	cmp	r3, #9
 80089f0:	d001      	beq.n	80089f6 <BMP280_Init+0xa6>
		{
			return flag;
 80089f2:	7bfb      	ldrb	r3, [r7, #15]
 80089f4:	e010      	b.n	8008a18 <BMP280_Init+0xc8>
		}

		//in a seperate write, configure the power mode
		if(bmp.Init.BMP_Power_Mode != BMP280_CTRLMEAS_MODE_SLEEP)
 80089f6:	4b0a      	ldr	r3, [pc, #40]	; (8008a20 <BMP280_Init+0xd0>)
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00b      	beq.n	8008a16 <BMP280_Init+0xc6>
		{
			flag = BMP280_Set_PowerMode(bmp.Init.BMP_Power_Mode);
 80089fe:	4b08      	ldr	r3, [pc, #32]	; (8008a20 <BMP280_Init+0xd0>)
 8008a00:	781b      	ldrb	r3, [r3, #0]
 8008a02:	4618      	mov	r0, r3
 8008a04:	f000 f86d 	bl	8008ae2 <BMP280_Set_PowerMode>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	73fb      	strb	r3, [r7, #15]
			if(flag != BMP_OK)
 8008a0c:	7bfb      	ldrb	r3, [r7, #15]
 8008a0e:	2b09      	cmp	r3, #9
 8008a10:	d001      	beq.n	8008a16 <BMP280_Init+0xc6>
			{
				return BMP_POWER_CONFIG_ERROR;
 8008a12:	2307      	movs	r3, #7
 8008a14:	e000      	b.n	8008a18 <BMP280_Init+0xc8>
			}
		}
		return BMP_OK;
 8008a16:	2309      	movs	r3, #9
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3710      	adds	r7, #16
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	200009e4 	.word	0x200009e4
 8008a24:	20000a08 	.word	0x20000a08
 8008a28:	200009ec 	.word	0x200009ec

08008a2c <BMP280_Init_Preset_Mode>:
 * @param BMP_InitStruct
 *
 * @retval none
 */
void BMP280_Init_Preset_Mode(BMP_Opp_Mode_t BMP_MODE, BMP_Init_Typedef* BMP_InitStruct)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	4603      	mov	r3, r0
 8008a34:	6039      	str	r1, [r7, #0]
 8008a36:	71fb      	strb	r3, [r7, #7]
	switch(BMP_MODE)
 8008a38:	79fb      	ldrb	r3, [r7, #7]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d014      	beq.n	8008a68 <BMP280_Init_Preset_Mode+0x3c>
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d022      	beq.n	8008a88 <BMP280_Init_Preset_Mode+0x5c>
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d000      	beq.n	8008a48 <BMP280_Init_Preset_Mode+0x1c>
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
			BMP_InitStruct->BMP_t_Standby = 0;
			break;
		default:
			break;
 8008a46:	e02f      	b.n	8008aa8 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2203      	movs	r2, #3
 8008a4c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_16;
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	2214      	movs	r2, #20
 8008a52:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_2;
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	2240      	movs	r2, #64	; 0x40
 8008a58:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_4;
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	2208      	movs	r2, #8
 8008a5e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_62_5;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	2220      	movs	r2, #32
 8008a64:	70da      	strb	r2, [r3, #3]
			break;
 8008a66:	e01f      	b.n	8008aa8 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	2203      	movs	r2, #3
 8008a6c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_4;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	220c      	movs	r2, #12
 8008a72:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2220      	movs	r2, #32
 8008a78:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_16;
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	2210      	movs	r2, #16
 8008a7e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_0_5;
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	2200      	movs	r2, #0
 8008a84:	70da      	strb	r2, [r3, #3]
			break;
 8008a86:	e00f      	b.n	8008aa8 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2204      	movs	r2, #4
 8008a92:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	2220      	movs	r2, #32
 8008a98:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = 0;
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	70da      	strb	r2, [r3, #3]
			break;
 8008aa6:	bf00      	nop
	}
}
 8008aa8:	bf00      	nop
 8008aaa:	370c      	adds	r7, #12
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bc80      	pop	{r7}
 8008ab0:	4770      	bx	lr

08008ab2 <BMP280_Reset>:
 * @param none
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Reset(void)
{
 8008ab2:	b580      	push	{r7, lr}
 8008ab4:	b082      	sub	sp, #8
 8008ab6:	af00      	add	r7, sp, #0
	uint8_t data = BMP280_Soft_Reset&0xFF;
 8008ab8:	23b6      	movs	r3, #182	; 0xb6
 8008aba:	71fb      	strb	r3, [r7, #7]
	if(BMP280_Write_Register(Sreset,1,&data) != BMP_OK)
 8008abc:	1dfb      	adds	r3, r7, #7
 8008abe:	461a      	mov	r2, r3
 8008ac0:	2101      	movs	r1, #1
 8008ac2:	20e0      	movs	r0, #224	; 0xe0
 8008ac4:	f000 f83c 	bl	8008b40 <BMP280_Write_Register>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	2b09      	cmp	r3, #9
 8008acc:	d001      	beq.n	8008ad2 <BMP280_Reset+0x20>
	{
		return BMP_RESET_ERROR;
 8008ace:	2302      	movs	r3, #2
 8008ad0:	e003      	b.n	8008ada <BMP280_Reset+0x28>
	}
	HAL_Delay(4);
 8008ad2:	2004      	movs	r0, #4
 8008ad4:	f7f8 fb32 	bl	800113c <HAL_Delay>

	return BMP_OK;
 8008ad8:	2309      	movs	r3, #9
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3708      	adds	r7, #8
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <BMP280_Set_PowerMode>:
 * @param mode
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Set_PowerMode(uint8_t mode)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b084      	sub	sp, #16
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	4603      	mov	r3, r0
 8008aea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg =0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Read_Register(ctrl_meas,1,&reg) != BMP_OK)
 8008af0:	f107 030f 	add.w	r3, r7, #15
 8008af4:	461a      	mov	r2, r3
 8008af6:	2101      	movs	r1, #1
 8008af8:	20f4      	movs	r0, #244	; 0xf4
 8008afa:	f000 f86f 	bl	8008bdc <BMP280_Read_Register>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b09      	cmp	r3, #9
 8008b02:	d001      	beq.n	8008b08 <BMP280_Set_PowerMode+0x26>
	{
		return BMP_SPI_READ_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	e016      	b.n	8008b36 <BMP280_Set_PowerMode+0x54>
	}
	//clear the old settings
	reg &= 0b11111100;
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	f023 0303 	bic.w	r3, r3, #3
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	73fb      	strb	r3, [r7, #15]
	//configure the new mode
	reg |= mode;
 8008b12:	7bfa      	ldrb	r2, [r7, #15]
 8008b14:	79fb      	ldrb	r3, [r7, #7]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Write_Register(ctrl_meas,1,&reg) != BMP_OK)
 8008b1c:	f107 030f 	add.w	r3, r7, #15
 8008b20:	461a      	mov	r2, r3
 8008b22:	2101      	movs	r1, #1
 8008b24:	20f4      	movs	r0, #244	; 0xf4
 8008b26:	f000 f80b 	bl	8008b40 <BMP280_Write_Register>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b09      	cmp	r3, #9
 8008b2e:	d001      	beq.n	8008b34 <BMP280_Set_PowerMode+0x52>
	{
		return BMP_Config_Error;
 8008b30:	2304      	movs	r3, #4
 8008b32:	e000      	b.n	8008b36 <BMP280_Set_PowerMode+0x54>
	}
	return BMP_OK;
 8008b34:	2309      	movs	r3, #9
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
	...

08008b40 <BMP280_Write_Register>:
 * @param data
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Write_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	4603      	mov	r3, r0
 8008b48:	60b9      	str	r1, [r7, #8]
 8008b4a:	607a      	str	r2, [r7, #4]
 8008b4c:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = reg & BMP280_SPI_WRITE;
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
 8008b50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	75fb      	strb	r3, [r7, #23]
	__SPI_CS_ENABLE();
 8008b58:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008b5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b66:	6153      	str	r3, [r2, #20]
	 if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) != HAL_OK)
 8008b68:	4b1b      	ldr	r3, [pc, #108]	; (8008bd8 <BMP280_Write_Register+0x98>)
 8008b6a:	6a18      	ldr	r0, [r3, #32]
 8008b6c:	f107 0117 	add.w	r1, r7, #23
 8008b70:	2364      	movs	r3, #100	; 0x64
 8008b72:	2201      	movs	r2, #1
 8008b74:	f7fb fb5b 	bl	800422e <HAL_SPI_Transmit>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d009      	beq.n	8008b92 <BMP280_Write_Register+0x52>
	{
		 __SPI_CS_DISABLE();
 8008b7e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008b82:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008b86:	695b      	ldr	r3, [r3, #20]
 8008b88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008b8c:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	e01d      	b.n	8008bce <BMP280_Write_Register+0x8e>
	}
	 if(HAL_SPI_Transmit(bmp.bmp_spi,data,size,100) != HAL_OK)
 8008b92:	4b11      	ldr	r3, [pc, #68]	; (8008bd8 <BMP280_Write_Register+0x98>)
 8008b94:	6a18      	ldr	r0, [r3, #32]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	2364      	movs	r3, #100	; 0x64
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	f7fb fb46 	bl	800422e <HAL_SPI_Transmit>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d009      	beq.n	8008bbc <BMP280_Write_Register+0x7c>
	 {	 __SPI_CS_DISABLE();
 8008ba8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008bac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008bb0:	695b      	ldr	r3, [r3, #20]
 8008bb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008bb6:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	e008      	b.n	8008bce <BMP280_Write_Register+0x8e>
	 }
	 __SPI_CS_DISABLE();
 8008bbc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008bc0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008bca:	6153      	str	r3, [r2, #20]
	 return BMP_OK;
 8008bcc:	2309      	movs	r3, #9
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	200009e4 	.word	0x200009e4

08008bdc <BMP280_Read_Register>:
 * @param data
 *
 * @retval none
 */
BMPStatus_t BMP280_Read_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b086      	sub	sp, #24
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	4603      	mov	r3, r0
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	607a      	str	r2, [r7, #4]
 8008be8:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = reg | BMP280_SPI_READ;
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	75fb      	strb	r3, [r7, #23]
  	  __SPI_CS_ENABLE();
 8008bf4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008bf8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c02:	6153      	str	r3, [r2, #20]
	  if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) == HAL_OK)
 8008c04:	4b1b      	ldr	r3, [pc, #108]	; (8008c74 <BMP280_Read_Register+0x98>)
 8008c06:	6a18      	ldr	r0, [r3, #32]
 8008c08:	f107 0117 	add.w	r1, r7, #23
 8008c0c:	2364      	movs	r3, #100	; 0x64
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f7fb fb0d 	bl	800422e <HAL_SPI_Transmit>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d114      	bne.n	8008c44 <BMP280_Read_Register+0x68>
	  {
		  if(HAL_SPI_Receive(bmp.bmp_spi,data,size,100) != HAL_OK)
 8008c1a:	4b16      	ldr	r3, [pc, #88]	; (8008c74 <BMP280_Read_Register+0x98>)
 8008c1c:	6a18      	ldr	r0, [r3, #32]
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	b29a      	uxth	r2, r3
 8008c22:	2364      	movs	r3, #100	; 0x64
 8008c24:	6879      	ldr	r1, [r7, #4]
 8008c26:	f7fb fc66 	bl	80044f6 <HAL_SPI_Receive>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d013      	beq.n	8008c58 <BMP280_Read_Register+0x7c>
		  {
			  __SPI_CS_DISABLE();
 8008c30:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008c34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c38:	695b      	ldr	r3, [r3, #20]
 8008c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008c3e:	6153      	str	r3, [r2, #20]
			  return BMP_SPI_READ_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e012      	b.n	8008c6a <BMP280_Read_Register+0x8e>
		  }

	  }else
		  {
		  __SPI_CS_DISABLE();
 8008c44:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008c48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c4c:	695b      	ldr	r3, [r3, #20]
 8008c4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008c52:	6153      	str	r3, [r2, #20]
		  return BMP_SPI_WRITE_ERROR;
 8008c54:	2300      	movs	r3, #0
 8008c56:	e008      	b.n	8008c6a <BMP280_Read_Register+0x8e>
		  }

	  __SPI_CS_DISABLE();
 8008c58:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8008c5c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008c60:	695b      	ldr	r3, [r3, #20]
 8008c62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008c66:	6153      	str	r3, [r2, #20]
	  return BMP_OK;
 8008c68:	2309      	movs	r3, #9
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	200009e4 	.word	0x200009e4

08008c78 <BMP280_Get_ID>:
 * @param dev_id
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_ID(uint8_t* dev_id)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
	 return BMP280_Read_Register(id,1,dev_id);
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	2101      	movs	r1, #1
 8008c84:	20d0      	movs	r0, #208	; 0xd0
 8008c86:	f7ff ffa9 	bl	8008bdc <BMP280_Read_Register>
 8008c8a:	4603      	mov	r3, r0
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <BMP280_Get_FactoryTrim>:
 * @param bmpt
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_FactoryTrim( BMP280_trim_t *bmpt)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b088      	sub	sp, #32
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
	uint8_t trim[24]= {0};
 8008c9c:	f107 0308 	add.w	r3, r7, #8
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	601a      	str	r2, [r3, #0]
 8008ca4:	605a      	str	r2, [r3, #4]
 8008ca6:	609a      	str	r2, [r3, #8]
 8008ca8:	60da      	str	r2, [r3, #12]
 8008caa:	611a      	str	r2, [r3, #16]
 8008cac:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,24,trim);
 8008cae:	f107 0308 	add.w	r3, r7, #8
 8008cb2:	461a      	mov	r2, r3
 8008cb4:	2118      	movs	r1, #24
 8008cb6:	2088      	movs	r0, #136	; 0x88
 8008cb8:	f7ff ff90 	bl	8008bdc <BMP280_Read_Register>
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 8008cbc:	7a7b      	ldrb	r3, [r7, #9]
 8008cbe:	021b      	lsls	r3, r3, #8
 8008cc0:	b21a      	sxth	r2, r3
 8008cc2:	7a3b      	ldrb	r3, [r7, #8]
 8008cc4:	b21b      	sxth	r3, r3
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	b21b      	sxth	r3, r3
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 8008cd0:	7afb      	ldrb	r3, [r7, #11]
 8008cd2:	021b      	lsls	r3, r3, #8
 8008cd4:	b21a      	sxth	r2, r3
 8008cd6:	7abb      	ldrb	r3, [r7, #10]
 8008cd8:	b21b      	sxth	r3, r3
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	b21a      	sxth	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 8008ce2:	7b7b      	ldrb	r3, [r7, #13]
 8008ce4:	b25b      	sxtb	r3, r3
 8008ce6:	021b      	lsls	r3, r3, #8
 8008ce8:	b21a      	sxth	r2, r3
 8008cea:	7b3b      	ldrb	r3, [r7, #12]
 8008cec:	b25b      	sxtb	r3, r3
 8008cee:	b21b      	sxth	r3, r3
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	b21a      	sxth	r2, r3
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 8008cf8:	7bfb      	ldrb	r3, [r7, #15]
 8008cfa:	021b      	lsls	r3, r3, #8
 8008cfc:	b21a      	sxth	r2, r3
 8008cfe:	7bbb      	ldrb	r3, [r7, #14]
 8008d00:	b21b      	sxth	r3, r3
 8008d02:	4313      	orrs	r3, r2
 8008d04:	b21b      	sxth	r3, r3
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 8008d0c:	7c7b      	ldrb	r3, [r7, #17]
 8008d0e:	021b      	lsls	r3, r3, #8
 8008d10:	b21a      	sxth	r2, r3
 8008d12:	7c3b      	ldrb	r3, [r7, #16]
 8008d14:	b21b      	sxth	r3, r3
 8008d16:	4313      	orrs	r3, r2
 8008d18:	b21a      	sxth	r2, r3
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 8008d1e:	7cfb      	ldrb	r3, [r7, #19]
 8008d20:	021b      	lsls	r3, r3, #8
 8008d22:	b21a      	sxth	r2, r3
 8008d24:	7cbb      	ldrb	r3, [r7, #18]
 8008d26:	b21b      	sxth	r3, r3
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	b21a      	sxth	r2, r3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 8008d30:	7d7b      	ldrb	r3, [r7, #21]
 8008d32:	021b      	lsls	r3, r3, #8
 8008d34:	b21a      	sxth	r2, r3
 8008d36:	7d3b      	ldrb	r3, [r7, #20]
 8008d38:	b21b      	sxth	r3, r3
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	b21a      	sxth	r2, r3
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 8008d42:	7dfb      	ldrb	r3, [r7, #23]
 8008d44:	021b      	lsls	r3, r3, #8
 8008d46:	b21a      	sxth	r2, r3
 8008d48:	7dbb      	ldrb	r3, [r7, #22]
 8008d4a:	b21b      	sxth	r3, r3
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	b21a      	sxth	r2, r3
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 8008d54:	7e7b      	ldrb	r3, [r7, #25]
 8008d56:	021b      	lsls	r3, r3, #8
 8008d58:	b21a      	sxth	r2, r3
 8008d5a:	7e3b      	ldrb	r3, [r7, #24]
 8008d5c:	b21b      	sxth	r3, r3
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	b21a      	sxth	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 8008d66:	7efb      	ldrb	r3, [r7, #27]
 8008d68:	021b      	lsls	r3, r3, #8
 8008d6a:	b21a      	sxth	r2, r3
 8008d6c:	7ebb      	ldrb	r3, [r7, #26]
 8008d6e:	b21b      	sxth	r3, r3
 8008d70:	4313      	orrs	r3, r2
 8008d72:	b21a      	sxth	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 8008d78:	7f7b      	ldrb	r3, [r7, #29]
 8008d7a:	021b      	lsls	r3, r3, #8
 8008d7c:	b21a      	sxth	r2, r3
 8008d7e:	7f3b      	ldrb	r3, [r7, #28]
 8008d80:	b21b      	sxth	r3, r3
 8008d82:	4313      	orrs	r3, r2
 8008d84:	b21a      	sxth	r2, r3
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 8008d8a:	7ffb      	ldrb	r3, [r7, #31]
 8008d8c:	021b      	lsls	r3, r3, #8
 8008d8e:	b21a      	sxth	r2, r3
 8008d90:	7fbb      	ldrb	r3, [r7, #30]
 8008d92:	b21b      	sxth	r3, r3
 8008d94:	4313      	orrs	r3, r2
 8008d96:	b21a      	sxth	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 8008d9c:	2309      	movs	r3, #9
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3720      	adds	r7, #32
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <BMP280_Force_Measure>:
 * @retval BMPStatus_t
 */
//======================== 8. Measurement Function Definitions =========================================

BMPStatus_t BMP280_Force_Measure(uint32_t* temp,uint32_t* pressure)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b084      	sub	sp, #16
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
 8008dae:	6039      	str	r1, [r7, #0]
	//write forced mode to register
	BMP280_Set_PowerMode(BMP280_CTRLMEAS_MODE_FORCED);
 8008db0:	2001      	movs	r0, #1
 8008db2:	f7ff fe96 	bl	8008ae2 <BMP280_Set_PowerMode>
	//wait for device to finish converting
	uint8_t status;
	BMP280_Read_Register(ctrl_meas,1,&status);
 8008db6:	f107 030f 	add.w	r3, r7, #15
 8008dba:	461a      	mov	r2, r3
 8008dbc:	2101      	movs	r1, #1
 8008dbe:	20f4      	movs	r0, #244	; 0xf4
 8008dc0:	f7ff ff0c 	bl	8008bdc <BMP280_Read_Register>
	while((status&0b11) != 0)
 8008dc4:	e006      	b.n	8008dd4 <BMP280_Force_Measure+0x2e>
	{
		BMP280_Read_Register(ctrl_meas,1,&status);
 8008dc6:	f107 030f 	add.w	r3, r7, #15
 8008dca:	461a      	mov	r2, r3
 8008dcc:	2101      	movs	r1, #1
 8008dce:	20f4      	movs	r0, #244	; 0xf4
 8008dd0:	f7ff ff04 	bl	8008bdc <BMP280_Read_Register>
	while((status&0b11) != 0)
 8008dd4:	7bfb      	ldrb	r3, [r7, #15]
 8008dd6:	f003 0303 	and.w	r3, r3, #3
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f3      	bne.n	8008dc6 <BMP280_Force_Measure+0x20>
	}
	//wait for control register to finish
	BMP280_Get_Measurements(temp,pressure);
 8008dde:	6839      	ldr	r1, [r7, #0]
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 f805 	bl	8008df0 <BMP280_Get_Measurements>
	return BMP_OK;
 8008de6:	2309      	movs	r3, #9
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3710      	adds	r7, #16
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <BMP280_Get_Measurements>:
 *
 * @retval BMPStatus_t
 */

BMPStatus_t BMP280_Get_Measurements(uint32_t* adc_Temp,uint32_t* adc_Press)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b086      	sub	sp, #24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
	uint8_t data[6] = {0};
 8008dfa:	f107 030c 	add.w	r3, r7, #12
 8008dfe:	2200      	movs	r2, #0
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	809a      	strh	r2, [r3, #4]
	BMP280_Read_Register(press_msb,6,data);
 8008e04:	f107 030c 	add.w	r3, r7, #12
 8008e08:	461a      	mov	r2, r3
 8008e0a:	2106      	movs	r1, #6
 8008e0c:	20f7      	movs	r0, #247	; 0xf7
 8008e0e:	f7ff fee5 	bl	8008bdc <BMP280_Read_Register>
	*adc_Temp = ((data[3]&0xFF)<<16)|((data[4]&0xFF)<<8)|((data[5]&0xF0));
 8008e12:	7bfb      	ldrb	r3, [r7, #15]
 8008e14:	041a      	lsls	r2, r3, #16
 8008e16:	7c3b      	ldrb	r3, [r7, #16]
 8008e18:	021b      	lsls	r3, r3, #8
 8008e1a:	431a      	orrs	r2, r3
 8008e1c:	7c7b      	ldrb	r3, [r7, #17]
 8008e1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e22:	4313      	orrs	r3, r2
 8008e24:	461a      	mov	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	601a      	str	r2, [r3, #0]
	*adc_Temp= *adc_Temp>> 4;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	091a      	lsrs	r2, r3, #4
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	601a      	str	r2, [r3, #0]
	uint32_t temp= ((data[0]&0xFF)<<16)|((data[1]&0xFF)<<8)|((data[2]&0xFF))/16;
 8008e34:	7b3b      	ldrb	r3, [r7, #12]
 8008e36:	041a      	lsls	r2, r3, #16
 8008e38:	7b7b      	ldrb	r3, [r7, #13]
 8008e3a:	021b      	lsls	r3, r3, #8
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	7bba      	ldrb	r2, [r7, #14]
 8008e40:	0912      	lsrs	r2, r2, #4
 8008e42:	b2d2      	uxtb	r2, r2
 8008e44:	4313      	orrs	r3, r2
 8008e46:	617b      	str	r3, [r7, #20]
	*adc_Press = temp/16;
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	091a      	lsrs	r2, r3, #4
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	601a      	str	r2, [r3, #0]
	//convert to 20 bit unsigned integers
	return BMP_OK;
 8008e50:	2309      	movs	r3, #9
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	3718      	adds	r7, #24
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}

08008e5a <BMP280_Compensate_Temp>:
 * @param bmp_trim
 *
 * @retval int32_t
 */
int32_t BMP280_Compensate_Temp(int32_t T_val,int32_t* t_fine, BMP280_trim_t bmp_trim)
{
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
 8008e66:	f107 0120 	add.w	r1, r7, #32
 8008e6a:	e881 000c 	stmia.w	r1, {r2, r3}
	//compensate Temperature from datasheet
	int32_t var1 = (((T_val>>3)- ((int32_t)bmp_trim.dig_T1<<1))*((int32_t)bmp_trim.dig_T2))>>11;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	10da      	asrs	r2, r3, #3
 8008e72:	8c3b      	ldrh	r3, [r7, #32]
 8008e74:	005b      	lsls	r3, r3, #1
 8008e76:	1ad3      	subs	r3, r2, r3
 8008e78:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8008e7c:	fb02 f303 	mul.w	r3, r2, r3
 8008e80:	12db      	asrs	r3, r3, #11
 8008e82:	617b      	str	r3, [r7, #20]
	int32_t var2 =  (((((T_val>>4) - ((int32_t)bmp_trim.dig_T1)) * ((T_val>>4) - ((int32_t)bmp_trim.dig_T1))) >> 12)*((int32_t)bmp_trim.dig_T3)) >> 14;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	111b      	asrs	r3, r3, #4
 8008e88:	8c3a      	ldrh	r2, [r7, #32]
 8008e8a:	1a9b      	subs	r3, r3, r2
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	1112      	asrs	r2, r2, #4
 8008e90:	8c39      	ldrh	r1, [r7, #32]
 8008e92:	1a52      	subs	r2, r2, r1
 8008e94:	fb02 f303 	mul.w	r3, r2, r3
 8008e98:	131b      	asrs	r3, r3, #12
 8008e9a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8008e9e:	fb02 f303 	mul.w	r3, r2, r3
 8008ea2:	139b      	asrs	r3, r3, #14
 8008ea4:	613b      	str	r3, [r7, #16]
	int32_t temp = var1+var2; //for storage in global variable
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	4413      	add	r3, r2
 8008eac:	60fb      	str	r3, [r7, #12]
	*t_fine = temp;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	68fa      	ldr	r2, [r7, #12]
 8008eb2:	601a      	str	r2, [r3, #0]
	return (temp*5 +128)/256;
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	3380      	adds	r3, #128	; 0x80
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	da00      	bge.n	8008ec4 <BMP280_Compensate_Temp+0x6a>
 8008ec2:	33ff      	adds	r3, #255	; 0xff
 8008ec4:	121b      	asrs	r3, r3, #8
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	371c      	adds	r7, #28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bc80      	pop	{r7}
 8008ece:	b002      	add	sp, #8
 8008ed0:	4770      	bx	lr

08008ed2 <BMP280_Compensate_Pressure>:
 * @param bmp_trim
 *
 * @retval uint32_t
 */
uint32_t BMP280_Compensate_Pressure(uint32_t P_val,int32_t t_fine,BMP280_trim_t bmp_trim)
{
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ed8:	b09e      	sub	sp, #120	; 0x78
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	65f8      	str	r0, [r7, #92]	; 0x5c
 8008ede:	65b9      	str	r1, [r7, #88]	; 0x58
 8008ee0:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8008ee4:	e881 000c 	stmia.w	r1, {r2, r3}
	//Compensation formula
	int32_t var1 = (int64_t)t_fine - 128000;
 8008ee8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008eea:	f5a3 33fa 	sub.w	r3, r3, #128000	; 0x1f400
 8008eee:	677b      	str	r3, [r7, #116]	; 0x74
	int64_t var2 = var1*var1*((int64_t)(bmp_trim.dig_P6));
 8008ef0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008ef2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ef4:	fb03 f302 	mul.w	r3, r3, r2
 8008ef8:	4619      	mov	r1, r3
 8008efa:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8008efe:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8008f02:	b21b      	sxth	r3, r3
 8008f04:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008f08:	fb03 f502 	mul.w	r5, r3, r2
 8008f0c:	fb01 f004 	mul.w	r0, r1, r4
 8008f10:	4428      	add	r0, r5
 8008f12:	fba1 3403 	umull	r3, r4, r1, r3
 8008f16:	1902      	adds	r2, r0, r4
 8008f18:	4614      	mov	r4, r2
 8008f1a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 8008f1e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var2 = var2 + (((int64_t)bmp_trim.dig_P4)<<35);
 8008f22:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 8008f26:	b21b      	sxth	r3, r3
 8008f28:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008f2c:	00db      	lsls	r3, r3, #3
 8008f2e:	60fb      	str	r3, [r7, #12]
 8008f30:	2300      	movs	r3, #0
 8008f32:	60bb      	str	r3, [r7, #8]
 8008f34:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8008f38:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008f3c:	18c9      	adds	r1, r1, r3
 8008f3e:	eb42 0204 	adc.w	r2, r2, r4
 8008f42:	460b      	mov	r3, r1
 8008f44:	4614      	mov	r4, r2
 8008f46:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = ((var1 * var1 * (int64_t)bmp_trim.dig_P3)>>8) + ((var1 * (int64_t)bmp_trim.dig_P2)<<12);
 8008f4a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008f4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f4e:	fb03 f302 	mul.w	r3, r3, r2
 8008f52:	4619      	mov	r1, r3
 8008f54:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8008f58:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	; 0xa2
 8008f5c:	b21b      	sxth	r3, r3
 8008f5e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008f62:	fb03 f502 	mul.w	r5, r3, r2
 8008f66:	fb01 f004 	mul.w	r0, r1, r4
 8008f6a:	4428      	add	r0, r5
 8008f6c:	fba1 3403 	umull	r3, r4, r1, r3
 8008f70:	1902      	adds	r2, r0, r4
 8008f72:	4614      	mov	r4, r2
 8008f74:	ea4f 2813 	mov.w	r8, r3, lsr #8
 8008f78:	ea48 6804 	orr.w	r8, r8, r4, lsl #24
 8008f7c:	ea4f 2924 	mov.w	r9, r4, asr #8
 8008f80:	4641      	mov	r1, r8
 8008f82:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	; 0xa0
 8008f86:	461a      	mov	r2, r3
 8008f88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f8a:	fb03 f302 	mul.w	r3, r3, r2
 8008f8e:	031b      	lsls	r3, r3, #12
 8008f90:	440b      	add	r3, r1
 8008f92:	677b      	str	r3, [r7, #116]	; 0x74
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bmp_trim.dig_P1)>>33;
 8008f94:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f96:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008f9a:	1c19      	adds	r1, r3, #0
 8008f9c:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 8008fa0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8008fa4:	b29b      	uxth	r3, r3
 8008fa6:	f04f 0400 	mov.w	r4, #0
 8008faa:	fb03 f502 	mul.w	r5, r3, r2
 8008fae:	fb01 f004 	mul.w	r0, r1, r4
 8008fb2:	4428      	add	r0, r5
 8008fb4:	fba1 3403 	umull	r3, r4, r1, r3
 8008fb8:	1902      	adds	r2, r0, r4
 8008fba:	4614      	mov	r4, r2
 8008fbc:	1062      	asrs	r2, r4, #1
 8008fbe:	603a      	str	r2, [r7, #0]
 8008fc0:	17e3      	asrs	r3, r4, #31
 8008fc2:	607b      	str	r3, [r7, #4]
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	677b      	str	r3, [r7, #116]	; 0x74
	//check for divide by 0 error
	if(var1 == 0)return 0;
 8008fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d101      	bne.n	8008fd2 <BMP280_Compensate_Pressure+0x100>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	e0d9      	b.n	8009186 <BMP280_Compensate_Pressure+0x2b4>
	int64_t P = 1048576 - (int32_t)P_val;
 8008fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008fd4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8008fd8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8008fdc:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	P = (((P<<31)-var2)*3125)/var1;
 8008fe0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8008fe4:	07e2      	lsls	r2, r4, #31
 8008fe6:	657a      	str	r2, [r7, #84]	; 0x54
 8008fe8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fea:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 8008fee:	657a      	str	r2, [r7, #84]	; 0x54
 8008ff0:	07db      	lsls	r3, r3, #31
 8008ff2:	653b      	str	r3, [r7, #80]	; 0x50
 8008ff4:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8008ff8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8008ffc:	1ac9      	subs	r1, r1, r3
 8008ffe:	eb62 0204 	sbc.w	r2, r2, r4
 8009002:	460b      	mov	r3, r1
 8009004:	4614      	mov	r4, r2
 8009006:	18db      	adds	r3, r3, r3
 8009008:	eb44 0404 	adc.w	r4, r4, r4
 800900c:	185b      	adds	r3, r3, r1
 800900e:	eb44 0402 	adc.w	r4, r4, r2
 8009012:	01a0      	lsls	r0, r4, #6
 8009014:	62f8      	str	r0, [r7, #44]	; 0x2c
 8009016:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009018:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800901c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800901e:	0198      	lsls	r0, r3, #6
 8009020:	62b8      	str	r0, [r7, #40]	; 0x28
 8009022:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8009026:	eb18 0803 	adds.w	r8, r8, r3
 800902a:	eb49 0904 	adc.w	r9, r9, r4
 800902e:	4643      	mov	r3, r8
 8009030:	464c      	mov	r4, r9
 8009032:	00a0      	lsls	r0, r4, #2
 8009034:	6278      	str	r0, [r7, #36]	; 0x24
 8009036:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009038:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800903c:	6278      	str	r0, [r7, #36]	; 0x24
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	623b      	str	r3, [r7, #32]
 8009042:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009046:	185b      	adds	r3, r3, r1
 8009048:	eb44 0402 	adc.w	r4, r4, r2
 800904c:	00a0      	lsls	r0, r4, #2
 800904e:	61f8      	str	r0, [r7, #28]
 8009050:	69f8      	ldr	r0, [r7, #28]
 8009052:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 8009056:	61f8      	str	r0, [r7, #28]
 8009058:	009b      	lsls	r3, r3, #2
 800905a:	61bb      	str	r3, [r7, #24]
 800905c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009060:	eb13 0801 	adds.w	r8, r3, r1
 8009064:	eb44 0902 	adc.w	r9, r4, r2
 8009068:	4640      	mov	r0, r8
 800906a:	4649      	mov	r1, r9
 800906c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800906e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009072:	461a      	mov	r2, r3
 8009074:	4623      	mov	r3, r4
 8009076:	f7f7 fe13 	bl	8000ca0 <__aeabi_ldivmod>
 800907a:	4603      	mov	r3, r0
 800907c:	460c      	mov	r4, r1
 800907e:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((int64_t)(bmp_trim.dig_P9)) * (P>>13) * (P>>13)) >> 25;
 8009082:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 8009086:	b218      	sxth	r0, r3
 8009088:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800908c:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8009090:	0b5a      	lsrs	r2, r3, #13
 8009092:	64ba      	str	r2, [r7, #72]	; 0x48
 8009094:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009096:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800909a:	64ba      	str	r2, [r7, #72]	; 0x48
 800909c:	1363      	asrs	r3, r4, #13
 800909e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090a0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80090a4:	4623      	mov	r3, r4
 80090a6:	fb03 f201 	mul.w	r2, r3, r1
 80090aa:	462b      	mov	r3, r5
 80090ac:	fb00 f303 	mul.w	r3, r0, r3
 80090b0:	441a      	add	r2, r3
 80090b2:	4623      	mov	r3, r4
 80090b4:	fba0 3403 	umull	r3, r4, r0, r3
 80090b8:	4422      	add	r2, r4
 80090ba:	4614      	mov	r4, r2
 80090bc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80090c0:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 80090c4:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 80090c8:	ea4f 3b62 	mov.w	fp, r2, asr #13
 80090cc:	fb0a f104 	mul.w	r1, sl, r4
 80090d0:	fb03 f20b 	mul.w	r2, r3, fp
 80090d4:	440a      	add	r2, r1
 80090d6:	fba3 340a 	umull	r3, r4, r3, sl
 80090da:	4422      	add	r2, r4
 80090dc:	4614      	mov	r4, r2
 80090de:	0e5a      	lsrs	r2, r3, #25
 80090e0:	643a      	str	r2, [r7, #64]	; 0x40
 80090e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80090e4:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 80090e8:	643a      	str	r2, [r7, #64]	; 0x40
 80090ea:	1663      	asrs	r3, r4, #25
 80090ec:	647b      	str	r3, [r7, #68]	; 0x44
 80090ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090f0:	677b      	str	r3, [r7, #116]	; 0x74
	var2 = (((int64_t)(bmp_trim.dig_P8)) * P) >> 19;
 80090f2:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 80090f6:	b21b      	sxth	r3, r3
 80090f8:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80090fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80090fe:	fb04 f102 	mul.w	r1, r4, r2
 8009102:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009104:	fb03 f202 	mul.w	r2, r3, r2
 8009108:	440a      	add	r2, r1
 800910a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800910c:	fba1 3403 	umull	r3, r4, r1, r3
 8009110:	4422      	add	r2, r4
 8009112:	4614      	mov	r4, r2
 8009114:	0cda      	lsrs	r2, r3, #19
 8009116:	613a      	str	r2, [r7, #16]
 8009118:	693a      	ldr	r2, [r7, #16]
 800911a:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800911e:	613a      	str	r2, [r7, #16]
 8009120:	14e3      	asrs	r3, r4, #19
 8009122:	617b      	str	r3, [r7, #20]
 8009124:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009128:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	P = ((P + var1 + var2) >> 8) + (((int64_t)(bmp_trim.dig_P7))<<4);
 800912c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800912e:	4619      	mov	r1, r3
 8009130:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8009134:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8009138:	18c9      	adds	r1, r1, r3
 800913a:	eb42 0204 	adc.w	r2, r2, r4
 800913e:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8009142:	185b      	adds	r3, r3, r1
 8009144:	eb44 0402 	adc.w	r4, r4, r2
 8009148:	0a1a      	lsrs	r2, r3, #8
 800914a:	63ba      	str	r2, [r7, #56]	; 0x38
 800914c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800914e:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8009152:	63ba      	str	r2, [r7, #56]	; 0x38
 8009154:	1223      	asrs	r3, r4, #8
 8009156:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009158:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 800915c:	b21b      	sxth	r3, r3
 800915e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009162:	0122      	lsls	r2, r4, #4
 8009164:	637a      	str	r2, [r7, #52]	; 0x34
 8009166:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009168:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800916c:	637a      	str	r2, [r7, #52]	; 0x34
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	633b      	str	r3, [r7, #48]	; 0x30
 8009172:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8009176:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800917a:	185b      	adds	r3, r3, r1
 800917c:	eb44 0402 	adc.w	r4, r4, r2
 8009180:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	return (uint32_t)P;
 8009184:	6e3b      	ldr	r3, [r7, #96]	; 0x60
}
 8009186:	4618      	mov	r0, r3
 8009188:	3778      	adds	r7, #120	; 0x78
 800918a:	46bd      	mov	sp, r7
 800918c:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009190:	b002      	add	sp, #8
 8009192:	4770      	bx	lr

08009194 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b098      	sub	sp, #96	; 0x60
 8009198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//reset code before init
	htim2.Instance = TIM2;
 800919a:	4b63      	ldr	r3, [pc, #396]	; (8009328 <MX_TIM2_Init+0x194>)
 800919c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80091a0:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 80091a2:	4861      	ldr	r0, [pc, #388]	; (8009328 <MX_TIM2_Init+0x194>)
 80091a4:	f7fb ff00 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim2,TIM_CHANNEL_1);
 80091a8:	2100      	movs	r1, #0
 80091aa:	485f      	ldr	r0, [pc, #380]	; (8009328 <MX_TIM2_Init+0x194>)
 80091ac:	f7fc f8dc 	bl	8005368 <HAL_TIM_IC_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim2) != HAL_OK)
 80091b0:	485d      	ldr	r0, [pc, #372]	; (8009328 <MX_TIM2_Init+0x194>)
 80091b2:	f7fb fe75 	bl	8004ea0 <HAL_TIM_Base_DeInit>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d001      	beq.n	80091c0 <MX_TIM2_Init+0x2c>
	{
			return GPS_Init_Periph_Config_Error;
 80091bc:	2306      	movs	r3, #6
 80091be:	e0ae      	b.n	800931e <MX_TIM2_Init+0x18a>
	}
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80091c0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80091c4:	2200      	movs	r2, #0
 80091c6:	601a      	str	r2, [r3, #0]
 80091c8:	605a      	str	r2, [r3, #4]
 80091ca:	609a      	str	r2, [r3, #8]
 80091cc:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80091ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80091d2:	2200      	movs	r2, #0
 80091d4:	601a      	str	r2, [r3, #0]
 80091d6:	605a      	str	r2, [r3, #4]
 80091d8:	609a      	str	r2, [r3, #8]
 80091da:	60da      	str	r2, [r3, #12]
 80091dc:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80091de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80091e2:	2200      	movs	r2, #0
 80091e4:	601a      	str	r2, [r3, #0]
 80091e6:	605a      	str	r2, [r3, #4]
 80091e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80091ea:	f107 0314 	add.w	r3, r7, #20
 80091ee:	2200      	movs	r2, #0
 80091f0:	601a      	str	r2, [r3, #0]
 80091f2:	605a      	str	r2, [r3, #4]
 80091f4:	609a      	str	r2, [r3, #8]
 80091f6:	60da      	str	r2, [r3, #12]
 80091f8:	611a      	str	r2, [r3, #16]
 80091fa:	615a      	str	r2, [r3, #20]
 80091fc:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80091fe:	1d3b      	adds	r3, r7, #4
 8009200:	2200      	movs	r2, #0
 8009202:	601a      	str	r2, [r3, #0]
 8009204:	605a      	str	r2, [r3, #4]
 8009206:	609a      	str	r2, [r3, #8]
 8009208:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800920a:	4b47      	ldr	r3, [pc, #284]	; (8009328 <MX_TIM2_Init+0x194>)
 800920c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009210:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8009212:	4b45      	ldr	r3, [pc, #276]	; (8009328 <MX_TIM2_Init+0x194>)
 8009214:	2201      	movs	r2, #1
 8009216:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009218:	4b43      	ldr	r3, [pc, #268]	; (8009328 <MX_TIM2_Init+0x194>)
 800921a:	2200      	movs	r2, #0
 800921c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800921e:	4b42      	ldr	r3, [pc, #264]	; (8009328 <MX_TIM2_Init+0x194>)
 8009220:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009224:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009226:	4b40      	ldr	r3, [pc, #256]	; (8009328 <MX_TIM2_Init+0x194>)
 8009228:	2200      	movs	r2, #0
 800922a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800922c:	4b3e      	ldr	r3, [pc, #248]	; (8009328 <MX_TIM2_Init+0x194>)
 800922e:	2200      	movs	r2, #0
 8009230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009232:	483d      	ldr	r0, [pc, #244]	; (8009328 <MX_TIM2_Init+0x194>)
 8009234:	f7fb fe09 	bl	8004e4a <HAL_TIM_Base_Init>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d001      	beq.n	8009242 <MX_TIM2_Init+0xae>
  {
	  return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e06d      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009242:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009246:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009248:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800924c:	4619      	mov	r1, r3
 800924e:	4836      	ldr	r0, [pc, #216]	; (8009328 <MX_TIM2_Init+0x194>)
 8009250:	f7fc fb34 	bl	80058bc <HAL_TIM_ConfigClockSource>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d001      	beq.n	800925e <MX_TIM2_Init+0xca>
  {
   return HAL_ERROR;
 800925a:	2301      	movs	r3, #1
 800925c:	e05f      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800925e:	4832      	ldr	r0, [pc, #200]	; (8009328 <MX_TIM2_Init+0x194>)
 8009260:	f7fb fecc 	bl	8004ffc <HAL_TIM_OC_Init>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	d001      	beq.n	800926e <MX_TIM2_Init+0xda>
  {
   return HAL_ERROR;
 800926a:	2301      	movs	r3, #1
 800926c:	e057      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800926e:	482e      	ldr	r0, [pc, #184]	; (8009328 <MX_TIM2_Init+0x194>)
 8009270:	f7fc f846 	bl	8005300 <HAL_TIM_IC_Init>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	d001      	beq.n	800927e <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	e04f      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800927e:	2304      	movs	r3, #4
 8009280:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8009282:	2360      	movs	r3, #96	; 0x60
 8009284:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8009286:	2300      	movs	r3, #0
 8009288:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 800928a:	2300      	movs	r3, #0
 800928c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800928e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009292:	4619      	mov	r1, r3
 8009294:	4824      	ldr	r0, [pc, #144]	; (8009328 <MX_TIM2_Init+0x194>)
 8009296:	f7fc fbca 	bl	8005a2e <HAL_TIM_SlaveConfigSynchro>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <MX_TIM2_Init+0x110>
  {
   return HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	e03c      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80092a4:	2300      	movs	r3, #0
 80092a6:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80092a8:	2300      	movs	r3, #0
 80092aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80092ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092b0:	4619      	mov	r1, r3
 80092b2:	481d      	ldr	r0, [pc, #116]	; (8009328 <MX_TIM2_Init+0x194>)
 80092b4:	f7fd f9f4 	bl	80066a0 <HAL_TIMEx_MasterConfigSynchronization>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d001      	beq.n	80092c2 <MX_TIM2_Init+0x12e>
  {
   return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e02d      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80092c2:	2300      	movs	r3, #0
 80092c4:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 80092c6:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80092ca:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80092cc:	2302      	movs	r3, #2
 80092ce:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80092d0:	2300      	movs	r3, #0
 80092d2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80092d4:	f107 0314 	add.w	r3, r7, #20
 80092d8:	2200      	movs	r2, #0
 80092da:	4619      	mov	r1, r3
 80092dc:	4812      	ldr	r0, [pc, #72]	; (8009328 <MX_TIM2_Init+0x194>)
 80092de:	f7fc f9d3 	bl	8005688 <HAL_TIM_OC_ConfigChannel>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 80092e8:	2301      	movs	r3, #1
 80092ea:	e018      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80092ec:	2300      	movs	r3, #0
 80092ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80092f0:	2301      	movs	r3, #1
 80092f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80092f4:	2300      	movs	r3, #0
 80092f6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80092f8:	2300      	movs	r3, #0
 80092fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80092fc:	1d3b      	adds	r3, r7, #4
 80092fe:	2204      	movs	r2, #4
 8009300:	4619      	mov	r1, r3
 8009302:	4809      	ldr	r0, [pc, #36]	; (8009328 <MX_TIM2_Init+0x194>)
 8009304:	f7fc fa3e 	bl	8005784 <HAL_TIM_IC_ConfigChannel>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d001      	beq.n	8009312 <MX_TIM2_Init+0x17e>
  {
   return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e005      	b.n	800931e <MX_TIM2_Init+0x18a>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 8009312:	4b05      	ldr	r3, [pc, #20]	; (8009328 <MX_TIM2_Init+0x194>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f06f 0201 	mvn.w	r2, #1
 800931a:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3760      	adds	r7, #96	; 0x60
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	200013bc 	.word	0x200013bc

0800932c <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8009330:	4b14      	ldr	r3, [pc, #80]	; (8009384 <MX_UART4_Init+0x58>)
 8009332:	4a15      	ldr	r2, [pc, #84]	; (8009388 <MX_UART4_Init+0x5c>)
 8009334:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8009336:	4b13      	ldr	r3, [pc, #76]	; (8009384 <MX_UART4_Init+0x58>)
 8009338:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800933c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800933e:	4b11      	ldr	r3, [pc, #68]	; (8009384 <MX_UART4_Init+0x58>)
 8009340:	2200      	movs	r2, #0
 8009342:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8009344:	4b0f      	ldr	r3, [pc, #60]	; (8009384 <MX_UART4_Init+0x58>)
 8009346:	2200      	movs	r2, #0
 8009348:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800934a:	4b0e      	ldr	r3, [pc, #56]	; (8009384 <MX_UART4_Init+0x58>)
 800934c:	2200      	movs	r2, #0
 800934e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8009350:	4b0c      	ldr	r3, [pc, #48]	; (8009384 <MX_UART4_Init+0x58>)
 8009352:	220c      	movs	r2, #12
 8009354:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009356:	4b0b      	ldr	r3, [pc, #44]	; (8009384 <MX_UART4_Init+0x58>)
 8009358:	2200      	movs	r2, #0
 800935a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800935c:	4b09      	ldr	r3, [pc, #36]	; (8009384 <MX_UART4_Init+0x58>)
 800935e:	2200      	movs	r2, #0
 8009360:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009362:	4b08      	ldr	r3, [pc, #32]	; (8009384 <MX_UART4_Init+0x58>)
 8009364:	2200      	movs	r2, #0
 8009366:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009368:	4b06      	ldr	r3, [pc, #24]	; (8009384 <MX_UART4_Init+0x58>)
 800936a:	2200      	movs	r2, #0
 800936c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800936e:	4805      	ldr	r0, [pc, #20]	; (8009384 <MX_UART4_Init+0x58>)
 8009370:	f7fd fa8b 	bl	800688a <HAL_UART_Init>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d001      	beq.n	800937e <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	e000      	b.n	8009380 <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800937e:	2300      	movs	r3, #0
}
 8009380:	4618      	mov	r0, r3
 8009382:	bd80      	pop	{r7, pc}
 8009384:	2000133c 	.word	0x2000133c
 8009388:	40004c00 	.word	0x40004c00

0800938c <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 8009392:	4b44      	ldr	r3, [pc, #272]	; (80094a4 <MX_DMA_Init+0x118>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d00d      	beq.n	80093b6 <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 800939a:	4b43      	ldr	r3, [pc, #268]	; (80094a8 <MX_DMA_Init+0x11c>)
 800939c:	4a41      	ldr	r2, [pc, #260]	; (80094a4 <MX_DMA_Init+0x118>)
 800939e:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 80093a0:	4b41      	ldr	r3, [pc, #260]	; (80094a8 <MX_DMA_Init+0x11c>)
 80093a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a4:	4a41      	ldr	r2, [pc, #260]	; (80094ac <MX_DMA_Init+0x120>)
 80093a6:	6812      	ldr	r2, [r2, #0]
 80093a8:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 80093aa:	4b3f      	ldr	r3, [pc, #252]	; (80094a8 <MX_DMA_Init+0x11c>)
 80093ac:	2205      	movs	r2, #5
 80093ae:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 80093b0:	483d      	ldr	r0, [pc, #244]	; (80094a8 <MX_DMA_Init+0x11c>)
 80093b2:	f7f8 f92b 	bl	800160c <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 80093b6:	4b3e      	ldr	r3, [pc, #248]	; (80094b0 <MX_DMA_Init+0x124>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00d      	beq.n	80093da <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 80093be:	4b3d      	ldr	r3, [pc, #244]	; (80094b4 <MX_DMA_Init+0x128>)
 80093c0:	4a3b      	ldr	r2, [pc, #236]	; (80094b0 <MX_DMA_Init+0x124>)
 80093c2:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 80093c4:	4b3b      	ldr	r3, [pc, #236]	; (80094b4 <MX_DMA_Init+0x128>)
 80093c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c8:	4a38      	ldr	r2, [pc, #224]	; (80094ac <MX_DMA_Init+0x120>)
 80093ca:	6812      	ldr	r2, [r2, #0]
 80093cc:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 80093ce:	4b39      	ldr	r3, [pc, #228]	; (80094b4 <MX_DMA_Init+0x128>)
 80093d0:	2203      	movs	r2, #3
 80093d2:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 80093d4:	4837      	ldr	r0, [pc, #220]	; (80094b4 <MX_DMA_Init+0x128>)
 80093d6:	f7f8 f919 	bl	800160c <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80093da:	4a37      	ldr	r2, [pc, #220]	; (80094b8 <MX_DMA_Init+0x12c>)
 80093dc:	4b36      	ldr	r3, [pc, #216]	; (80094b8 <MX_DMA_Init+0x12c>)
 80093de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093e0:	f043 0302 	orr.w	r3, r3, #2
 80093e4:	6493      	str	r3, [r2, #72]	; 0x48
 80093e6:	4b34      	ldr	r3, [pc, #208]	; (80094b8 <MX_DMA_Init+0x12c>)
 80093e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093ea:	f003 0302 	and.w	r3, r3, #2
 80093ee:	607b      	str	r3, [r7, #4]
 80093f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80093f2:	4a31      	ldr	r2, [pc, #196]	; (80094b8 <MX_DMA_Init+0x12c>)
 80093f4:	4b30      	ldr	r3, [pc, #192]	; (80094b8 <MX_DMA_Init+0x12c>)
 80093f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093f8:	f043 0301 	orr.w	r3, r3, #1
 80093fc:	6493      	str	r3, [r2, #72]	; 0x48
 80093fe:	4b2e      	ldr	r3, [pc, #184]	; (80094b8 <MX_DMA_Init+0x12c>)
 8009400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009402:	f003 0301 	and.w	r3, r3, #1
 8009406:	603b      	str	r3, [r7, #0]
 8009408:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800940a:	4b2c      	ldr	r3, [pc, #176]	; (80094bc <MX_DMA_Init+0x130>)
 800940c:	4a2c      	ldr	r2, [pc, #176]	; (80094c0 <MX_DMA_Init+0x134>)
 800940e:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 8009410:	4b2a      	ldr	r3, [pc, #168]	; (80094bc <MX_DMA_Init+0x130>)
 8009412:	2200      	movs	r2, #0
 8009414:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8009416:	4b29      	ldr	r3, [pc, #164]	; (80094bc <MX_DMA_Init+0x130>)
 8009418:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800941c:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800941e:	4b27      	ldr	r3, [pc, #156]	; (80094bc <MX_DMA_Init+0x130>)
 8009420:	2240      	movs	r2, #64	; 0x40
 8009422:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 8009424:	4b25      	ldr	r3, [pc, #148]	; (80094bc <MX_DMA_Init+0x130>)
 8009426:	2280      	movs	r2, #128	; 0x80
 8009428:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800942a:	4b24      	ldr	r3, [pc, #144]	; (80094bc <MX_DMA_Init+0x130>)
 800942c:	2200      	movs	r2, #0
 800942e:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009430:	4b22      	ldr	r3, [pc, #136]	; (80094bc <MX_DMA_Init+0x130>)
 8009432:	2200      	movs	r2, #0
 8009434:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8009436:	4b21      	ldr	r3, [pc, #132]	; (80094bc <MX_DMA_Init+0x130>)
 8009438:	2200      	movs	r2, #0
 800943a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800943c:	4b1f      	ldr	r3, [pc, #124]	; (80094bc <MX_DMA_Init+0x130>)
 800943e:	2200      	movs	r2, #0
 8009440:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8009442:	481e      	ldr	r0, [pc, #120]	; (80094bc <MX_DMA_Init+0x130>)
 8009444:	f7f8 f82a 	bl	800149c <HAL_DMA_Init>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800944e:	2301      	movs	r3, #1
 8009450:	e024      	b.n	800949c <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 8009452:	4b15      	ldr	r3, [pc, #84]	; (80094a8 <MX_DMA_Init+0x11c>)
 8009454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009456:	2200      	movs	r2, #0
 8009458:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800945a:	4b16      	ldr	r3, [pc, #88]	; (80094b4 <MX_DMA_Init+0x128>)
 800945c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800945e:	2200      	movs	r2, #0
 8009460:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 8009462:	4b16      	ldr	r3, [pc, #88]	; (80094bc <MX_DMA_Init+0x130>)
 8009464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009466:	2200      	movs	r2, #0
 8009468:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800946a:	2200      	movs	r2, #0
 800946c:	2100      	movs	r1, #0
 800946e:	200b      	movs	r0, #11
 8009470:	f7f7 ffbb 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8009474:	200b      	movs	r0, #11
 8009476:	f7f7 ffd4 	bl	8001422 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800947a:	2200      	movs	r2, #0
 800947c:	2100      	movs	r1, #0
 800947e:	203a      	movs	r0, #58	; 0x3a
 8009480:	f7f7 ffb3 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8009484:	203a      	movs	r0, #58	; 0x3a
 8009486:	f7f7 ffcc 	bl	8001422 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800948a:	2200      	movs	r2, #0
 800948c:	2100      	movs	r1, #0
 800948e:	203c      	movs	r0, #60	; 0x3c
 8009490:	f7f7 ffab 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8009494:	203c      	movs	r0, #60	; 0x3c
 8009496:	f7f7 ffc4 	bl	8001422 <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	3708      	adds	r7, #8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	40020458 	.word	0x40020458
 80094a8:	20000a6c 	.word	0x20000a6c
 80094ac:	40020400 	.word	0x40020400
 80094b0:	40020430 	.word	0x40020430
 80094b4:	20001c00 	.word	0x20001c00
 80094b8:	40021000 	.word	0x40021000
 80094bc:	20000af0 	.word	0x20000af0
 80094c0:	40020008 	.word	0x40020008

080094c4 <GPS_Log_Begin>:
//}

//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(GPS_Handle_Typedef* hgps)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
		log_gps = SET;
 80094cc:	4b25      	ldr	r3, [pc, #148]	; (8009564 <GPS_Log_Begin+0xa0>)
 80094ce:	2201      	movs	r2, #1
 80094d0:	701a      	strb	r2, [r3, #0]
	  __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	687a      	ldr	r2, [r7, #4]
 80094da:	6812      	ldr	r2, [r2, #0]
 80094dc:	6812      	ldr	r2, [r2, #0]
 80094de:	6812      	ldr	r2, [r2, #0]
 80094e0:	f042 0210 	orr.w	r2, r2, #16
 80094e4:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	6812      	ldr	r2, [r2, #0]
 80094f2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80094f4:	6812      	ldr	r2, [r2, #0]
 80094f6:	6812      	ldr	r2, [r2, #0]
 80094f8:	f042 0202 	orr.w	r2, r2, #2
 80094fc:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	f003 0302 	and.w	r3, r3, #2
 800950a:	2b02      	cmp	r3, #2
 800950c:	d105      	bne.n	800951a <GPS_Log_Begin+0x56>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f06f 0202 	mvn.w	r2, #2
 8009518:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800951a:	4b13      	ldr	r3, [pc, #76]	; (8009568 <GPS_Log_Begin+0xa4>)
 800951c:	2200      	movs	r2, #0
 800951e:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	687a      	ldr	r2, [r7, #4]
 8009528:	6892      	ldr	r2, [r2, #8]
 800952a:	6812      	ldr	r2, [r2, #0]
 800952c:	68d2      	ldr	r2, [r2, #12]
 800952e:	f042 0202 	orr.w	r2, r2, #2
 8009532:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	689b      	ldr	r3, [r3, #8]
 8009538:	2100      	movs	r1, #0
 800953a:	4618      	mov	r0, r3
 800953c:	f7fb fd92 	bl	8005064 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(hgps->gps_htim);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	4618      	mov	r0, r3
 8009546:	f7fb fd05 	bl	8004f54 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(hgps->gps_huart,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009552:	4906      	ldr	r1, [pc, #24]	; (800956c <GPS_Log_Begin+0xa8>)
 8009554:	4618      	mov	r0, r3
 8009556:	f7fd fbf7 	bl	8006d48 <HAL_UART_Receive_DMA>

}
 800955a:	bf00      	nop
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	20002448 	.word	0x20002448
 8009568:	20000b38 	.word	0x20000b38
 800956c:	20000b3c 	.word	0x20000b3c

08009570 <GPS_Log_Stop>:

void GPS_Log_Stop(GPS_Handle_Typedef* hgps)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
	  log_gps = RESET;
 8009578:	4b21      	ldr	r3, [pc, #132]	; (8009600 <GPS_Log_Stop+0x90>)
 800957a:	2200      	movs	r2, #0
 800957c:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800957e:	4b21      	ldr	r3, [pc, #132]	; (8009604 <GPS_Log_Stop+0x94>)
 8009580:	2200      	movs	r2, #0
 8009582:	701a      	strb	r2, [r3, #0]

	  HAL_UART_DMAStop(hgps->gps_huart);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4618      	mov	r0, r3
 800958a:	f7fd fcf9 	bl	8006f80 <HAL_UART_DMAStop>
	  __HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	6812      	ldr	r2, [r2, #0]
 8009598:	6812      	ldr	r2, [r2, #0]
 800959a:	6812      	ldr	r2, [r2, #0]
 800959c:	f022 0210 	bic.w	r2, r2, #16
 80095a0:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_DISABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	6812      	ldr	r2, [r2, #0]
 80095ae:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80095b0:	6812      	ldr	r2, [r2, #0]
 80095b2:	6812      	ldr	r2, [r2, #0]
 80095b4:	f022 0202 	bic.w	r2, r2, #2
 80095b8:	601a      	str	r2, [r3, #0]

	  HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fb fcf2 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
	  HAL_TIM_OC_Stop_IT(hgps->gps_htim, TIM_CHANNEL_1);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	689b      	ldr	r3, [r3, #8]
 80095c8:	2100      	movs	r1, #0
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7fb fde8 	bl	80051a0 <HAL_TIM_OC_Stop_IT>
	  if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	f003 0302 	and.w	r3, r3, #2
 80095dc:	2b02      	cmp	r3, #2
 80095de:	d105      	bne.n	80095ec <GPS_Log_Stop+0x7c>
	  {
	   __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f06f 0202 	mvn.w	r2, #2
 80095ea:	611a      	str	r2, [r3, #16]

	  }
	  hgps->gps_htim->Instance->CNT = 0;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	2200      	movs	r2, #0
 80095f4:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("nop");
 80095f6:	bf00      	nop
	  __NOP();
}
 80095f8:	bf00      	nop
 80095fa:	3708      	adds	r7, #8
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	20002448 	.word	0x20002448
 8009604:	20000ae4 	.word	0x20000ae4

08009608 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 8009612:	683a      	ldr	r2, [r7, #0]
 8009614:	2100      	movs	r1, #0
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f004 fbd5 	bl	800ddc6 <memset>
}
 800961c:	bf00      	nop
 800961e:	3708      	adds	r7, #8
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800962c:	2300      	movs	r3, #0
 800962e:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 8009630:	2300      	movs	r3, #0
 8009632:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 8009634:	2300      	movs	r3, #0
 8009636:	61bb      	str	r3, [r7, #24]
 8009638:	e00d      	b.n	8009656 <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	3302      	adds	r3, #2
 800963e:	687a      	ldr	r2, [r7, #4]
 8009640:	4413      	add	r3, r2
 8009642:	7819      	ldrb	r1, [r3, #0]
 8009644:	f107 020c 	add.w	r2, r7, #12
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	4413      	add	r3, r2
 800964c:	460a      	mov	r2, r1
 800964e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	3301      	adds	r3, #1
 8009654:	61bb      	str	r3, [r7, #24]
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	2b02      	cmp	r3, #2
 800965a:	ddee      	ble.n	800963a <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800965c:	f107 030c 	add.w	r3, r7, #12
 8009660:	492c      	ldr	r1, [pc, #176]	; (8009714 <is_valid+0xf0>)
 8009662:	4618      	mov	r0, r3
 8009664:	f7f6 fdb4 	bl	80001d0 <strcmp>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d019      	beq.n	80096a2 <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800966e:	f107 030c 	add.w	r3, r7, #12
 8009672:	4929      	ldr	r1, [pc, #164]	; (8009718 <is_valid+0xf4>)
 8009674:	4618      	mov	r0, r3
 8009676:	f7f6 fdab 	bl	80001d0 <strcmp>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00d      	beq.n	800969c <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 8009680:	f107 030c 	add.w	r3, r7, #12
 8009684:	4925      	ldr	r1, [pc, #148]	; (800971c <is_valid+0xf8>)
 8009686:	4618      	mov	r0, r3
 8009688:	f7f6 fda2 	bl	80001d0 <strcmp>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d001      	beq.n	8009696 <is_valid+0x72>
			{
				return -1;
 8009692:	23ff      	movs	r3, #255	; 0xff
 8009694:	e039      	b.n	800970a <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 8009696:	2302      	movs	r3, #2
 8009698:	77fb      	strb	r3, [r7, #31]
 800969a:	e004      	b.n	80096a6 <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 800969c:	2303      	movs	r3, #3
 800969e:	77fb      	strb	r3, [r7, #31]
 80096a0:	e001      	b.n	80096a6 <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 80096a2:	2301      	movs	r3, #1
 80096a4:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 80096a6:	2300      	movs	r3, #0
 80096a8:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 80096aa:	e008      	b.n	80096be <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	b29a      	uxth	r2, r3
 80096b2:	8afb      	ldrh	r3, [r7, #22]
 80096b4:	4053      	eors	r3, r2
 80096b6:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3301      	adds	r3, #1
 80096bc:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	781b      	ldrb	r3, [r3, #0]
 80096c2:	2b2a      	cmp	r3, #42	; 0x2a
 80096c4:	d1f2      	bne.n	80096ac <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	3301      	adds	r3, #1
 80096ca:	607b      	str	r3, [r7, #4]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	781b      	ldrb	r3, [r3, #0]
 80096d0:	4618      	mov	r0, r3
 80096d2:	f000 f825 	bl	8009720 <char_to_hex>
 80096d6:	4603      	mov	r3, r0
 80096d8:	011b      	lsls	r3, r3, #4
 80096da:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3301      	adds	r3, #1
 80096e0:	607b      	str	r3, [r7, #4]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	4618      	mov	r0, r3
 80096e8:	f000 f81a 	bl	8009720 <char_to_hex>
 80096ec:	4603      	mov	r3, r0
 80096ee:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 80096f0:	7d7b      	ldrb	r3, [r7, #21]
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	7d3b      	ldrb	r3, [r7, #20]
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	4413      	add	r3, r2
 80096fa:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 80096fc:	8afa      	ldrh	r2, [r7, #22]
 80096fe:	8a7b      	ldrh	r3, [r7, #18]
 8009700:	429a      	cmp	r2, r3
 8009702:	d001      	beq.n	8009708 <is_valid+0xe4>
	{
		return -1;
 8009704:	23ff      	movs	r3, #255	; 0xff
 8009706:	e000      	b.n	800970a <is_valid+0xe6>
	}

	return flag;
 8009708:	7ffb      	ldrb	r3, [r7, #31]
}
 800970a:	4618      	mov	r0, r3
 800970c:	3720      	adds	r7, #32
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	08015848 	.word	0x08015848
 8009718:	0801584c 	.word	0x0801584c
 800971c:	08015850 	.word	0x08015850

08009720 <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	4603      	mov	r3, r0
 8009728:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 800972a:	79fb      	ldrb	r3, [r7, #7]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d101      	bne.n	8009734 <char_to_hex+0x14>
	{
		return 0;
 8009730:	2300      	movs	r3, #0
 8009732:	e01e      	b.n	8009772 <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 8009734:	79fb      	ldrb	r3, [r7, #7]
 8009736:	2b2f      	cmp	r3, #47	; 0x2f
 8009738:	d906      	bls.n	8009748 <char_to_hex+0x28>
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	2b39      	cmp	r3, #57	; 0x39
 800973e:	d803      	bhi.n	8009748 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 8009740:	79fb      	ldrb	r3, [r7, #7]
 8009742:	3b30      	subs	r3, #48	; 0x30
 8009744:	b2db      	uxtb	r3, r3
 8009746:	e014      	b.n	8009772 <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 8009748:	79fb      	ldrb	r3, [r7, #7]
 800974a:	2b60      	cmp	r3, #96	; 0x60
 800974c:	d906      	bls.n	800975c <char_to_hex+0x3c>
 800974e:	79fb      	ldrb	r3, [r7, #7]
 8009750:	2b66      	cmp	r3, #102	; 0x66
 8009752:	d803      	bhi.n	800975c <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 8009754:	79fb      	ldrb	r3, [r7, #7]
 8009756:	3b57      	subs	r3, #87	; 0x57
 8009758:	b2db      	uxtb	r3, r3
 800975a:	e00a      	b.n	8009772 <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 800975c:	79fb      	ldrb	r3, [r7, #7]
 800975e:	2b40      	cmp	r3, #64	; 0x40
 8009760:	d906      	bls.n	8009770 <char_to_hex+0x50>
 8009762:	79fb      	ldrb	r3, [r7, #7]
 8009764:	2b46      	cmp	r3, #70	; 0x46
 8009766:	d803      	bhi.n	8009770 <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 8009768:	79fb      	ldrb	r3, [r7, #7]
 800976a:	3b37      	subs	r3, #55	; 0x37
 800976c:	b2db      	uxtb	r3, r3
 800976e:	e000      	b.n	8009772 <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 8009770:	23ff      	movs	r3, #255	; 0xff
}
 8009772:	4618      	mov	r0, r3
 8009774:	370c      	adds	r7, #12
 8009776:	46bd      	mov	sp, r7
 8009778:	bc80      	pop	{r7}
 800977a:	4770      	bx	lr

0800977c <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b088      	sub	sp, #32
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 8009784:	2000      	movs	r0, #0
 8009786:	f006 fe1b 	bl	80103c0 <time>
 800978a:	4603      	mov	r3, r0
 800978c:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800978e:	f107 030c 	add.w	r3, r7, #12
 8009792:	4618      	mov	r0, r3
 8009794:	f003 fff8 	bl	800d788 <localtime>
 8009798:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 800979a:	bf00      	nop
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	1c5a      	adds	r2, r3, #1
 80097a0:	607a      	str	r2, [r7, #4]
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	2b2c      	cmp	r3, #44	; 0x2c
 80097a6:	d1f9      	bne.n	800979c <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	1c5a      	adds	r2, r3, #1
 80097ac:	607a      	str	r2, [r7, #4]
 80097ae:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 80097b0:	2300      	movs	r3, #0
 80097b2:	61fb      	str	r3, [r7, #28]
 80097b4:	e011      	b.n	80097da <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 80097b6:	69fb      	ldr	r3, [r7, #28]
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	4413      	add	r3, r2
 80097bc:	781b      	ldrb	r3, [r3, #0]
 80097be:	2b2c      	cmp	r3, #44	; 0x2c
 80097c0:	d108      	bne.n	80097d4 <parse_ZDA+0x58>
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	3301      	adds	r3, #1
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	4413      	add	r3, r2
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	2b2c      	cmp	r3, #44	; 0x2c
 80097ce:	d101      	bne.n	80097d4 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 80097d0:	23ff      	movs	r3, #255	; 0xff
 80097d2:	e094      	b.n	80098fe <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 80097d4:	69fb      	ldr	r3, [r7, #28]
 80097d6:	3301      	adds	r3, #1
 80097d8:	61fb      	str	r3, [r7, #28]
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7f6 fd02 	bl	80001e4 <strlen>
 80097e0:	4602      	mov	r2, r0
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d8e6      	bhi.n	80097b6 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80097f0:	4613      	mov	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	4413      	add	r3, r2
 80097f6:	005b      	lsls	r3, r3, #1
 80097f8:	461a      	mov	r2, r3
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	3301      	adds	r3, #1
 80097fe:	781b      	ldrb	r3, [r3, #0]
 8009800:	3b30      	subs	r3, #48	; 0x30
 8009802:	4413      	add	r3, r2
 8009804:	1c9a      	adds	r2, r3, #2
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	3302      	adds	r3, #2
 800980e:	781b      	ldrb	r3, [r3, #0]
 8009810:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009814:	4613      	mov	r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	4413      	add	r3, r2
 800981a:	005b      	lsls	r3, r3, #1
 800981c:	461a      	mov	r2, r3
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	3303      	adds	r3, #3
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	3b30      	subs	r3, #48	; 0x30
 8009826:	4413      	add	r3, r2
 8009828:	1e5a      	subs	r2, r3, #1
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	3304      	adds	r3, #4
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8009838:	4613      	mov	r3, r2
 800983a:	009b      	lsls	r3, r3, #2
 800983c:	4413      	add	r3, r2
 800983e:	005b      	lsls	r3, r3, #1
 8009840:	461a      	mov	r2, r3
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	3305      	adds	r3, #5
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	3b30      	subs	r3, #48	; 0x30
 800984a:	4413      	add	r3, r2
 800984c:	1e5a      	subs	r2, r3, #1
 800984e:	69bb      	ldr	r3, [r7, #24]
 8009850:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 8009852:	bf00      	nop
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	1c5a      	adds	r2, r3, #1
 8009858:	607a      	str	r2, [r7, #4]
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b2c      	cmp	r3, #44	; 0x2c
 800985e:	d1f9      	bne.n	8009854 <parse_ZDA+0xd8>
	temp = ZDAstring;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	781b      	ldrb	r3, [r3, #0]
 8009868:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800986c:	4613      	mov	r3, r2
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4413      	add	r3, r2
 8009872:	005b      	lsls	r3, r3, #1
 8009874:	461a      	mov	r2, r3
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	3301      	adds	r3, #1
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	3b30      	subs	r3, #48	; 0x30
 800987e:	441a      	add	r2, r3
 8009880:	69bb      	ldr	r3, [r7, #24]
 8009882:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	3303      	adds	r3, #3
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800988e:	4613      	mov	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	005b      	lsls	r3, r3, #1
 8009896:	461a      	mov	r2, r3
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	3304      	adds	r3, #4
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	3b30      	subs	r3, #48	; 0x30
 80098a0:	4413      	add	r3, r2
 80098a2:	1e5a      	subs	r2, r3, #1
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 80098a8:	697b      	ldr	r3, [r7, #20]
 80098aa:	3306      	adds	r3, #6
 80098ac:	781b      	ldrb	r3, [r3, #0]
 80098ae:	3b30      	subs	r3, #48	; 0x30
 80098b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80098b4:	fb02 f203 	mul.w	r2, r2, r3
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	3307      	adds	r3, #7
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	3b30      	subs	r3, #48	; 0x30
 80098c0:	2164      	movs	r1, #100	; 0x64
 80098c2:	fb01 f303 	mul.w	r3, r1, r3
 80098c6:	18d1      	adds	r1, r2, r3
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	3308      	adds	r3, #8
 80098cc:	781b      	ldrb	r3, [r3, #0]
 80098ce:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80098d2:	4613      	mov	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	005b      	lsls	r3, r3, #1
 80098da:	18ca      	adds	r2, r1, r3
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	3309      	adds	r3, #9
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	3b30      	subs	r3, #48	; 0x30
 80098e4:	4413      	add	r3, r2
 80098e6:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 80098ea:	69bb      	ldr	r3, [r7, #24]
 80098ec:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 80098ee:	69b8      	ldr	r0, [r7, #24]
 80098f0:	f004 fb52 	bl	800df98 <mktime>
 80098f4:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	4a03      	ldr	r2, [pc, #12]	; (8009908 <parse_ZDA+0x18c>)
 80098fa:	6013      	str	r3, [r2, #0]
	return 0;
 80098fc:	2300      	movs	r3, #0
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3720      	adds	r7, #32
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	20000ae0 	.word	0x20000ae0

0800990c <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 800990c:	b5b0      	push	{r4, r5, r7, lr}
 800990e:	b086      	sub	sp, #24
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 8009914:	2300      	movs	r3, #0
 8009916:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	3306      	adds	r3, #6
 800991c:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 8009922:	2300      	movs	r3, #0
 8009924:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 8009926:	e002      	b.n	800992e <Parse_GLL+0x22>
	{
		count++;
 8009928:	7dbb      	ldrb	r3, [r7, #22]
 800992a:	3301      	adds	r3, #1
 800992c:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	1c5a      	adds	r2, r3, #1
 8009932:	607a      	str	r2, [r7, #4]
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	2b2c      	cmp	r3, #44	; 0x2c
 8009938:	d1f6      	bne.n	8009928 <Parse_GLL+0x1c>
	}
	if((count > 0))
 800993a:	7dbb      	ldrb	r3, [r7, #22]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d02e      	beq.n	800999e <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 8009940:	7dbb      	ldrb	r3, [r7, #22]
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	4413      	add	r3, r2
 8009946:	2200      	movs	r2, #0
 8009948:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 800994a:	7dbb      	ldrb	r3, [r7, #22]
 800994c:	3301      	adds	r3, #1
 800994e:	75bb      	strb	r3, [r7, #22]
 8009950:	7dbb      	ldrb	r3, [r7, #22]
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	4413      	add	r3, r2
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	2b53      	cmp	r3, #83	; 0x53
 800995a:	d102      	bne.n	8009962 <Parse_GLL+0x56>
 800995c:	f04f 33ff 	mov.w	r3, #4294967295
 8009960:	e000      	b.n	8009964 <Parse_GLL+0x58>
 8009962:	2301      	movs	r3, #1
 8009964:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 8009966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800996a:	4618      	mov	r0, r3
 800996c:	f7f6 fdea 	bl	8000544 <__aeabi_i2d>
 8009970:	4604      	mov	r4, r0
 8009972:	460d      	mov	r5, r1
 8009974:	6938      	ldr	r0, [r7, #16]
 8009976:	f003 fed5 	bl	800d724 <atof>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4620      	mov	r0, r4
 8009980:	4629      	mov	r1, r5
 8009982:	f7f6 fe45 	bl	8000610 <__aeabi_dmul>
 8009986:	4603      	mov	r3, r0
 8009988:	460c      	mov	r4, r1
 800998a:	4618      	mov	r0, r3
 800998c:	4621      	mov	r1, r4
 800998e:	f7f7 f937 	bl	8000c00 <__aeabi_d2f>
 8009992:	4602      	mov	r2, r0
 8009994:	4b28      	ldr	r3, [pc, #160]	; (8009a38 <Parse_GLL+0x12c>)
 8009996:	601a      	str	r2, [r3, #0]
		flag++;
 8009998:	7dfb      	ldrb	r3, [r7, #23]
 800999a:	3301      	adds	r3, #1
 800999c:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800999e:	bf00      	nop
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	1c5a      	adds	r2, r3, #1
 80099a4:	607a      	str	r2, [r7, #4]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	2b2c      	cmp	r3, #44	; 0x2c
 80099aa:	d1f9      	bne.n	80099a0 <Parse_GLL+0x94>
	temp = GLLstring;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	613b      	str	r3, [r7, #16]
	count = 0;
 80099b0:	2300      	movs	r3, #0
 80099b2:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 80099b4:	e002      	b.n	80099bc <Parse_GLL+0xb0>
	{
			count++;
 80099b6:	7dbb      	ldrb	r3, [r7, #22]
 80099b8:	3301      	adds	r3, #1
 80099ba:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	1c5a      	adds	r2, r3, #1
 80099c0:	607a      	str	r2, [r7, #4]
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	2b2c      	cmp	r3, #44	; 0x2c
 80099c6:	d1f6      	bne.n	80099b6 <Parse_GLL+0xaa>
	}
	if((count > 0))
 80099c8:	7dbb      	ldrb	r3, [r7, #22]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d02e      	beq.n	8009a2c <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 80099ce:	7dbb      	ldrb	r3, [r7, #22]
 80099d0:	693a      	ldr	r2, [r7, #16]
 80099d2:	4413      	add	r3, r2
 80099d4:	2200      	movs	r2, #0
 80099d6:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 80099d8:	7dbb      	ldrb	r3, [r7, #22]
 80099da:	3301      	adds	r3, #1
 80099dc:	75bb      	strb	r3, [r7, #22]
 80099de:	7dbb      	ldrb	r3, [r7, #22]
 80099e0:	693a      	ldr	r2, [r7, #16]
 80099e2:	4413      	add	r3, r2
 80099e4:	781b      	ldrb	r3, [r3, #0]
 80099e6:	2b57      	cmp	r3, #87	; 0x57
 80099e8:	d102      	bne.n	80099f0 <Parse_GLL+0xe4>
 80099ea:	f04f 33ff 	mov.w	r3, #4294967295
 80099ee:	e000      	b.n	80099f2 <Parse_GLL+0xe6>
 80099f0:	2301      	movs	r3, #1
 80099f2:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 80099f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099f8:	4618      	mov	r0, r3
 80099fa:	f7f6 fda3 	bl	8000544 <__aeabi_i2d>
 80099fe:	4604      	mov	r4, r0
 8009a00:	460d      	mov	r5, r1
 8009a02:	6938      	ldr	r0, [r7, #16]
 8009a04:	f003 fe8e 	bl	800d724 <atof>
 8009a08:	4602      	mov	r2, r0
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	4629      	mov	r1, r5
 8009a10:	f7f6 fdfe 	bl	8000610 <__aeabi_dmul>
 8009a14:	4603      	mov	r3, r0
 8009a16:	460c      	mov	r4, r1
 8009a18:	4618      	mov	r0, r3
 8009a1a:	4621      	mov	r1, r4
 8009a1c:	f7f7 f8f0 	bl	8000c00 <__aeabi_d2f>
 8009a20:	4602      	mov	r2, r0
 8009a22:	4b05      	ldr	r3, [pc, #20]	; (8009a38 <Parse_GLL+0x12c>)
 8009a24:	605a      	str	r2, [r3, #4]
			flag++;
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]

}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	3718      	adds	r7, #24
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bdb0      	pop	{r4, r5, r7, pc}
 8009a36:	bf00      	nop
 8009a38:	20000ae8 	.word	0x20000ae8

08009a3c <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b089      	sub	sp, #36	; 0x24
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 8009a44:	2300      	movs	r3, #0
 8009a46:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 8009a4c:	e008      	b.n	8009a60 <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 8009a4e:	69bb      	ldr	r3, [r7, #24]
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	61ba      	str	r2, [r7, #24]
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	2b2c      	cmp	r3, #44	; 0x2c
 8009a58:	d102      	bne.n	8009a60 <parse_GSA+0x24>
 8009a5a:	7ffb      	ldrb	r3, [r7, #31]
 8009a5c:	3301      	adds	r3, #1
 8009a5e:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 8009a60:	7ffb      	ldrb	r3, [r7, #31]
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d9f3      	bls.n	8009a4e <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 8009a66:	69bb      	ldr	r3, [r7, #24]
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	61ba      	str	r2, [r7, #24]
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	3b30      	subs	r3, #48	; 0x30
 8009a70:	b2da      	uxtb	r2, r3
 8009a72:	4b45      	ldr	r3, [pc, #276]	; (8009b88 <parse_GSA+0x14c>)
 8009a74:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 8009a7e:	e015      	b.n	8009aac <parse_GSA+0x70>
	{
		uint8_t count = 0;
 8009a80:	2300      	movs	r3, #0
 8009a82:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 8009a84:	e002      	b.n	8009a8c <parse_GSA+0x50>
 8009a86:	7d7b      	ldrb	r3, [r7, #21]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	757b      	strb	r3, [r7, #21]
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	61bb      	str	r3, [r7, #24]
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	781b      	ldrb	r3, [r3, #0]
 8009a96:	2b2c      	cmp	r3, #44	; 0x2c
 8009a98:	d1f5      	bne.n	8009a86 <parse_GSA+0x4a>
		if(count > 0)
 8009a9a:	7d7b      	ldrb	r3, [r7, #21]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d002      	beq.n	8009aa6 <parse_GSA+0x6a>
		{
			numsats++;
 8009aa0:	7dfb      	ldrb	r3, [r7, #23]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 8009aa6:	7dbb      	ldrb	r3, [r7, #22]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 8009aac:	7dbb      	ldrb	r3, [r7, #22]
 8009aae:	2b0b      	cmp	r3, #11
 8009ab0:	d9e6      	bls.n	8009a80 <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 8009ab2:	4a35      	ldr	r2, [pc, #212]	; (8009b88 <parse_GSA+0x14c>)
 8009ab4:	7dfb      	ldrb	r3, [r7, #23]
 8009ab6:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 8009ab8:	f107 0308 	add.w	r3, r7, #8
 8009abc:	2200      	movs	r2, #0
 8009abe:	601a      	str	r2, [r3, #0]
 8009ac0:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	613b      	str	r3, [r7, #16]
 8009ac6:	e043      	b.n	8009b50 <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	005b      	lsls	r3, r3, #1
 8009acc:	f107 0220 	add.w	r2, r7, #32
 8009ad0:	4413      	add	r3, r2
 8009ad2:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	0092      	lsls	r2, r2, #2
 8009ada:	4413      	add	r3, r2
 8009adc:	005b      	lsls	r3, r3, #1
 8009ade:	b2da      	uxtb	r2, r3
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	781b      	ldrb	r3, [r3, #0]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	b2db      	uxtb	r3, r3
 8009ae8:	3b30      	subs	r3, #48	; 0x30
 8009aea:	b2da      	uxtb	r2, r3
 8009aec:	693b      	ldr	r3, [r7, #16]
 8009aee:	005b      	lsls	r3, r3, #1
 8009af0:	f107 0120 	add.w	r1, r7, #32
 8009af4:	440b      	add	r3, r1
 8009af6:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	3301      	adds	r3, #1
 8009afe:	61bb      	str	r3, [r7, #24]
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	2b2e      	cmp	r3, #46	; 0x2e
 8009b06:	d1df      	bne.n	8009ac8 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 8009b08:	e018      	b.n	8009b3c <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	005b      	lsls	r3, r3, #1
 8009b0e:	f107 0220 	add.w	r2, r7, #32
 8009b12:	4413      	add	r3, r2
 8009b14:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 8009b18:	461a      	mov	r2, r3
 8009b1a:	0092      	lsls	r2, r2, #2
 8009b1c:	4413      	add	r3, r2
 8009b1e:	005b      	lsls	r3, r3, #1
 8009b20:	b2da      	uxtb	r2, r3
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	4413      	add	r3, r2
 8009b28:	b2db      	uxtb	r3, r3
 8009b2a:	3b30      	subs	r3, #48	; 0x30
 8009b2c:	b2da      	uxtb	r2, r3
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	005b      	lsls	r3, r3, #1
 8009b32:	f107 0120 	add.w	r1, r7, #32
 8009b36:	440b      	add	r3, r1
 8009b38:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 8009b3c:	69bb      	ldr	r3, [r7, #24]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	61bb      	str	r3, [r7, #24]
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	2b2c      	cmp	r3, #44	; 0x2c
 8009b48:	d1df      	bne.n	8009b0a <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	613b      	str	r3, [r7, #16]
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	2b02      	cmp	r3, #2
 8009b54:	ddd1      	ble.n	8009afa <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 8009b56:	4b0c      	ldr	r3, [pc, #48]	; (8009b88 <parse_GSA+0x14c>)
 8009b58:	3302      	adds	r3, #2
 8009b5a:	f107 0208 	add.w	r2, r7, #8
 8009b5e:	8812      	ldrh	r2, [r2, #0]
 8009b60:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 8009b62:	4b09      	ldr	r3, [pc, #36]	; (8009b88 <parse_GSA+0x14c>)
 8009b64:	461a      	mov	r2, r3
 8009b66:	f107 030a 	add.w	r3, r7, #10
 8009b6a:	881b      	ldrh	r3, [r3, #0]
 8009b6c:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 8009b6e:	4b06      	ldr	r3, [pc, #24]	; (8009b88 <parse_GSA+0x14c>)
 8009b70:	3304      	adds	r3, #4
 8009b72:	f107 020c 	add.w	r2, r7, #12
 8009b76:	8812      	ldrh	r2, [r2, #0]
 8009b78:	801a      	strh	r2, [r3, #0]
	return 0;
 8009b7a:	2300      	movs	r3, #0
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3724      	adds	r7, #36	; 0x24
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bc80      	pop	{r7}
 8009b84:	4770      	bx	lr
 8009b86:	bf00      	nop
 8009b88:	20000ad4 	.word	0x20000ad4

08009b8c <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]

	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 8009b94:	f7ff fbfa 	bl	800938c <MX_DMA_Init>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <init_GPS+0x16>
 8009b9e:	2306      	movs	r3, #6
 8009ba0:	e078      	b.n	8009c94 <init_GPS+0x108>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8009ba2:	f7ff fbc3 	bl	800932c <MX_UART4_Init>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d001      	beq.n	8009bb0 <init_GPS+0x24>
 8009bac:	2306      	movs	r3, #6
 8009bae:	e071      	b.n	8009c94 <init_GPS+0x108>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 8009bb0:	f7ff faf0 	bl	8009194 <MX_TIM2_Init>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <init_GPS+0x32>
 8009bba:	2306      	movs	r3, #6
 8009bbc:	e06a      	b.n	8009c94 <init_GPS+0x108>

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	4a36      	ldr	r2, [pc, #216]	; (8009c9c <init_GPS+0x110>)
 8009bc2:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	4a36      	ldr	r2, [pc, #216]	; (8009ca0 <init_GPS+0x114>)
 8009bc8:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a35      	ldr	r2, [pc, #212]	; (8009ca4 <init_GPS+0x118>)
 8009bce:	605a      	str	r2, [r3, #4]

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	4a35      	ldr	r2, [pc, #212]	; (8009ca8 <init_GPS+0x11c>)
 8009bd4:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	4a34      	ldr	r2, [pc, #208]	; (8009cac <init_GPS+0x120>)
 8009bda:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	4a34      	ldr	r2, [pc, #208]	; (8009cb0 <init_GPS+0x124>)
 8009be0:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6818      	ldr	r0, [r3, #0]
 8009be6:	f107 010e 	add.w	r1, r7, #14
 8009bea:	23fa      	movs	r3, #250	; 0xfa
 8009bec:	2201      	movs	r2, #1
 8009bee:	f7fc ff62 	bl	8006ab6 <HAL_UART_Receive>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d001      	beq.n	8009bfc <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 8009bf8:	2307      	movs	r3, #7
 8009bfa:	e04b      	b.n	8009c94 <init_GPS+0x108>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f941 	bl	8009e84 <UBX_Send_Ack>
 8009c02:	4603      	mov	r3, r0
 8009c04:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 8009c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d115      	bne.n	8009c3a <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	691b      	ldr	r3, [r3, #16]
 8009c12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009c16:	4618      	mov	r0, r3
 8009c18:	f7ff fcf6 	bl	8009608 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	695b      	ldr	r3, [r3, #20]
 8009c20:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009c24:	4618      	mov	r0, r3
 8009c26:	f7ff fcef 	bl	8009608 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 fa5a 	bl	800a0e4 <UBX_Configure_Baudrate>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b01      	cmp	r3, #1
 8009c34:	d025      	beq.n	8009c82 <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 8009c36:	2303      	movs	r3, #3
 8009c38:	e02c      	b.n	8009c94 <init_GPS+0x108>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 8009c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c3e:	f113 0f03 	cmn.w	r3, #3
 8009c42:	d112      	bne.n	8009c6a <init_GPS+0xde>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 8009c44:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 f8a1 	bl	8009d90 <USART_Set_Baudrate>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d104      	bne.n	8009c5e <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 f915 	bl	8009e84 <UBX_Send_Ack>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State != UBX_ACK_ACK)
 8009c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c62:	2b01      	cmp	r3, #1
 8009c64:	d00d      	beq.n	8009c82 <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 8009c66:	2302      	movs	r3, #2
 8009c68:	e014      	b.n	8009c94 <init_GPS+0x108>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx || GPS_Acknowledgement_State == UBX_ERROR)
 8009c6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c6e:	f113 0f02 	cmn.w	r3, #2
 8009c72:	d004      	beq.n	8009c7e <init_GPS+0xf2>
 8009c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c7c:	d101      	bne.n	8009c82 <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 8009c7e:	2305      	movs	r3, #5
 8009c80:	e008      	b.n	8009c94 <init_GPS+0x108>
	}
	//configure message buffer
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fa78 	bl	800a178 <UBX_Configure_Messages>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d001      	beq.n	8009c92 <init_GPS+0x106>
	{
		return GPS_Init_MSG_Config_Error;
 8009c8e:	2304      	movs	r3, #4
 8009c90:	e000      	b.n	8009c94 <init_GPS+0x108>
	}
	return GPS_Init_OK;
 8009c92:	2301      	movs	r3, #1
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3710      	adds	r7, #16
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	2000133c 	.word	0x2000133c
 8009ca0:	200013bc 	.word	0x200013bc
 8009ca4:	20000af0 	.word	0x20000af0
 8009ca8:	20001c48 	.word	0x20001c48
 8009cac:	20000b3c 	.word	0x20000b3c
 8009cb0:	200013fc 	.word	0x200013fc

08009cb4 <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc6:	d004      	beq.n	8009cd2 <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009cd0:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fb f966 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f7fb f8dd 	bl	8004ea0 <HAL_TIM_Base_DeInit>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d001      	beq.n	8009cf0 <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 8009cec:	2306      	movs	r3, #6
 8009cee:	e046      	b.n	8009d7e <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	609a      	str	r2, [r3, #8]

	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a22      	ldr	r2, [pc, #136]	; (8009d88 <deinit_GPS+0xd4>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d003      	beq.n	8009d0a <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a20      	ldr	r2, [pc, #128]	; (8009d88 <deinit_GPS+0xd4>)
 8009d08:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f7fc fe09 	bl	8006926 <HAL_UART_DeInit>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d001      	beq.n	8009d1e <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 8009d1a:	2306      	movs	r3, #6
 8009d1c:	e02f      	b.n	8009d7e <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	601a      	str	r2, [r3, #0]

	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a18      	ldr	r2, [pc, #96]	; (8009d8c <deinit_GPS+0xd8>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d003      	beq.n	8009d38 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	4a15      	ldr	r2, [pc, #84]	; (8009d8c <deinit_GPS+0xd8>)
 8009d36:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7f7 fc65 	bl	800160c <HAL_DMA_DeInit>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 8009d48:	2306      	movs	r3, #6
 8009d4a:	e018      	b.n	8009d7e <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	f7ff fc54 	bl	8009608 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	691b      	ldr	r3, [r3, #16]
 8009d64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f7ff fc4d 	bl	8009608 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	695b      	ldr	r3, [r3, #20]
 8009d72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7ff fc46 	bl	8009608 <Clear_Buffer>


	return GPS_Init_OK;
 8009d7c:	2301      	movs	r3, #1
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3708      	adds	r7, #8
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
 8009d86:	bf00      	nop
 8009d88:	40004c00 	.word	0x40004c00
 8009d8c:	40020008 	.word	0x40020008

08009d90 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	6812      	ldr	r2, [r2, #0]
 8009da4:	6812      	ldr	r2, [r2, #0]
 8009da6:	6812      	ldr	r2, [r2, #0]
 8009da8:	f022 0201 	bic.w	r2, r2, #1
 8009dac:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	683a      	ldr	r2, [r7, #0]
 8009db4:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7fc fd65 	bl	800688a <HAL_UART_Init>
 8009dc0:	4603      	mov	r3, r0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d001      	beq.n	8009dca <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e056      	b.n	8009e78 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	687a      	ldr	r2, [r7, #4]
 8009dd2:	6812      	ldr	r2, [r2, #0]
 8009dd4:	6812      	ldr	r2, [r2, #0]
 8009dd6:	6812      	ldr	r2, [r2, #0]
 8009dd8:	f042 0201 	orr.w	r2, r2, #1
 8009ddc:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	69db      	ldr	r3, [r3, #28]
 8009de6:	f003 0302 	and.w	r3, r3, #2
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d104      	bne.n	8009df8 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2202      	movs	r2, #2
 8009df6:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	69db      	ldr	r3, [r3, #28]
 8009e00:	f003 0304 	and.w	r3, r3, #4
 8009e04:	2b04      	cmp	r3, #4
 8009e06:	d104      	bne.n	8009e12 <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2204      	movs	r2, #4
 8009e10:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	69db      	ldr	r3, [r3, #28]
 8009e1a:	f003 0308 	and.w	r3, r3, #8
 8009e1e:	2b08      	cmp	r3, #8
 8009e20:	d10a      	bne.n	8009e38 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009e2a:	b29b      	uxth	r3, r3
 8009e2c:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2208      	movs	r2, #8
 8009e36:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	69db      	ldr	r3, [r3, #28]
 8009e40:	f003 0301 	and.w	r3, r3, #1
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d104      	bne.n	8009e52 <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2201      	movs	r2, #1
 8009e50:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	69db      	ldr	r3, [r3, #28]
 8009e5a:	f003 0310 	and.w	r3, r3, #16
 8009e5e:	2b10      	cmp	r3, #16
 8009e60:	d104      	bne.n	8009e6c <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2210      	movs	r2, #16
 8009e6a:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,1152000);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a03      	ldr	r2, [pc, #12]	; (8009e80 <USART_Set_Baudrate+0xf0>)
 8009e74:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 8009e76:	2300      	movs	r3, #0
}
 8009e78:	4618      	mov	r0, r3
 8009e7a:	3710      	adds	r7, #16
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	00119400 	.word	0x00119400

08009e84 <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 8009e84:	b5b0      	push	{r4, r5, r7, lr}
 8009e86:	b092      	sub	sp, #72	; 0x48
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 8009e8c:	4b90      	ldr	r3, [pc, #576]	; (800a0d0 <UBX_Send_Ack+0x24c>)
 8009e8e:	f107 0418 	add.w	r4, r7, #24
 8009e92:	461d      	mov	r5, r3
 8009e94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009e98:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009e9c:	6020      	str	r0, [r4, #0]
 8009e9e:	3404      	adds	r4, #4
 8009ea0:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 8009ea2:	2315      	movs	r3, #21
 8009ea4:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	647b      	str	r3, [r7, #68]	; 0x44
 8009eaa:	e00c      	b.n	8009ec6 <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	691a      	ldr	r2, [r3, #16]
 8009eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009eb2:	4413      	add	r3, r2
 8009eb4:	f107 0118 	add.w	r1, r7, #24
 8009eb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eba:	440a      	add	r2, r1
 8009ebc:	7812      	ldrb	r2, [r2, #0]
 8009ebe:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 8009ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	647b      	str	r3, [r7, #68]	; 0x44
 8009ec6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	dbee      	blt.n	8009eac <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 8009ece:	4b81      	ldr	r3, [pc, #516]	; (800a0d4 <UBX_Send_Ack+0x250>)
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee0:	2b40      	cmp	r3, #64	; 0x40
 8009ee2:	d104      	bne.n	8009eee <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	2240      	movs	r2, #64	; 0x40
 8009eec:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	6812      	ldr	r2, [r2, #0]
 8009ef8:	6812      	ldr	r2, [r2, #0]
 8009efa:	6812      	ldr	r2, [r2, #0]
 8009efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f00:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6818      	ldr	r0, [r3, #0]
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f0c:	b292      	uxth	r2, r2
 8009f0e:	4619      	mov	r1, r3
 8009f10:	f7fc fe9e 	bl	8006c50 <HAL_UART_Transmit_DMA>
 8009f14:	4603      	mov	r3, r0
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d15a      	bne.n	8009fd0 <UBX_Send_Ack+0x14c>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 8009f1a:	bf00      	nop
 8009f1c:	4b6d      	ldr	r3, [pc, #436]	; (800a0d4 <UBX_Send_Ack+0x250>)
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d1fb      	bne.n	8009f1c <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 8009f24:	4b6b      	ldr	r3, [pc, #428]	; (800a0d4 <UBX_Send_Ack+0x250>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	6812      	ldr	r2, [r2, #0]
 8009f34:	6812      	ldr	r2, [r2, #0]
 8009f36:	6812      	ldr	r2, [r2, #0]
 8009f38:	f042 0210 	orr.w	r2, r2, #16
 8009f3c:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	6812      	ldr	r2, [r2, #0]
 8009f4a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8009f4c:	6812      	ldr	r2, [r2, #0]
 8009f4e:	6812      	ldr	r2, [r2, #0]
 8009f50:	f042 0202 	orr.w	r2, r2, #2
 8009f54:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	689b      	ldr	r3, [r3, #8]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	f003 0302 	and.w	r3, r3, #2
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d105      	bne.n	8009f72 <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	689b      	ldr	r3, [r3, #8]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f06f 0202 	mvn.w	r2, #2
 8009f70:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 8009f72:	4b59      	ldr	r3, [pc, #356]	; (800a0d8 <UBX_Send_Ack+0x254>)
 8009f74:	2200      	movs	r2, #0
 8009f76:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6818      	ldr	r0, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f84:	4619      	mov	r1, r3
 8009f86:	f7fc fedf 	bl	8006d48 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	6892      	ldr	r2, [r2, #8]
 8009f94:	6812      	ldr	r2, [r2, #0]
 8009f96:	68d2      	ldr	r2, [r2, #12]
 8009f98:	f042 0202 	orr.w	r2, r2, #2
 8009f9c:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	2100      	movs	r1, #0
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	f7fb f85d 	bl	8005064 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fa ffd0 	bl	8004f54 <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 8009fb4:	e00c      	b.n	8009fd0 <UBX_Send_Ack+0x14c>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 8009fb6:	4b48      	ldr	r3, [pc, #288]	; (800a0d8 <UBX_Send_Ack+0x254>)
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	2b03      	cmp	r3, #3
 8009fbc:	d108      	bne.n	8009fd0 <UBX_Send_Ack+0x14c>
		  {
			  TIM_IDLE_Timeout = RESET;
 8009fbe:	4b47      	ldr	r3, [pc, #284]	; (800a0dc <UBX_Send_Ack+0x258>)
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 8009fc4:	4b44      	ldr	r3, [pc, #272]	; (800a0d8 <UBX_Send_Ack+0x254>)
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 8009fca:	f06f 0302 	mvn.w	r3, #2
 8009fce:	e07a      	b.n	800a0c6 <UBX_Send_Ack+0x242>
	  while(M2M_Txfer_Cplt != SET)
 8009fd0:	4b41      	ldr	r3, [pc, #260]	; (800a0d8 <UBX_Send_Ack+0x254>)
 8009fd2:	781b      	ldrb	r3, [r3, #0]
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d1ee      	bne.n	8009fb6 <UBX_Send_Ack+0x132>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 8009fd8:	4b3f      	ldr	r3, [pc, #252]	; (800a0d8 <UBX_Send_Ack+0x254>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 8009fde:	23b5      	movs	r3, #181	; 0xb5
 8009fe0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 8009fe4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009fe8:	4619      	mov	r1, r3
 8009fea:	483d      	ldr	r0, [pc, #244]	; (800a0e0 <UBX_Send_Ack+0x25c>)
 8009fec:	f004 fae4 	bl	800e5b8 <strchr>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	4b3a      	ldr	r3, [pc, #232]	; (800a0e0 <UBX_Send_Ack+0x25c>)
 8009ff6:	1ad3      	subs	r3, r2, r3
 8009ff8:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	db60      	blt.n	800a0c2 <UBX_Send_Ack+0x23e>
 800a000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a002:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a006:	dc5c      	bgt.n	800a0c2 <UBX_Send_Ack+0x23e>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 800a008:	f107 030c 	add.w	r3, r7, #12
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	605a      	str	r2, [r3, #4]
 800a012:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	695a      	ldr	r2, [r3, #20]
 800a018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a01a:	441a      	add	r2, r3
 800a01c:	f107 030c 	add.w	r3, r7, #12
 800a020:	6810      	ldr	r0, [r2, #0]
 800a022:	6851      	ldr	r1, [r2, #4]
 800a024:	c303      	stmia	r3!, {r0, r1}
 800a026:	8912      	ldrh	r2, [r2, #8]
 800a028:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800a02a:	7b3b      	ldrb	r3, [r7, #12]
 800a02c:	021b      	lsls	r3, r3, #8
 800a02e:	b21a      	sxth	r2, r3
 800a030:	7b7b      	ldrb	r3, [r7, #13]
 800a032:	b21b      	sxth	r3, r3
 800a034:	4313      	orrs	r3, r2
 800a036:	b21b      	sxth	r3, r3
 800a038:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 800a03a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a03c:	f24b 5262 	movw	r2, #46434	; 0xb562
 800a040:	4293      	cmp	r3, r2
 800a042:	d13e      	bne.n	800a0c2 <UBX_Send_Ack+0x23e>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800a044:	2300      	movs	r3, #0
 800a046:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a04a:	2300      	movs	r3, #0
 800a04c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800a050:	2302      	movs	r3, #2
 800a052:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a054:	e013      	b.n	800a07e <UBX_Send_Ack+0x1fa>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 800a056:	f107 020c 	add.w	r2, r7, #12
 800a05a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a05c:	4413      	add	r3, r2
 800a05e:	781a      	ldrb	r2, [r3, #0]
 800a060:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800a064:	4413      	add	r3, r2
 800a066:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800a06a:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800a06e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800a072:	4413      	add	r3, r2
 800a074:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800a078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a07a:	3301      	adds	r3, #1
 800a07c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a07e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a080:	2b07      	cmp	r3, #7
 800a082:	dde8      	ble.n	800a056 <UBX_Send_Ack+0x1d2>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800a084:	7d3b      	ldrb	r3, [r7, #20]
 800a086:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d116      	bne.n	800a0bc <UBX_Send_Ack+0x238>
 800a08e:	7d7b      	ldrb	r3, [r7, #21]
 800a090:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800a094:	429a      	cmp	r2, r3
 800a096:	d111      	bne.n	800a0bc <UBX_Send_Ack+0x238>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 800a098:	7bbb      	ldrb	r3, [r7, #14]
 800a09a:	2b05      	cmp	r3, #5
 800a09c:	d111      	bne.n	800a0c2 <UBX_Send_Ack+0x23e>
	 	 	{
	 		 	switch (msg[3])
 800a09e:	7bfb      	ldrb	r3, [r7, #15]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d002      	beq.n	800a0aa <UBX_Send_Ack+0x226>
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d004      	beq.n	800a0b2 <UBX_Send_Ack+0x22e>
	 	 	if(msg[2] == 0x05)
 800a0a8:	e00b      	b.n	800a0c2 <UBX_Send_Ack+0x23e>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800a0b0:	e003      	b.n	800a0ba <UBX_Send_Ack+0x236>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800a0b8:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 800a0ba:	e002      	b.n	800a0c2 <UBX_Send_Ack+0x23e>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 800a0bc:	23ff      	movs	r3, #255	; 0xff
 800a0be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800a0c2:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3748      	adds	r7, #72	; 0x48
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bdb0      	pop	{r4, r5, r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	08015854 	.word	0x08015854
 800a0d4:	20001bfc 	.word	0x20001bfc
 800a0d8:	20000b38 	.word	0x20000b38
 800a0dc:	20000adc 	.word	0x20000adc
 800a0e0:	200013fc 	.word	0x200013fc

0800a0e4 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 800a0e4:	b5b0      	push	{r4, r5, r7, lr}
 800a0e6:	b08a      	sub	sp, #40	; 0x28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800a0ec:	4b20      	ldr	r3, [pc, #128]	; (800a170 <UBX_Configure_Baudrate+0x8c>)
 800a0ee:	f107 0408 	add.w	r4, r7, #8
 800a0f2:	461d      	mov	r5, r3
 800a0f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a0fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 800a100:	231c      	movs	r3, #28
 800a102:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	691b      	ldr	r3, [r3, #16]
 800a108:	f107 0108 	add.w	r1, r7, #8
 800a10c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a10e:	4618      	mov	r0, r3
 800a110:	f003 fe4e 	bl	800ddb0 <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	691b      	ldr	r3, [r3, #16]
 800a11c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a11e:	b292      	uxth	r2, r2
 800a120:	4619      	mov	r1, r3
 800a122:	f7fc fd95 	bl	8006c50 <HAL_UART_Transmit_DMA>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d11b      	bne.n	800a164 <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800a12c:	bf00      	nop
 800a12e:	4b11      	ldr	r3, [pc, #68]	; (800a174 <UBX_Configure_Baudrate+0x90>)
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	2b01      	cmp	r3, #1
 800a134:	d1fb      	bne.n	800a12e <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	691b      	ldr	r3, [r3, #16]
 800a13a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff fa62 	bl	8009608 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 800a144:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7ff fe21 	bl	8009d90 <USART_Set_Baudrate>
 800a14e:	4603      	mov	r3, r0
 800a150:	2b00      	cmp	r3, #0
 800a152:	d002      	beq.n	800a15a <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 800a154:	f04f 33ff 	mov.w	r3, #4294967295
 800a158:	e006      	b.n	800a168 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f7ff fe92 	bl	8009e84 <UBX_Send_Ack>
 800a160:	4603      	mov	r3, r0
 800a162:	e001      	b.n	800a168 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 800a164:	f06f 0301 	mvn.w	r3, #1
}
 800a168:	4618      	mov	r0, r3
 800a16a:	3728      	adds	r7, #40	; 0x28
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bdb0      	pop	{r4, r5, r7, pc}
 800a170:	0801586c 	.word	0x0801586c
 800a174:	20001bfc 	.word	0x20001bfc

0800a178 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 800a178:	b5b0      	push	{r4, r5, r7, lr}
 800a17a:	b0a8      	sub	sp, #160	; 0xa0
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800a180:	4a3d      	ldr	r2, [pc, #244]	; (800a278 <UBX_Configure_Messages+0x100>)
 800a182:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a186:	4611      	mov	r1, r2
 800a188:	226e      	movs	r2, #110	; 0x6e
 800a18a:	4618      	mov	r0, r3
 800a18c:	f003 fe10 	bl	800ddb0 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800a190:	236e      	movs	r3, #110	; 0x6e
 800a192:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	69db      	ldr	r3, [r3, #28]
 800a19e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1a2:	2b40      	cmp	r3, #64	; 0x40
 800a1a4:	d104      	bne.n	800a1b0 <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	2240      	movs	r2, #64	; 0x40
 800a1ae:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	6812      	ldr	r2, [r2, #0]
 800a1ba:	6812      	ldr	r2, [r2, #0]
 800a1bc:	6812      	ldr	r2, [r2, #0]
 800a1be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a1c2:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800a1cc:	b292      	uxth	r2, r2
 800a1ce:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	f7fc fd3c 	bl	8006c50 <HAL_UART_Transmit_DMA>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 800a1de:	f04f 33ff 	mov.w	r3, #4294967295
 800a1e2:	e044      	b.n	800a26e <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 800a1e4:	bf00      	nop
 800a1e6:	4b25      	ldr	r3, [pc, #148]	; (800a27c <UBX_Configure_Messages+0x104>)
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	2b01      	cmp	r3, #1
 800a1ec:	d1fb      	bne.n	800a1e6 <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800a1ee:	4b23      	ldr	r3, [pc, #140]	; (800a27c <UBX_Configure_Messages+0x104>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800a1f4:	4b22      	ldr	r3, [pc, #136]	; (800a280 <UBX_Configure_Messages+0x108>)
 800a1f6:	f107 0408 	add.w	r4, r7, #8
 800a1fa:	461d      	mov	r5, r3
 800a1fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a204:	682b      	ldr	r3, [r5, #0]
 800a206:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800a208:	2321      	movs	r3, #33	; 0x21
 800a20a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	69db      	ldr	r3, [r3, #28]
 800a216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a21a:	2b40      	cmp	r3, #64	; 0x40
 800a21c:	d104      	bne.n	800a228 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2240      	movs	r2, #64	; 0x40
 800a226:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	6812      	ldr	r2, [r2, #0]
 800a232:	6812      	ldr	r2, [r2, #0]
 800a234:	6812      	ldr	r2, [r2, #0]
 800a236:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a23a:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800a244:	b292      	uxth	r2, r2
 800a246:	f107 0108 	add.w	r1, r7, #8
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7fc fd00 	bl	8006c50 <HAL_UART_Transmit_DMA>
 800a250:	4603      	mov	r3, r0
 800a252:	2b00      	cmp	r3, #0
 800a254:	d109      	bne.n	800a26a <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 800a256:	bf00      	nop
 800a258:	4b08      	ldr	r3, [pc, #32]	; (800a27c <UBX_Configure_Messages+0x104>)
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	2b01      	cmp	r3, #1
 800a25e:	d1fb      	bne.n	800a258 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 800a260:	4b06      	ldr	r3, [pc, #24]	; (800a27c <UBX_Configure_Messages+0x104>)
 800a262:	2200      	movs	r2, #0
 800a264:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800a266:	2302      	movs	r3, #2
 800a268:	e001      	b.n	800a26e <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800a26a:	f04f 33ff 	mov.w	r3, #4294967295

}
 800a26e:	4618      	mov	r0, r3
 800a270:	37a0      	adds	r7, #160	; 0xa0
 800a272:	46bd      	mov	sp, r7
 800a274:	bdb0      	pop	{r4, r5, r7, pc}
 800a276:	bf00      	nop
 800a278:	08015888 	.word	0x08015888
 800a27c:	20001bfc 	.word	0x20001bfc
 800a280:	080158f8 	.word	0x080158f8

0800a284 <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	f003 0302 	and.w	r3, r3, #2
 800a296:	2b02      	cmp	r3, #2
 800a298:	d11c      	bne.n	800a2d4 <USART_TIM_RTO_Handler+0x50>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f06f 0202 	mvn.w	r2, #2
 800a2a2:	611a      	str	r2, [r3, #16]
		__HAL_TIM_CLEAR_IT(htim,TIM_IT_UPDATE);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f06f 0201 	mvn.w	r2, #1
 800a2ac:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 800a2ae:	4b0b      	ldr	r3, [pc, #44]	; (800a2dc <USART_TIM_RTO_Handler+0x58>)
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7fa fe77 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
		if(!log_gps)
 800a2ba:	4b09      	ldr	r3, [pc, #36]	; (800a2e0 <USART_TIM_RTO_Handler+0x5c>)
 800a2bc:	781b      	ldrb	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d108      	bne.n	800a2d4 <USART_TIM_RTO_Handler+0x50>
		{
			UART4->ISR |= USART_ISR_IDLE;
 800a2c2:	4a08      	ldr	r2, [pc, #32]	; (800a2e4 <USART_TIM_RTO_Handler+0x60>)
 800a2c4:	4b07      	ldr	r3, [pc, #28]	; (800a2e4 <USART_TIM_RTO_Handler+0x60>)
 800a2c6:	69db      	ldr	r3, [r3, #28]
 800a2c8:	f043 0310 	orr.w	r3, r3, #16
 800a2cc:	61d3      	str	r3, [r2, #28]
			USART_GPS_IRQHandler(&hgps);
 800a2ce:	4806      	ldr	r0, [pc, #24]	; (800a2e8 <USART_TIM_RTO_Handler+0x64>)
 800a2d0:	f000 f984 	bl	800a5dc <USART_GPS_IRQHandler>
		}

	}
}
 800a2d4:	bf00      	nop
 800a2d6:	3708      	adds	r7, #8
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}
 800a2dc:	20000adc 	.word	0x20000adc
 800a2e0:	20002448 	.word	0x20002448
 800a2e4:	40004c00 	.word	0x40004c00
 800a2e8:	20000ab8 	.word	0x20000ab8

0800a2ec <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b084      	sub	sp, #16
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 800a2f4:	4b64      	ldr	r3, [pc, #400]	; (800a488 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800a2fa:	4b64      	ldr	r3, [pc, #400]	; (800a48c <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	f000 80be 	beq.w	800a480 <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	68db      	ldr	r3, [r3, #12]
 800a308:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a30c:	4618      	mov	r0, r3
 800a30e:	f7ff f97b 	bl	8009608 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 800a312:	495f      	ldr	r1, [pc, #380]	; (800a490 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800a314:	485f      	ldr	r0, [pc, #380]	; (800a494 <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 800a316:	f004 ff85 	bl	800f224 <strtok>
 800a31a:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800a31c:	e042      	b.n	800a3a4 <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800a31e:	68f8      	ldr	r0, [r7, #12]
 800a320:	f7ff f980 	bl	8009624 <is_valid>
 800a324:	4603      	mov	r3, r0
 800a326:	2b02      	cmp	r3, #2
 800a328:	d012      	beq.n	800a350 <DMA_GNSS_MEM_IRQHandler+0x64>
 800a32a:	2b03      	cmp	r3, #3
 800a32c:	d01e      	beq.n	800a36c <DMA_GNSS_MEM_IRQHandler+0x80>
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d000      	beq.n	800a334 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 800a332:	e02e      	b.n	800a392 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f7ff fae9 	bl	800990c <Parse_GLL>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b02      	cmp	r3, #2
 800a33e:	d123      	bne.n	800a388 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 800a340:	4b55      	ldr	r3, [pc, #340]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	f043 0301 	orr.w	r3, r3, #1
 800a348:	b2da      	uxtb	r2, r3
 800a34a:	4b53      	ldr	r3, [pc, #332]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a34c:	701a      	strb	r2, [r3, #0]
						break;
 800a34e:	e01b      	b.n	800a388 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7ff fb73 	bl	8009a3c <parse_GSA>
 800a356:	4603      	mov	r3, r0
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d117      	bne.n	800a38c <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800a35c:	4b4e      	ldr	r3, [pc, #312]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	f043 0302 	orr.w	r3, r3, #2
 800a364:	b2da      	uxtb	r2, r3
 800a366:	4b4c      	ldr	r3, [pc, #304]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a368:	701a      	strb	r2, [r3, #0]
						break;
 800a36a:	e00f      	b.n	800a38c <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800a36c:	68f8      	ldr	r0, [r7, #12]
 800a36e:	f7ff fa05 	bl	800977c <parse_ZDA>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10b      	bne.n	800a390 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 800a378:	4b47      	ldr	r3, [pc, #284]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	f043 0304 	orr.w	r3, r3, #4
 800a380:	b2da      	uxtb	r2, r3
 800a382:	4b45      	ldr	r3, [pc, #276]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a384:	701a      	strb	r2, [r3, #0]
				    	break;
 800a386:	e003      	b.n	800a390 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 800a388:	bf00      	nop
 800a38a:	e002      	b.n	800a392 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 800a38c:	bf00      	nop
 800a38e:	e000      	b.n	800a392 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 800a390:	bf00      	nop
					}
					if(packet_full == 7)
 800a392:	4b41      	ldr	r3, [pc, #260]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	2b07      	cmp	r3, #7
 800a398:	d008      	beq.n	800a3ac <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 800a39a:	493d      	ldr	r1, [pc, #244]	; (800a490 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800a39c:	2000      	movs	r0, #0
 800a39e:	f004 ff41 	bl	800f224 <strtok>
 800a3a2:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1b9      	bne.n	800a31e <DMA_GNSS_MEM_IRQHandler+0x32>
 800a3aa:	e000      	b.n	800a3ae <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 800a3ac:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	f003 0302 	and.w	r3, r3, #2
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d10a      	bne.n	800a3d4 <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	689b      	ldr	r3, [r3, #8]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f06f 0202 	mvn.w	r2, #2
 800a3c8:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	6812      	ldr	r2, [r2, #0]
 800a3e0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a3e2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a3e4:	213f      	movs	r1, #63	; 0x3f
 800a3e6:	fa01 f202 	lsl.w	r2, r1, r2
 800a3ea:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	68d2      	ldr	r2, [r2, #12]
 800a3f8:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a406:	605a      	str	r2, [r3, #4]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2210      	movs	r2, #16
 800a410:	621a      	str	r2, [r3, #32]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	6812      	ldr	r2, [r2, #0]
 800a41c:	6812      	ldr	r2, [r2, #0]
 800a41e:	6812      	ldr	r2, [r2, #0]
 800a420:	f042 0210 	orr.w	r2, r2, #16
 800a424:	601a      	str	r2, [r3, #0]
			if(packet_full != 7)
 800a426:	4b1c      	ldr	r3, [pc, #112]	; (800a498 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	2b07      	cmp	r3, #7
 800a42c:	d028      	beq.n	800a480 <DMA_GNSS_MEM_IRQHandler+0x194>
			{

				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	689b      	ldr	r3, [r3, #8]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	6892      	ldr	r2, [r2, #8]
 800a438:	6812      	ldr	r2, [r2, #0]
 800a43a:	68d2      	ldr	r2, [r2, #12]
 800a43c:	f042 0202 	orr.w	r2, r2, #2
 800a440:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	2100      	movs	r1, #0
 800a448:	4618      	mov	r0, r3
 800a44a:	f7fa fe0b 	bl	8005064 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	4618      	mov	r0, r3
 800a454:	f7fa fd7e 	bl	8004f54 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	6812      	ldr	r2, [r2, #0]
 800a464:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a466:	6812      	ldr	r2, [r2, #0]
 800a468:	6812      	ldr	r2, [r2, #0]
 800a46a:	f042 0201 	orr.w	r2, r2, #1
 800a46e:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4618      	mov	r0, r3
 800a476:	f7fc fd3e 	bl	8006ef6 <HAL_UART_DMAResume>
				log_gps = SET;
 800a47a:	4b04      	ldr	r3, [pc, #16]	; (800a48c <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800a47c:	2201      	movs	r2, #1
 800a47e:	701a      	strb	r2, [r3, #0]
			}
		}

}
 800a480:	bf00      	nop
 800a482:	3710      	adds	r7, #16
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	20000b38 	.word	0x20000b38
 800a48c:	20002448 	.word	0x20002448
 800a490:	0801591c 	.word	0x0801591c
 800a494:	200013fc 	.word	0x200013fc
 800a498:	20000ae4 	.word	0x20000ae4

0800a49c <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	b082      	sub	sp, #8
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f003 0302 	and.w	r3, r3, #2
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d046      	beq.n	800a544 <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	461a      	mov	r2, r3
 800a4c0:	4b42      	ldr	r3, [pc, #264]	; (800a5cc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d904      	bls.n	800a4d0 <DMA_GNSS_Periph_IRQHandler+0x34>
 800a4c6:	4b42      	ldr	r3, [pc, #264]	; (800a5d0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800a4c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a4cc:	605a      	str	r2, [r3, #4]
 800a4ce:	e003      	b.n	800a4d8 <DMA_GNSS_Periph_IRQHandler+0x3c>
 800a4d0:	4b40      	ldr	r3, [pc, #256]	; (800a5d4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800a4d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a4d6:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f7fa fd0f 	bl	8004f00 <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	689b      	ldr	r3, [r3, #8]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	687a      	ldr	r2, [r7, #4]
 800a4ea:	6892      	ldr	r2, [r2, #8]
 800a4ec:	6812      	ldr	r2, [r2, #0]
 800a4ee:	68d2      	ldr	r2, [r2, #12]
 800a4f0:	f022 0202 	bic.w	r2, r2, #2
 800a4f4:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	f003 0302 	and.w	r3, r3, #2
 800a502:	2b02      	cmp	r3, #2
 800a504:	d105      	bne.n	800a512 <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f06f 0202 	mvn.w	r2, #2
 800a510:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800a512:	4b31      	ldr	r3, [pc, #196]	; (800a5d8 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 800a514:	2200      	movs	r2, #0
 800a516:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	687a      	ldr	r2, [r7, #4]
 800a520:	6852      	ldr	r2, [r2, #4]
 800a522:	6812      	ldr	r2, [r2, #0]
 800a524:	6812      	ldr	r2, [r2, #0]
 800a526:	f042 0202 	orr.w	r2, r2, #2
 800a52a:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6858      	ldr	r0, [r3, #4]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	68db      	ldr	r3, [r3, #12]
 800a534:	4619      	mov	r1, r3
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	695b      	ldr	r3, [r3, #20]
 800a53a:	461a      	mov	r2, r3
 800a53c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a540:	f7f7 f8f6 	bl	8001730 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0304 	and.w	r3, r3, #4
 800a550:	2b00      	cmp	r3, #0
 800a552:	d017      	beq.n	800a584 <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	461a      	mov	r2, r3
 800a55c:	4b1b      	ldr	r3, [pc, #108]	; (800a5cc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800a55e:	429a      	cmp	r2, r3
 800a560:	d903      	bls.n	800a56a <DMA_GNSS_Periph_IRQHandler+0xce>
 800a562:	4b1b      	ldr	r3, [pc, #108]	; (800a5d0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800a564:	2204      	movs	r2, #4
 800a566:	605a      	str	r2, [r3, #4]
 800a568:	e002      	b.n	800a570 <DMA_GNSS_Periph_IRQHandler+0xd4>
 800a56a:	4b1a      	ldr	r3, [pc, #104]	; (800a5d4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800a56c:	2204      	movs	r2, #4
 800a56e:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	6852      	ldr	r2, [r2, #4]
 800a57a:	6812      	ldr	r2, [r2, #0]
 800a57c:	6812      	ldr	r2, [r2, #0]
 800a57e:	f022 0204 	bic.w	r2, r2, #4
 800a582:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f003 0308 	and.w	r3, r3, #8
 800a590:	2b00      	cmp	r3, #0
 800a592:	d017      	beq.n	800a5c4 <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	461a      	mov	r2, r3
 800a59c:	4b0b      	ldr	r3, [pc, #44]	; (800a5cc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d903      	bls.n	800a5aa <DMA_GNSS_Periph_IRQHandler+0x10e>
 800a5a2:	4b0b      	ldr	r3, [pc, #44]	; (800a5d0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800a5a4:	2208      	movs	r2, #8
 800a5a6:	605a      	str	r2, [r3, #4]
 800a5a8:	e002      	b.n	800a5b0 <DMA_GNSS_Periph_IRQHandler+0x114>
 800a5aa:	4b0a      	ldr	r3, [pc, #40]	; (800a5d4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800a5ac:	2208      	movs	r2, #8
 800a5ae:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	6852      	ldr	r2, [r2, #4]
 800a5ba:	6812      	ldr	r2, [r2, #0]
 800a5bc:	6812      	ldr	r2, [r2, #0]
 800a5be:	f022 0208 	bic.w	r2, r2, #8
 800a5c2:	601a      	str	r2, [r3, #0]
	}
}
 800a5c4:	bf00      	nop
 800a5c6:	3708      	adds	r7, #8
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	40020080 	.word	0x40020080
 800a5d0:	40020400 	.word	0x40020400
 800a5d4:	40020000 	.word	0x40020000
 800a5d8:	20000adc 	.word	0x20000adc

0800a5dc <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f003 0310 	and.w	r3, r3, #16
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d07a      	beq.n	800a6ea <USART_GPS_IRQHandler+0x10e>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	69db      	ldr	r3, [r3, #28]
 800a5fc:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a606:	b29b      	uxth	r3, r3
 800a608:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800a60a:	4b6a      	ldr	r3, [pc, #424]	; (800a7b4 <USART_GPS_IRQHandler+0x1d8>)
 800a60c:	781b      	ldrb	r3, [r3, #0]
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d166      	bne.n	800a6e0 <USART_GPS_IRQHandler+0x104>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800a620:	461a      	mov	r2, r3
 800a622:	4b65      	ldr	r3, [pc, #404]	; (800a7b8 <USART_GPS_IRQHandler+0x1dc>)
 800a624:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 800a626:	4b65      	ldr	r3, [pc, #404]	; (800a7bc <USART_GPS_IRQHandler+0x1e0>)
 800a628:	781b      	ldrb	r3, [r3, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d012      	beq.n	800a654 <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4618      	mov	r0, r3
 800a634:	f7fc fc0c 	bl	8006e50 <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	6812      	ldr	r2, [r2, #0]
 800a644:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a646:	6812      	ldr	r2, [r2, #0]
 800a648:	6812      	ldr	r2, [r2, #0]
 800a64a:	f022 0201 	bic.w	r2, r2, #1
 800a64e:	601a      	str	r2, [r3, #0]
 800a650:	bf00      	nop
 800a652:	e004      	b.n	800a65e <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4618      	mov	r0, r3
 800a65a:	f7fc fc91 	bl	8006f80 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800a65e:	4b56      	ldr	r3, [pc, #344]	; (800a7b8 <USART_GPS_IRQHandler+0x1dc>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	2b00      	cmp	r3, #0
 800a664:	dd16      	ble.n	800a694 <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	6852      	ldr	r2, [r2, #4]
 800a670:	6812      	ldr	r2, [r2, #0]
 800a672:	6812      	ldr	r2, [r2, #0]
 800a674:	f042 0202 	orr.w	r2, r2, #2
 800a678:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6858      	ldr	r0, [r3, #4]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	68db      	ldr	r3, [r3, #12]
 800a682:	4619      	mov	r1, r3
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	695b      	ldr	r3, [r3, #20]
 800a688:	461a      	mov	r2, r3
 800a68a:	4b4b      	ldr	r3, [pc, #300]	; (800a7b8 <USART_GPS_IRQHandler+0x1dc>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f7f7 f84f 	bl	8001730 <HAL_DMA_Start>
 800a692:	e018      	b.n	800a6c6 <USART_GPS_IRQHandler+0xea>

			}else
			{
				if(log_gps)
 800a694:	4b49      	ldr	r3, [pc, #292]	; (800a7bc <USART_GPS_IRQHandler+0x1e0>)
 800a696:	781b      	ldrb	r3, [r3, #0]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d011      	beq.n	800a6c0 <USART_GPS_IRQHandler+0xe4>
				{
					HAL_UART_DMAResume(hgps->gps_huart);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7fc fc28 	bl	8006ef6 <HAL_UART_DMAResume>
					hgps->gps_huart->hdmarx->Instance->CCR |= DMA_CCR_EN;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	6812      	ldr	r2, [r2, #0]
 800a6b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a6b4:	6812      	ldr	r2, [r2, #0]
 800a6b6:	6812      	ldr	r2, [r2, #0]
 800a6b8:	f042 0201 	orr.w	r2, r2, #1
 800a6bc:	601a      	str	r2, [r3, #0]
 800a6be:	bf00      	nop
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 800a6c0:	4b3f      	ldr	r3, [pc, #252]	; (800a7c0 <USART_GPS_IRQHandler+0x1e4>)
 800a6c2:	2203      	movs	r2, #3
 800a6c4:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 800a6c6:	4b3b      	ldr	r3, [pc, #236]	; (800a7b4 <USART_GPS_IRQHandler+0x1d8>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	6812      	ldr	r2, [r2, #0]
 800a6d6:	6812      	ldr	r2, [r2, #0]
 800a6d8:	6812      	ldr	r2, [r2, #0]
 800a6da:	f022 0210 	bic.w	r2, r2, #16
 800a6de:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2210      	movs	r2, #16
 800a6e8:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d016      	beq.n	800a728 <USART_GPS_IRQHandler+0x14c>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fc fcaa 	bl	8007058 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	2210      	movs	r2, #16
 800a70c:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	6812      	ldr	r2, [r2, #0]
 800a718:	6812      	ldr	r2, [r2, #0]
 800a71a:	6812      	ldr	r2, [r2, #0]
 800a71c:	f022 0210 	bic.w	r2, r2, #16
 800a720:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 800a722:	4b28      	ldr	r3, [pc, #160]	; (800a7c4 <USART_GPS_IRQHandler+0x1e8>)
 800a724:	2201      	movs	r2, #1
 800a726:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	d039      	beq.n	800a7ac <USART_GPS_IRQHandler+0x1d0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	69db      	ldr	r3, [r3, #28]
 800a740:	f003 0302 	and.w	r3, r3, #2
 800a744:	2b02      	cmp	r3, #2
 800a746:	d104      	bne.n	800a752 <USART_GPS_IRQHandler+0x176>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	2202      	movs	r2, #2
 800a750:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	69db      	ldr	r3, [r3, #28]
 800a75a:	f003 0304 	and.w	r3, r3, #4
 800a75e:	2b04      	cmp	r3, #4
 800a760:	d104      	bne.n	800a76c <USART_GPS_IRQHandler+0x190>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2204      	movs	r2, #4
 800a76a:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	69db      	ldr	r3, [r3, #28]
 800a774:	f003 0308 	and.w	r3, r3, #8
 800a778:	2b08      	cmp	r3, #8
 800a77a:	d10a      	bne.n	800a792 <USART_GPS_IRQHandler+0x1b6>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a784:	b29b      	uxth	r3, r3
 800a786:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	2208      	movs	r2, #8
 800a790:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	69db      	ldr	r3, [r3, #28]
 800a79a:	f003 0301 	and.w	r3, r3, #1
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d104      	bne.n	800a7ac <USART_GPS_IRQHandler+0x1d0>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	621a      	str	r2, [r3, #32]
		}
	}
}
 800a7ac:	bf00      	nop
 800a7ae:	3710      	adds	r7, #16
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}
 800a7b4:	20000adc 	.word	0x20000adc
 800a7b8:	20000ab4 	.word	0x20000ab4
 800a7bc:	20002448 	.word	0x20002448
 800a7c0:	20000b38 	.word	0x20000b38
 800a7c4:	20001bfc 	.word	0x20001bfc

0800a7c8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_UART5_Init(void)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	af00      	add	r7, sp, #0
  huart5.Instance = UART5;
 800a7cc:	4b14      	ldr	r3, [pc, #80]	; (800a820 <MX_UART5_Init+0x58>)
 800a7ce:	4a15      	ldr	r2, [pc, #84]	; (800a824 <MX_UART5_Init+0x5c>)
 800a7d0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 800a7d2:	4b13      	ldr	r3, [pc, #76]	; (800a820 <MX_UART5_Init+0x58>)
 800a7d4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800a7d8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800a7da:	4b11      	ldr	r3, [pc, #68]	; (800a820 <MX_UART5_Init+0x58>)
 800a7dc:	2200      	movs	r2, #0
 800a7de:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800a7e0:	4b0f      	ldr	r3, [pc, #60]	; (800a820 <MX_UART5_Init+0x58>)
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800a7e6:	4b0e      	ldr	r3, [pc, #56]	; (800a820 <MX_UART5_Init+0x58>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800a7ec:	4b0c      	ldr	r3, [pc, #48]	; (800a820 <MX_UART5_Init+0x58>)
 800a7ee:	220c      	movs	r2, #12
 800a7f0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a7f2:	4b0b      	ldr	r3, [pc, #44]	; (800a820 <MX_UART5_Init+0x58>)
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800a7f8:	4b09      	ldr	r3, [pc, #36]	; (800a820 <MX_UART5_Init+0x58>)
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a7fe:	4b08      	ldr	r3, [pc, #32]	; (800a820 <MX_UART5_Init+0x58>)
 800a800:	2200      	movs	r2, #0
 800a802:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a804:	4b06      	ldr	r3, [pc, #24]	; (800a820 <MX_UART5_Init+0x58>)
 800a806:	2200      	movs	r2, #0
 800a808:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800a80a:	4805      	ldr	r0, [pc, #20]	; (800a820 <MX_UART5_Init+0x58>)
 800a80c:	f7fc f83d 	bl	800688a <HAL_UART_Init>
 800a810:	4603      	mov	r3, r0
 800a812:	2b00      	cmp	r3, #0
 800a814:	d001      	beq.n	800a81a <MX_UART5_Init+0x52>
  {
    return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e000      	b.n	800a81c <MX_UART5_Init+0x54>
  }

  return HAL_OK;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	2000368c 	.word	0x2000368c
 800a824:	40005000 	.word	0x40005000

0800a828 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
  if(DMA2_Channel2->CCR != 0)
 800a82e:	4b33      	ldr	r3, [pc, #204]	; (800a8fc <MX_DMA_Init+0xd4>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00d      	beq.n	800a852 <MX_DMA_Init+0x2a>
  {
   //clear channel to reset state
   hdma_uart5_rx.Instance = DMA2_Channel2;
 800a836:	4b32      	ldr	r3, [pc, #200]	; (800a900 <MX_DMA_Init+0xd8>)
 800a838:	4a30      	ldr	r2, [pc, #192]	; (800a8fc <MX_DMA_Init+0xd4>)
 800a83a:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800a83c:	4b30      	ldr	r3, [pc, #192]	; (800a900 <MX_DMA_Init+0xd8>)
 800a83e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a840:	4a30      	ldr	r2, [pc, #192]	; (800a904 <MX_DMA_Init+0xdc>)
 800a842:	6812      	ldr	r2, [r2, #0]
 800a844:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.ChannelIndex = 2;
 800a846:	4b2e      	ldr	r3, [pc, #184]	; (800a900 <MX_DMA_Init+0xd8>)
 800a848:	2202      	movs	r2, #2
 800a84a:	645a      	str	r2, [r3, #68]	; 0x44
   HAL_DMA_DeInit(&hdma_uart5_rx);
 800a84c:	482c      	ldr	r0, [pc, #176]	; (800a900 <MX_DMA_Init+0xd8>)
 800a84e:	f7f6 fedd 	bl	800160c <HAL_DMA_DeInit>
  }
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a852:	4a2d      	ldr	r2, [pc, #180]	; (800a908 <MX_DMA_Init+0xe0>)
 800a854:	4b2c      	ldr	r3, [pc, #176]	; (800a908 <MX_DMA_Init+0xe0>)
 800a856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a858:	f043 0302 	orr.w	r3, r3, #2
 800a85c:	6493      	str	r3, [r2, #72]	; 0x48
 800a85e:	4b2a      	ldr	r3, [pc, #168]	; (800a908 <MX_DMA_Init+0xe0>)
 800a860:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a862:	f003 0302 	and.w	r3, r3, #2
 800a866:	607b      	str	r3, [r7, #4]
 800a868:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a86a:	4a27      	ldr	r2, [pc, #156]	; (800a908 <MX_DMA_Init+0xe0>)
 800a86c:	4b26      	ldr	r3, [pc, #152]	; (800a908 <MX_DMA_Init+0xe0>)
 800a86e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a870:	f043 0301 	orr.w	r3, r3, #1
 800a874:	6493      	str	r3, [r2, #72]	; 0x48
 800a876:	4b24      	ldr	r3, [pc, #144]	; (800a908 <MX_DMA_Init+0xe0>)
 800a878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a87a:	f003 0301 	and.w	r3, r3, #1
 800a87e:	603b      	str	r3, [r7, #0]
 800a880:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800a882:	4b22      	ldr	r3, [pc, #136]	; (800a90c <MX_DMA_Init+0xe4>)
 800a884:	4a22      	ldr	r2, [pc, #136]	; (800a910 <MX_DMA_Init+0xe8>)
 800a886:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_0;
 800a888:	4b20      	ldr	r3, [pc, #128]	; (800a90c <MX_DMA_Init+0xe4>)
 800a88a:	2200      	movs	r2, #0
 800a88c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800a88e:	4b1f      	ldr	r3, [pc, #124]	; (800a90c <MX_DMA_Init+0xe4>)
 800a890:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a894:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800a896:	4b1d      	ldr	r3, [pc, #116]	; (800a90c <MX_DMA_Init+0xe4>)
 800a898:	2240      	movs	r2, #64	; 0x40
 800a89a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 800a89c:	4b1b      	ldr	r3, [pc, #108]	; (800a90c <MX_DMA_Init+0xe4>)
 800a89e:	2280      	movs	r2, #128	; 0x80
 800a8a0:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a8a2:	4b1a      	ldr	r3, [pc, #104]	; (800a90c <MX_DMA_Init+0xe4>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a8a8:	4b18      	ldr	r3, [pc, #96]	; (800a90c <MX_DMA_Init+0xe4>)
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800a8ae:	4b17      	ldr	r3, [pc, #92]	; (800a90c <MX_DMA_Init+0xe4>)
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800a8b4:	4b15      	ldr	r3, [pc, #84]	; (800a90c <MX_DMA_Init+0xe4>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800a8ba:	4814      	ldr	r0, [pc, #80]	; (800a90c <MX_DMA_Init+0xe4>)
 800a8bc:	f7f6 fdee 	bl	800149c <HAL_DMA_Init>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d001      	beq.n	800a8ca <MX_DMA_Init+0xa2>
  {
	  return HAL_ERROR;
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e013      	b.n	800a8f2 <MX_DMA_Init+0xca>
  }

  /* DMA interrupt init */
  HAL_NVIC_ClearPendingIRQ(DMA2_Channel2_IRQn);
 800a8ca:	2039      	movs	r0, #57	; 0x39
 800a8cc:	f7f6 fdd7 	bl	800147e <HAL_NVIC_ClearPendingIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	200c      	movs	r0, #12
 800a8d6:	f7f6 fd88 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800a8da:	200c      	movs	r0, #12
 800a8dc:	f7f6 fda1 	bl	8001422 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	2039      	movs	r0, #57	; 0x39
 800a8e6:	f7f6 fd80 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800a8ea:	2039      	movs	r0, #57	; 0x39
 800a8ec:	f7f6 fd99 	bl	8001422 <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800a8f0:	2300      	movs	r3, #0

}
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	3708      	adds	r7, #8
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	4002041c 	.word	0x4002041c
 800a900:	2000375c 	.word	0x2000375c
 800a904:	40020400 	.word	0x40020400
 800a908:	40021000 	.word	0x40021000
 800a90c:	20003710 	.word	0x20003710
 800a910:	4002001c 	.word	0x4002001c

0800a914 <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b086      	sub	sp, #24
 800a918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a91a:	1d3b      	adds	r3, r7, #4
 800a91c:	2200      	movs	r2, #0
 800a91e:	601a      	str	r2, [r3, #0]
 800a920:	605a      	str	r2, [r3, #4]
 800a922:	609a      	str	r2, [r3, #8]
 800a924:	60da      	str	r2, [r3, #12]
 800a926:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a928:	4a1b      	ldr	r2, [pc, #108]	; (800a998 <MX_GPIO_Init+0x84>)
 800a92a:	4b1b      	ldr	r3, [pc, #108]	; (800a998 <MX_GPIO_Init+0x84>)
 800a92c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a92e:	f043 0304 	orr.w	r3, r3, #4
 800a932:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a934:	4b18      	ldr	r3, [pc, #96]	; (800a998 <MX_GPIO_Init+0x84>)
 800a936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a938:	f003 0304 	and.w	r3, r3, #4
 800a93c:	603b      	str	r3, [r7, #0]
 800a93e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */

  /*Configure GPIO pins : LD2_Pin IR_OnOff_Pin */
  GPIO_InitStruct.Pin =  IR_OnOff_Pin;
 800a940:	2380      	movs	r3, #128	; 0x80
 800a942:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a944:	2301      	movs	r3, #1
 800a946:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a948:	2300      	movs	r3, #0
 800a94a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a94c:	2300      	movs	r3, #0
 800a94e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a950:	1d3b      	adds	r3, r7, #4
 800a952:	4619      	mov	r1, r3
 800a954:	4811      	ldr	r0, [pc, #68]	; (800a99c <MX_GPIO_Init+0x88>)
 800a956:	f7f7 f8f5 	bl	8001b44 <HAL_GPIO_Init>
  /* Disable Internal Pull Down Resistor*/
  HAL_PWREx_DisableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800a95a:	2180      	movs	r1, #128	; 0x80
 800a95c:	2002      	movs	r0, #2
 800a95e:	f7f7 fd45 	bl	80023ec <HAL_PWREx_DisableGPIOPullDown>
  HAL_PWREx_DisablePullUpPullDownConfig();
 800a962:	f7f7 fdc1 	bl	80024e8 <HAL_PWREx_DisablePullUpPullDownConfig>

  /*Configure GPIO pins : IR_RIng_Pin IR_NetAv_Pin */
  GPIO_InitStruct.Pin = IR_Ring_Pin|IR_NetAv_Pin;
 800a966:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a96a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a96c:	4b0c      	ldr	r3, [pc, #48]	; (800a9a0 <MX_GPIO_Init+0x8c>)
 800a96e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800a970:	2302      	movs	r3, #2
 800a972:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a974:	1d3b      	adds	r3, r7, #4
 800a976:	4619      	mov	r1, r3
 800a978:	4808      	ldr	r0, [pc, #32]	; (800a99c <MX_GPIO_Init+0x88>)
 800a97a:	f7f7 f8e3 	bl	8001b44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800a97e:	2200      	movs	r2, #0
 800a980:	2100      	movs	r1, #0
 800a982:	2028      	movs	r0, #40	; 0x28
 800a984:	f7f6 fd31 	bl	80013ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800a988:	2028      	movs	r0, #40	; 0x28
 800a98a:	f7f6 fd4a 	bl	8001422 <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800a98e:	2300      	movs	r3, #0

}
 800a990:	4618      	mov	r0, r3
 800a992:	3718      	adds	r7, #24
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}
 800a998:	40021000 	.word	0x40021000
 800a99c:	48000800 	.word	0x48000800
 800a9a0:	10110000 	.word	0x10110000

0800a9a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_TIM3_Init(void)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b094      	sub	sp, #80	; 0x50
 800a9a8:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a9aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	601a      	str	r2, [r3, #0]
 800a9b2:	605a      	str	r2, [r3, #4]
 800a9b4:	609a      	str	r2, [r3, #8]
 800a9b6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a9b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a9bc:	2200      	movs	r2, #0
 800a9be:	601a      	str	r2, [r3, #0]
 800a9c0:	605a      	str	r2, [r3, #4]
 800a9c2:	609a      	str	r2, [r3, #8]
 800a9c4:	60da      	str	r2, [r3, #12]
 800a9c6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a9c8:	f107 0320 	add.w	r3, r7, #32
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	601a      	str	r2, [r3, #0]
 800a9d0:	605a      	str	r2, [r3, #4]
 800a9d2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a9d4:	1d3b      	adds	r3, r7, #4
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	601a      	str	r2, [r3, #0]
 800a9da:	605a      	str	r2, [r3, #4]
 800a9dc:	609a      	str	r2, [r3, #8]
 800a9de:	60da      	str	r2, [r3, #12]
 800a9e0:	611a      	str	r2, [r3, #16]
 800a9e2:	615a      	str	r2, [r3, #20]
 800a9e4:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800a9e6:	4b3c      	ldr	r3, [pc, #240]	; (800aad8 <MX_TIM3_Init+0x134>)
 800a9e8:	4a3c      	ldr	r2, [pc, #240]	; (800aadc <MX_TIM3_Init+0x138>)
 800a9ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800a9ec:	4b3a      	ldr	r3, [pc, #232]	; (800aad8 <MX_TIM3_Init+0x134>)
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a9f2:	4b39      	ldr	r3, [pc, #228]	; (800aad8 <MX_TIM3_Init+0x134>)
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800a9f8:	4b37      	ldr	r3, [pc, #220]	; (800aad8 <MX_TIM3_Init+0x134>)
 800a9fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a9fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800aa00:	4b35      	ldr	r3, [pc, #212]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800aa06:	4b34      	ldr	r3, [pc, #208]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa08:	2200      	movs	r2, #0
 800aa0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800aa0c:	4832      	ldr	r0, [pc, #200]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa0e:	f7fa fa1c 	bl	8004e4a <HAL_TIM_Base_Init>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d001      	beq.n	800aa1c <MX_TIM3_Init+0x78>
  {
    return HAL_ERROR;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	e058      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800aa1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aa20:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800aa22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800aa26:	4619      	mov	r1, r3
 800aa28:	482b      	ldr	r0, [pc, #172]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa2a:	f7fa ff47 	bl	80058bc <HAL_TIM_ConfigClockSource>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d001      	beq.n	800aa38 <MX_TIM3_Init+0x94>
  {
    return HAL_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	e04a      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800aa38:	4827      	ldr	r0, [pc, #156]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa3a:	f7fa fadf 	bl	8004ffc <HAL_TIM_OC_Init>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d001      	beq.n	800aa48 <MX_TIM3_Init+0xa4>
  {
    return HAL_ERROR;
 800aa44:	2301      	movs	r3, #1
 800aa46:	e042      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800aa48:	2304      	movs	r3, #4
 800aa4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800aa4c:	2370      	movs	r3, #112	; 0x70
 800aa4e:	633b      	str	r3, [r7, #48]	; 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800aa50:	2300      	movs	r3, #0
 800aa52:	637b      	str	r3, [r7, #52]	; 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800aa54:	2300      	movs	r3, #0
 800aa56:	63bb      	str	r3, [r7, #56]	; 0x38
  sSlaveConfig.TriggerFilter = 0;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800aa5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aa60:	4619      	mov	r1, r3
 800aa62:	481d      	ldr	r0, [pc, #116]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa64:	f7fa ffe3 	bl	8005a2e <HAL_TIM_SlaveConfigSynchro>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d001      	beq.n	800aa72 <MX_TIM3_Init+0xce>
  {
    return HAL_ERROR;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e02d      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800aa72:	2300      	movs	r3, #0
 800aa74:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800aa76:	2300      	movs	r3, #0
 800aa78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800aa7a:	f107 0320 	add.w	r3, r7, #32
 800aa7e:	4619      	mov	r1, r3
 800aa80:	4815      	ldr	r0, [pc, #84]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa82:	f7fb fe0d 	bl	80066a0 <HAL_TIMEx_MasterConfigSynchronization>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d001      	beq.n	800aa90 <MX_TIM3_Init+0xec>
  {
    return HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e01e      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM_TIM3_ETR_COMP1) != HAL_OK)
 800aa90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800aa94:	4810      	ldr	r0, [pc, #64]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aa96:	f7fb fe89 	bl	80067ac <HAL_TIMEx_RemapConfig>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <MX_TIM3_Init+0x100>
  {
    return HAL_ERROR;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	e014      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11520;
 800aaa8:	f44f 5334 	mov.w	r3, #11520	; 0x2d00
 800aaac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800aaae:	2302      	movs	r3, #2
 800aab0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800aab2:	2300      	movs	r3, #0
 800aab4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800aab6:	1d3b      	adds	r3, r7, #4
 800aab8:	2200      	movs	r2, #0
 800aaba:	4619      	mov	r1, r3
 800aabc:	4806      	ldr	r0, [pc, #24]	; (800aad8 <MX_TIM3_Init+0x134>)
 800aabe:	f7fa fde3 	bl	8005688 <HAL_TIM_OC_ConfigChannel>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d001      	beq.n	800aacc <MX_TIM3_Init+0x128>
  {
    return HAL_ERROR;
 800aac8:	2301      	movs	r3, #1
 800aaca:	e000      	b.n	800aace <MX_TIM3_Init+0x12a>
  }
  return HAL_OK;
 800aacc:	2300      	movs	r3, #0
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3750      	adds	r7, #80	; 0x50
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	20003644 	.word	0x20003644
 800aadc:	40000400 	.word	0x40000400

0800aae0 <IR_Clear_Buffer>:
 */

//======================= 5. Utility Function Definition ==================================

void  IR_Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800aaea:	683a      	ldr	r2, [r7, #0]
 800aaec:	2100      	movs	r1, #0
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f003 f969 	bl	800ddc6 <memset>
}
 800aaf4:	bf00      	nop
 800aaf6:	3708      	adds	r7, #8
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <IR_Calculate_Checksum>:

uint16_t IR_Calculate_Checksum(uint8_t* messagebuff, uint8_t size)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b085      	sub	sp, #20
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	460b      	mov	r3, r1
 800ab06:	70fb      	strb	r3, [r7, #3]
	uint32_t sum = 0;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	60bb      	str	r3, [r7, #8]
 800ab10:	e00a      	b.n	800ab28 <IR_Calculate_Checksum+0x2c>
	{
		sum+= messagebuff[i];
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	4413      	add	r3, r2
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	461a      	mov	r2, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	4413      	add	r3, r2
 800ab20:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	3301      	adds	r3, #1
 800ab26:	60bb      	str	r3, [r7, #8]
 800ab28:	78fa      	ldrb	r2, [r7, #3]
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	dcf0      	bgt.n	800ab12 <IR_Calculate_Checksum+0x16>
	}
	//return last 16 bits
	return (uint16_t)(sum & 0xFFFF);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	b29b      	uxth	r3, r3
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3714      	adds	r7, #20
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bc80      	pop	{r7}
 800ab3c:	4770      	bx	lr
	...

0800ab40 <IR_Init_Module>:
 * @param: none
 *
 * @retval: IR_Status_t
 */
IR_Status_t IR_Init_Module(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b082      	sub	sp, #8
 800ab44:	af00      	add	r7, sp, #0
	 if(MX_GPIO_Init() != HAL_OK){return IR_Pin_CFG_Error;}
 800ab46:	f7ff fee5 	bl	800a914 <MX_GPIO_Init>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d001      	beq.n	800ab54 <IR_Init_Module+0x14>
 800ab50:	2301      	movs	r3, #1
 800ab52:	e036      	b.n	800abc2 <IR_Init_Module+0x82>
	 if(MX_DMA_Init()  != HAL_OK){return IR_Pin_CFG_Error;}
 800ab54:	f7ff fe68 	bl	800a828 <MX_DMA_Init>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d001      	beq.n	800ab62 <IR_Init_Module+0x22>
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e02f      	b.n	800abc2 <IR_Init_Module+0x82>
	 if(MX_UART5_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800ab62:	f7ff fe31 	bl	800a7c8 <MX_UART5_Init>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d001      	beq.n	800ab70 <IR_Init_Module+0x30>
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e028      	b.n	800abc2 <IR_Init_Module+0x82>
	 if(MX_TIM3_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800ab70:	f7ff ff18 	bl	800a9a4 <MX_TIM3_Init>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d001      	beq.n	800ab7e <IR_Init_Module+0x3e>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e021      	b.n	800abc2 <IR_Init_Module+0x82>
	 IR_OnOff_GPIO_Port->ODR |= 0b1<<15;
 800ab7e:	4a13      	ldr	r2, [pc, #76]	; (800abcc <IR_Init_Module+0x8c>)
 800ab80:	4b12      	ldr	r3, [pc, #72]	; (800abcc <IR_Init_Module+0x8c>)
 800ab82:	695b      	ldr	r3, [r3, #20]
 800ab84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab88:	6153      	str	r3, [r2, #20]
	  //send acknowledgement
	 char* msg;
	 if(IR_send_AT_CMD("AT\r")== IR_OK)
 800ab8a:	4811      	ldr	r0, [pc, #68]	; (800abd0 <IR_Init_Module+0x90>)
 800ab8c:	f000 f87c 	bl	800ac88 <IR_send_AT_CMD>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d10d      	bne.n	800abb2 <IR_Init_Module+0x72>
	 {
	 	msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800ab96:	490f      	ldr	r1, [pc, #60]	; (800abd4 <IR_Init_Module+0x94>)
 800ab98:	480f      	ldr	r0, [pc, #60]	; (800abd8 <IR_Init_Module+0x98>)
 800ab9a:	f004 fb43 	bl	800f224 <strtok>
 800ab9e:	6078      	str	r0, [r7, #4]
	 	if(strcmp(msg,(char*)"OK") != 0)
 800aba0:	490e      	ldr	r1, [pc, #56]	; (800abdc <IR_Init_Module+0x9c>)
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f7f5 fb14 	bl	80001d0 <strcmp>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d003      	beq.n	800abb6 <IR_Init_Module+0x76>
	 	{
	 	  return IR_Ack_Error;
 800abae:	2307      	movs	r3, #7
 800abb0:	e007      	b.n	800abc2 <IR_Init_Module+0x82>
	 	}
	 }else
	 {
	 	  return IR_Ack_Error;
 800abb2:	2307      	movs	r3, #7
 800abb4:	e005      	b.n	800abc2 <IR_Init_Module+0x82>
	 }
	 	  //analyse message
	 	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800abb6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800abba:	4809      	ldr	r0, [pc, #36]	; (800abe0 <IR_Init_Module+0xa0>)
 800abbc:	f7ff ff90 	bl	800aae0 <IR_Clear_Buffer>
	 	  return IR_OK;
 800abc0:	2300      	movs	r3, #0
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	48000800 	.word	0x48000800
 800abd0:	08015920 	.word	0x08015920
 800abd4:	08015924 	.word	0x08015924
 800abd8:	2000344e 	.word	0x2000344e
 800abdc:	08015928 	.word	0x08015928
 800abe0:	2000344c 	.word	0x2000344c

0800abe4 <IR_DeInit_Module>:
 *
 * NB: Ensure that HAL_TIM_BASE_DeInit calls the user defined MSP DeInit otherwise the peripheral will not
 * 	   be cleared
 */
IR_Status_t IR_DeInit_Module(void)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	af00      	add	r7, sp, #0
	/* Deinitialize TIMx Peripheral*/
	if(htim3.Instance != IR_TIM_PORT)
 800abe8:	4b20      	ldr	r3, [pc, #128]	; (800ac6c <IR_DeInit_Module+0x88>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a20      	ldr	r2, [pc, #128]	; (800ac70 <IR_DeInit_Module+0x8c>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d002      	beq.n	800abf8 <IR_DeInit_Module+0x14>
	{
		htim3.Instance = IR_TIM_PORT;
 800abf2:	4b1e      	ldr	r3, [pc, #120]	; (800ac6c <IR_DeInit_Module+0x88>)
 800abf4:	4a1e      	ldr	r2, [pc, #120]	; (800ac70 <IR_DeInit_Module+0x8c>)
 800abf6:	601a      	str	r2, [r3, #0]
	}
	HAL_TIM_Base_Stop_IT(&htim3);
 800abf8:	481c      	ldr	r0, [pc, #112]	; (800ac6c <IR_DeInit_Module+0x88>)
 800abfa:	f7fa f9d5 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 800abfe:	481b      	ldr	r0, [pc, #108]	; (800ac6c <IR_DeInit_Module+0x88>)
 800ac00:	f7fa f94e 	bl	8004ea0 <HAL_TIM_Base_DeInit>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d001      	beq.n	800ac0e <IR_DeInit_Module+0x2a>
	{
		return IR_CFG_Error;
 800ac0a:	2308      	movs	r3, #8
 800ac0c:	e02b      	b.n	800ac66 <IR_DeInit_Module+0x82>
	}
	/* Deinitialize UARTx Peripheral*/
	if(huart5.Instance != UART5)
 800ac0e:	4b19      	ldr	r3, [pc, #100]	; (800ac74 <IR_DeInit_Module+0x90>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a19      	ldr	r2, [pc, #100]	; (800ac78 <IR_DeInit_Module+0x94>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d002      	beq.n	800ac1e <IR_DeInit_Module+0x3a>
	{
		huart5.Instance = IR_USART_PORT;
 800ac18:	4b16      	ldr	r3, [pc, #88]	; (800ac74 <IR_DeInit_Module+0x90>)
 800ac1a:	4a17      	ldr	r2, [pc, #92]	; (800ac78 <IR_DeInit_Module+0x94>)
 800ac1c:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(&huart5) != HAL_OK)
 800ac1e:	4815      	ldr	r0, [pc, #84]	; (800ac74 <IR_DeInit_Module+0x90>)
 800ac20:	f7fb fe81 	bl	8006926 <HAL_UART_DeInit>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d001      	beq.n	800ac2e <IR_DeInit_Module+0x4a>
	{
		return IR_CFG_Error;
 800ac2a:	2308      	movs	r3, #8
 800ac2c:	e01b      	b.n	800ac66 <IR_DeInit_Module+0x82>
	}

	/* Deinitialize DMA MEM Channel*/
	if(hdma_memtomem_dma1_channel2.Instance != DMA1_Channel2)
 800ac2e:	4b13      	ldr	r3, [pc, #76]	; (800ac7c <IR_DeInit_Module+0x98>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	4a13      	ldr	r2, [pc, #76]	; (800ac80 <IR_DeInit_Module+0x9c>)
 800ac34:	4293      	cmp	r3, r2
 800ac36:	d002      	beq.n	800ac3e <IR_DeInit_Module+0x5a>
	{
		hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800ac38:	4b10      	ldr	r3, [pc, #64]	; (800ac7c <IR_DeInit_Module+0x98>)
 800ac3a:	4a11      	ldr	r2, [pc, #68]	; (800ac80 <IR_DeInit_Module+0x9c>)
 800ac3c:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800ac3e:	480f      	ldr	r0, [pc, #60]	; (800ac7c <IR_DeInit_Module+0x98>)
 800ac40:	f7f6 fce4 	bl	800160c <HAL_DMA_DeInit>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d001      	beq.n	800ac4e <IR_DeInit_Module+0x6a>
	{
		return IR_CFG_Error;
 800ac4a:	2308      	movs	r3, #8
 800ac4c:	e00b      	b.n	800ac66 <IR_DeInit_Module+0x82>
	}
	//set On/Off Pin to low and enable pull down resistor
	HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,RESET);
 800ac4e:	2200      	movs	r2, #0
 800ac50:	2180      	movs	r1, #128	; 0x80
 800ac52:	480c      	ldr	r0, [pc, #48]	; (800ac84 <IR_DeInit_Module+0xa0>)
 800ac54:	f7f7 fa10 	bl	8002078 <HAL_GPIO_WritePin>
	HAL_PWREx_EnableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800ac58:	2180      	movs	r1, #128	; 0x80
 800ac5a:	2002      	movs	r0, #2
 800ac5c:	f7f7 fb22 	bl	80022a4 <HAL_PWREx_EnableGPIOPullDown>
	HAL_PWREx_EnablePullUpPullDownConfig();
 800ac60:	f7f7 fc34 	bl	80024cc <HAL_PWREx_EnablePullUpPullDownConfig>

	return IR_OK;
 800ac64:	2300      	movs	r3, #0
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	20003644 	.word	0x20003644
 800ac70:	40000400 	.word	0x40000400
 800ac74:	2000368c 	.word	0x2000368c
 800ac78:	40005000 	.word	0x40005000
 800ac7c:	20003710 	.word	0x20003710
 800ac80:	4002001c 	.word	0x4002001c
 800ac84:	48000800 	.word	0x48000800

0800ac88 <IR_send_AT_CMD>:
	  return IR_OK;
}

IR_Status_t IR_send_AT_CMD(char* cmd)

{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]

	int size = strlen(cmd);
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f7f5 faa7 	bl	80001e4 <strlen>
 800ac96:	4603      	mov	r3, r0
 800ac98:	60fb      	str	r3, [r7, #12]
	if(Session_Flag == SBDWB)
 800ac9a:	4b33      	ldr	r3, [pc, #204]	; (800ad68 <IR_send_AT_CMD+0xe0>)
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d102      	bne.n	800aca8 <IR_send_AT_CMD+0x20>
	{
		size = IR_Bin_Message_Length;
 800aca2:	4b32      	ldr	r3, [pc, #200]	; (800ad6c <IR_send_AT_CMD+0xe4>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	60fb      	str	r3, [r7, #12]
	}
	memcpy(IR_TX_Buffer,cmd,size);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	461a      	mov	r2, r3
 800acac:	6879      	ldr	r1, [r7, #4]
 800acae:	4830      	ldr	r0, [pc, #192]	; (800ad70 <IR_send_AT_CMD+0xe8>)
 800acb0:	f003 f87e 	bl	800ddb0 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	b29a      	uxth	r2, r3
 800acb8:	2364      	movs	r3, #100	; 0x64
 800acba:	492d      	ldr	r1, [pc, #180]	; (800ad70 <IR_send_AT_CMD+0xe8>)
 800acbc:	482d      	ldr	r0, [pc, #180]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800acbe:	f7fb fe67 	bl	8006990 <HAL_UART_Transmit>
 800acc2:	4603      	mov	r3, r0
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d001      	beq.n	800accc <IR_send_AT_CMD+0x44>
	{
		return IR_Tx_Error;
 800acc8:	2303      	movs	r3, #3
 800acca:	e049      	b.n	800ad60 <IR_send_AT_CMD+0xd8>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800accc:	4b2a      	ldr	r3, [pc, #168]	; (800ad78 <IR_send_AT_CMD+0xf0>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4a29      	ldr	r2, [pc, #164]	; (800ad78 <IR_send_AT_CMD+0xf0>)
 800acd2:	6812      	ldr	r2, [r2, #0]
 800acd4:	6812      	ldr	r2, [r2, #0]
 800acd6:	f042 0202 	orr.w	r2, r2, #2
 800acda:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800acdc:	4b25      	ldr	r3, [pc, #148]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	69db      	ldr	r3, [r3, #28]
 800ace2:	f003 0310 	and.w	r3, r3, #16
 800ace6:	2b10      	cmp	r3, #16
 800ace8:	d103      	bne.n	800acf2 <IR_send_AT_CMD+0x6a>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800acea:	4b22      	ldr	r3, [pc, #136]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2210      	movs	r2, #16
 800acf0:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800acf2:	4b20      	ldr	r3, [pc, #128]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a1f      	ldr	r2, [pc, #124]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800acf8:	6812      	ldr	r2, [r2, #0]
 800acfa:	6812      	ldr	r2, [r2, #0]
 800acfc:	f042 0210 	orr.w	r2, r2, #16
 800ad00:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800ad02:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800ad06:	491d      	ldr	r1, [pc, #116]	; (800ad7c <IR_send_AT_CMD+0xf4>)
 800ad08:	481a      	ldr	r0, [pc, #104]	; (800ad74 <IR_send_AT_CMD+0xec>)
 800ad0a:	f7fc f81d 	bl	8006d48 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800ad0e:	4b1c      	ldr	r3, [pc, #112]	; (800ad80 <IR_send_AT_CMD+0xf8>)
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4a1b      	ldr	r2, [pc, #108]	; (800ad80 <IR_send_AT_CMD+0xf8>)
 800ad14:	6812      	ldr	r2, [r2, #0]
 800ad16:	68d2      	ldr	r2, [r2, #12]
 800ad18:	f042 0202 	orr.w	r2, r2, #2
 800ad1c:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800ad1e:	2100      	movs	r1, #0
 800ad20:	4817      	ldr	r0, [pc, #92]	; (800ad80 <IR_send_AT_CMD+0xf8>)
 800ad22:	f7fa f99f 	bl	8005064 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800ad26:	4816      	ldr	r0, [pc, #88]	; (800ad80 <IR_send_AT_CMD+0xf8>)
 800ad28:	f7fa f914 	bl	8004f54 <HAL_TIM_Base_Start_IT>
	while(IR_RX_Flag == RESET);
 800ad2c:	bf00      	nop
 800ad2e:	4b15      	ldr	r3, [pc, #84]	; (800ad84 <IR_send_AT_CMD+0xfc>)
 800ad30:	f993 3000 	ldrsb.w	r3, [r3]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d0fa      	beq.n	800ad2e <IR_send_AT_CMD+0xa6>

	if(IR_RX_Flag == -2)
 800ad38:	4b12      	ldr	r3, [pc, #72]	; (800ad84 <IR_send_AT_CMD+0xfc>)
 800ad3a:	f993 3000 	ldrsb.w	r3, [r3]
 800ad3e:	f113 0f02 	cmn.w	r3, #2
 800ad42:	d101      	bne.n	800ad48 <IR_send_AT_CMD+0xc0>
	{
		return IR_Rx_Timeout;
 800ad44:	2305      	movs	r3, #5
 800ad46:	e00b      	b.n	800ad60 <IR_send_AT_CMD+0xd8>
	}if(IR_RX_Flag == -1)
 800ad48:	4b0e      	ldr	r3, [pc, #56]	; (800ad84 <IR_send_AT_CMD+0xfc>)
 800ad4a:	f993 3000 	ldrsb.w	r3, [r3]
 800ad4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad52:	d101      	bne.n	800ad58 <IR_send_AT_CMD+0xd0>
	{
		return IR_Rx_Error;
 800ad54:	2302      	movs	r3, #2
 800ad56:	e003      	b.n	800ad60 <IR_send_AT_CMD+0xd8>
	}
	IR_RX_Flag = 0;
 800ad58:	4b0a      	ldr	r3, [pc, #40]	; (800ad84 <IR_send_AT_CMD+0xfc>)
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3710      	adds	r7, #16
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}
 800ad68:	20003689 	.word	0x20003689
 800ad6c:	20003640 	.word	0x20003640
 800ad70:	2000244c 	.word	0x2000244c
 800ad74:	2000368c 	.word	0x2000368c
 800ad78:	2000375c 	.word	0x2000375c
 800ad7c:	20002c4c 	.word	0x20002c4c
 800ad80:	20003644 	.word	0x20003644
 800ad84:	20003758 	.word	0x20003758

0800ad88 <IR_start_SBD_Session>:

//======================= 7. Transmit/Recieve Function Definition ==================================

IR_Status_t IR_start_SBD_Session(SBDX_Status_t* sbd)
{
 800ad88:	b590      	push	{r4, r7, lr}
 800ad8a:	b08f      	sub	sp, #60	; 0x3c
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
	//increase prescaler to lengthen timeout
	htim3.Instance->PSC = 5;
 800ad90:	4b74      	ldr	r3, [pc, #464]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2205      	movs	r2, #5
 800ad96:	629a      	str	r2, [r3, #40]	; 0x28
	Session_Flag = SBDIX;
 800ad98:	4b73      	ldr	r3, [pc, #460]	; (800af68 <IR_start_SBD_Session+0x1e0>)
 800ad9a:	2202      	movs	r2, #2
 800ad9c:	701a      	strb	r2, [r3, #0]
	char* cmd = "AT+SBDIX\r";
 800ad9e:	4b73      	ldr	r3, [pc, #460]	; (800af6c <IR_start_SBD_Session+0x1e4>)
 800ada0:	62fb      	str	r3, [r7, #44]	; 0x2c
	int size = strlen(cmd);
 800ada2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ada4:	f7f5 fa1e 	bl	80001e4 <strlen>
 800ada8:	4603      	mov	r3, r0
 800adaa:	62bb      	str	r3, [r7, #40]	; 0x28
		memcpy(IR_TX_Buffer,cmd,size);
 800adac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adae:	461a      	mov	r2, r3
 800adb0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800adb2:	486f      	ldr	r0, [pc, #444]	; (800af70 <IR_start_SBD_Session+0x1e8>)
 800adb4:	f002 fffc 	bl	800ddb0 <memcpy>
		if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800adb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adba:	b29a      	uxth	r2, r3
 800adbc:	2364      	movs	r3, #100	; 0x64
 800adbe:	496c      	ldr	r1, [pc, #432]	; (800af70 <IR_start_SBD_Session+0x1e8>)
 800adc0:	486c      	ldr	r0, [pc, #432]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800adc2:	f7fb fde5 	bl	8006990 <HAL_UART_Transmit>
 800adc6:	4603      	mov	r3, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d001      	beq.n	800add0 <IR_start_SBD_Session+0x48>
		{
			return IR_Tx_Error;
 800adcc:	2303      	movs	r3, #3
 800adce:	e0c5      	b.n	800af5c <IR_start_SBD_Session+0x1d4>
		}
		__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800add0:	4b69      	ldr	r3, [pc, #420]	; (800af78 <IR_start_SBD_Session+0x1f0>)
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a68      	ldr	r2, [pc, #416]	; (800af78 <IR_start_SBD_Session+0x1f0>)
 800add6:	6812      	ldr	r2, [r2, #0]
 800add8:	6812      	ldr	r2, [r2, #0]
 800adda:	f042 0202 	orr.w	r2, r2, #2
 800adde:	601a      	str	r2, [r3, #0]
		if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800ade0:	4b64      	ldr	r3, [pc, #400]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	69db      	ldr	r3, [r3, #28]
 800ade6:	f003 0310 	and.w	r3, r3, #16
 800adea:	2b10      	cmp	r3, #16
 800adec:	d103      	bne.n	800adf6 <IR_start_SBD_Session+0x6e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800adee:	4b61      	ldr	r3, [pc, #388]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	2210      	movs	r2, #16
 800adf4:	621a      	str	r2, [r3, #32]
		}
		__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800adf6:	4b5f      	ldr	r3, [pc, #380]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	4a5e      	ldr	r2, [pc, #376]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800adfc:	6812      	ldr	r2, [r2, #0]
 800adfe:	6812      	ldr	r2, [r2, #0]
 800ae00:	f042 0210 	orr.w	r2, r2, #16
 800ae04:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800ae06:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800ae0a:	495c      	ldr	r1, [pc, #368]	; (800af7c <IR_start_SBD_Session+0x1f4>)
 800ae0c:	4859      	ldr	r0, [pc, #356]	; (800af74 <IR_start_SBD_Session+0x1ec>)
 800ae0e:	f7fb ff9b 	bl	8006d48 <HAL_UART_Receive_DMA>
		__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800ae12:	4b54      	ldr	r3, [pc, #336]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a53      	ldr	r2, [pc, #332]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae18:	6812      	ldr	r2, [r2, #0]
 800ae1a:	68d2      	ldr	r2, [r2, #12]
 800ae1c:	f022 0202 	bic.w	r2, r2, #2
 800ae20:	60da      	str	r2, [r3, #12]
		__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);
 800ae22:	4b50      	ldr	r3, [pc, #320]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	4a4f      	ldr	r2, [pc, #316]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae28:	6812      	ldr	r2, [r2, #0]
 800ae2a:	68d2      	ldr	r2, [r2, #12]
 800ae2c:	f042 0201 	orr.w	r2, r2, #1
 800ae30:	60da      	str	r2, [r3, #12]
		HAL_NVIC_ClearPendingIRQ(TIM3_IRQn);
 800ae32:	201d      	movs	r0, #29
 800ae34:	f7f6 fb23 	bl	800147e <HAL_NVIC_ClearPendingIRQ>
		__HAL_TIM_ENABLE(&htim3);
 800ae38:	4b4a      	ldr	r3, [pc, #296]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a49      	ldr	r2, [pc, #292]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800ae3e:	6812      	ldr	r2, [r2, #0]
 800ae40:	6812      	ldr	r2, [r2, #0]
 800ae42:	f042 0201 	orr.w	r2, r2, #1
 800ae46:	601a      	str	r2, [r3, #0]
		while(IR_RX_Flag == RESET);
 800ae48:	bf00      	nop
 800ae4a:	4b4d      	ldr	r3, [pc, #308]	; (800af80 <IR_start_SBD_Session+0x1f8>)
 800ae4c:	f993 3000 	ldrsb.w	r3, [r3]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d0fa      	beq.n	800ae4a <IR_start_SBD_Session+0xc2>
		if(IR_RX_Flag == -2)
 800ae54:	4b4a      	ldr	r3, [pc, #296]	; (800af80 <IR_start_SBD_Session+0x1f8>)
 800ae56:	f993 3000 	ldrsb.w	r3, [r3]
 800ae5a:	f113 0f02 	cmn.w	r3, #2
 800ae5e:	d106      	bne.n	800ae6e <IR_start_SBD_Session+0xe6>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800ae60:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ae64:	4847      	ldr	r0, [pc, #284]	; (800af84 <IR_start_SBD_Session+0x1fc>)
 800ae66:	f7ff fe3b 	bl	800aae0 <IR_Clear_Buffer>
			return IR_Rx_Timeout;
 800ae6a:	2305      	movs	r3, #5
 800ae6c:	e076      	b.n	800af5c <IR_start_SBD_Session+0x1d4>
		}if(IR_RX_Flag == -1)
 800ae6e:	4b44      	ldr	r3, [pc, #272]	; (800af80 <IR_start_SBD_Session+0x1f8>)
 800ae70:	f993 3000 	ldrsb.w	r3, [r3]
 800ae74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae78:	d106      	bne.n	800ae88 <IR_start_SBD_Session+0x100>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800ae7a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ae7e:	4841      	ldr	r0, [pc, #260]	; (800af84 <IR_start_SBD_Session+0x1fc>)
 800ae80:	f7ff fe2e 	bl	800aae0 <IR_Clear_Buffer>
			return IR_Rx_Error;
 800ae84:	2302      	movs	r3, #2
 800ae86:	e069      	b.n	800af5c <IR_start_SBD_Session+0x1d4>
		}
		IR_RX_Flag = RESET;
 800ae88:	4b3d      	ldr	r3, [pc, #244]	; (800af80 <IR_start_SBD_Session+0x1f8>)
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	701a      	strb	r2, [r3, #0]
		//decode SBD Message
		char* status = strtok((char*)&RM_Buffer[2],"\r\n");
 800ae8e:	493e      	ldr	r1, [pc, #248]	; (800af88 <IR_start_SBD_Session+0x200>)
 800ae90:	483e      	ldr	r0, [pc, #248]	; (800af8c <IR_start_SBD_Session+0x204>)
 800ae92:	f004 f9c7 	bl	800f224 <strtok>
 800ae96:	6278      	str	r0, [r7, #36]	; 0x24
		char* msg = strtok(NULL,"\r\n");
 800ae98:	493b      	ldr	r1, [pc, #236]	; (800af88 <IR_start_SBD_Session+0x200>)
 800ae9a:	2000      	movs	r0, #0
 800ae9c:	f004 f9c2 	bl	800f224 <strtok>
 800aea0:	6238      	str	r0, [r7, #32]
		if(strcmp(msg,"OK") != 0)
 800aea2:	493b      	ldr	r1, [pc, #236]	; (800af90 <IR_start_SBD_Session+0x208>)
 800aea4:	6a38      	ldr	r0, [r7, #32]
 800aea6:	f7f5 f993 	bl	80001d0 <strcmp>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d006      	beq.n	800aebe <IR_start_SBD_Session+0x136>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800aeb0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800aeb4:	4833      	ldr	r0, [pc, #204]	; (800af84 <IR_start_SBD_Session+0x1fc>)
 800aeb6:	f7ff fe13 	bl	800aae0 <IR_Clear_Buffer>
			return IR_SBDIX_SESSION_ERROR;
 800aeba:	230f      	movs	r3, #15
 800aebc:	e04e      	b.n	800af5c <IR_start_SBD_Session+0x1d4>
		}
		char* temp = strtok(&status[7],", ");
 800aebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec0:	3307      	adds	r3, #7
 800aec2:	4934      	ldr	r1, [pc, #208]	; (800af94 <IR_start_SBD_Session+0x20c>)
 800aec4:	4618      	mov	r0, r3
 800aec6:	f004 f9ad 	bl	800f224 <strtok>
 800aeca:	6378      	str	r0, [r7, #52]	; 0x34
		int temp_sbd[6] = {atoi(temp),0};
 800aecc:	f107 0308 	add.w	r3, r7, #8
 800aed0:	2200      	movs	r2, #0
 800aed2:	601a      	str	r2, [r3, #0]
 800aed4:	605a      	str	r2, [r3, #4]
 800aed6:	609a      	str	r2, [r3, #8]
 800aed8:	60da      	str	r2, [r3, #12]
 800aeda:	611a      	str	r2, [r3, #16]
 800aedc:	615a      	str	r2, [r3, #20]
 800aede:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800aee0:	f002 fc23 	bl	800d72a <atoi>
 800aee4:	4603      	mov	r3, r0
 800aee6:	60bb      	str	r3, [r7, #8]
		int count = 1;
 800aee8:	2301      	movs	r3, #1
 800aeea:	633b      	str	r3, [r7, #48]	; 0x30
		while(temp != NULL)
 800aeec:	e011      	b.n	800af12 <IR_start_SBD_Session+0x18a>
		{
			temp = strtok(NULL, ", ");
 800aeee:	4929      	ldr	r1, [pc, #164]	; (800af94 <IR_start_SBD_Session+0x20c>)
 800aef0:	2000      	movs	r0, #0
 800aef2:	f004 f997 	bl	800f224 <strtok>
 800aef6:	6378      	str	r0, [r7, #52]	; 0x34
			temp_sbd[count++] = atoi(temp);
 800aef8:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800aefa:	1c63      	adds	r3, r4, #1
 800aefc:	633b      	str	r3, [r7, #48]	; 0x30
 800aefe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800af00:	f002 fc13 	bl	800d72a <atoi>
 800af04:	4602      	mov	r2, r0
 800af06:	00a3      	lsls	r3, r4, #2
 800af08:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800af0c:	440b      	add	r3, r1
 800af0e:	f843 2c30 	str.w	r2, [r3, #-48]
		while(temp != NULL)
 800af12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1ea      	bne.n	800aeee <IR_start_SBD_Session+0x166>
		}
		sbd->MO_Status= temp_sbd[0];
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	b2da      	uxtb	r2, r3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	701a      	strb	r2, [r3, #0]
		sbd->MO_MSN = temp_sbd[1];
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	461a      	mov	r2, r3
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	605a      	str	r2, [r3, #4]
		sbd->MT_Status = temp_sbd[2];
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	b2da      	uxtb	r2, r3
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	721a      	strb	r2, [r3, #8]
		sbd->MT_MSN = temp_sbd[3];
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	461a      	mov	r2, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	60da      	str	r2, [r3, #12]
		sbd->MT_length = temp_sbd[4];
 800af38:	69bb      	ldr	r3, [r7, #24]
 800af3a:	461a      	mov	r2, r3
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	611a      	str	r2, [r3, #16]
		sbd->MT_Queued = temp_sbd[5];
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	461a      	mov	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	615a      	str	r2, [r3, #20]
		//reset prescaler
		htim3.Instance->PSC = 0;
 800af48:	4b06      	ldr	r3, [pc, #24]	; (800af64 <IR_start_SBD_Session+0x1dc>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2200      	movs	r2, #0
 800af4e:	629a      	str	r2, [r3, #40]	; 0x28
		IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800af50:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800af54:	480b      	ldr	r0, [pc, #44]	; (800af84 <IR_start_SBD_Session+0x1fc>)
 800af56:	f7ff fdc3 	bl	800aae0 <IR_Clear_Buffer>
		return IR_OK;
 800af5a:	2300      	movs	r3, #0

}
 800af5c:	4618      	mov	r0, r3
 800af5e:	373c      	adds	r7, #60	; 0x3c
 800af60:	46bd      	mov	sp, r7
 800af62:	bd90      	pop	{r4, r7, pc}
 800af64:	20003644 	.word	0x20003644
 800af68:	20003689 	.word	0x20003689
 800af6c:	08015940 	.word	0x08015940
 800af70:	2000244c 	.word	0x2000244c
 800af74:	2000368c 	.word	0x2000368c
 800af78:	2000375c 	.word	0x2000375c
 800af7c:	20002c4c 	.word	0x20002c4c
 800af80:	20003758 	.word	0x20003758
 800af84:	2000344c 	.word	0x2000344c
 800af88:	0801593c 	.word	0x0801593c
 800af8c:	2000344e 	.word	0x2000344e
 800af90:	08015928 	.word	0x08015928
 800af94:	0801594c 	.word	0x0801594c

0800af98 <IR_send_Bin_String>:

IR_Status_t IR_send_Bin_String(uint8_t* bin_string,uint32_t len)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]

	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800afa2:	4862      	ldr	r0, [pc, #392]	; (800b12c <IR_send_Bin_String+0x194>)
 800afa4:	f7ff fe70 	bl	800ac88 <IR_send_AT_CMD>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d10d      	bne.n	800afca <IR_send_Bin_String+0x32>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800afae:	4960      	ldr	r1, [pc, #384]	; (800b130 <IR_send_Bin_String+0x198>)
 800afb0:	4860      	ldr	r0, [pc, #384]	; (800b134 <IR_send_Bin_String+0x19c>)
 800afb2:	f004 f937 	bl	800f224 <strtok>
 800afb6:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"OK") != 0)
 800afb8:	495f      	ldr	r1, [pc, #380]	; (800b138 <IR_send_Bin_String+0x1a0>)
 800afba:	6978      	ldr	r0, [r7, #20]
 800afbc:	f7f5 f908 	bl	80001d0 <strcmp>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d003      	beq.n	800afce <IR_send_Bin_String+0x36>
		  {
		    return IR_Ack_Error;
 800afc6:	2307      	movs	r3, #7
 800afc8:	e0ab      	b.n	800b122 <IR_send_Bin_String+0x18a>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800afca:	2307      	movs	r3, #7
 800afcc:	e0a9      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800afce:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800afd2:	485a      	ldr	r0, [pc, #360]	; (800b13c <IR_send_Bin_String+0x1a4>)
 800afd4:	f7ff fd84 	bl	800aae0 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800afd8:	4859      	ldr	r0, [pc, #356]	; (800b140 <IR_send_Bin_String+0x1a8>)
 800afda:	f7ff fe55 	bl	800ac88 <IR_send_AT_CMD>
 800afde:	4603      	mov	r3, r0
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d10d      	bne.n	800b000 <IR_send_Bin_String+0x68>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800afe4:	4952      	ldr	r1, [pc, #328]	; (800b130 <IR_send_Bin_String+0x198>)
 800afe6:	4853      	ldr	r0, [pc, #332]	; (800b134 <IR_send_Bin_String+0x19c>)
 800afe8:	f004 f91c 	bl	800f224 <strtok>
 800afec:	6178      	str	r0, [r7, #20]
			if(strcmp(msg,(char*)"OK") != 0)
 800afee:	4952      	ldr	r1, [pc, #328]	; (800b138 <IR_send_Bin_String+0x1a0>)
 800aff0:	6978      	ldr	r0, [r7, #20]
 800aff2:	f7f5 f8ed 	bl	80001d0 <strcmp>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d003      	beq.n	800b004 <IR_send_Bin_String+0x6c>
			{
				return IR_CFG_Error;
 800affc:	2308      	movs	r3, #8
 800affe:	e090      	b.n	800b122 <IR_send_Bin_String+0x18a>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800b000:	2308      	movs	r3, #8
 800b002:	e08e      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800b004:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b008:	484c      	ldr	r0, [pc, #304]	; (800b13c <IR_send_Bin_String+0x1a4>)
 800b00a:	f7ff fd69 	bl	800aae0 <IR_Clear_Buffer>
	  //prepare Iridium for binary message reception
	  sprintf((char*)IR_TX_Buffer,"AT+SBDWB=%lu\r",len);
 800b00e:	683a      	ldr	r2, [r7, #0]
 800b010:	494c      	ldr	r1, [pc, #304]	; (800b144 <IR_send_Bin_String+0x1ac>)
 800b012:	484d      	ldr	r0, [pc, #308]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b014:	f003 faac 	bl	800e570 <sprintf>
	  if(IR_send_AT_CMD((char*)IR_TX_Buffer) == IR_OK)
 800b018:	484b      	ldr	r0, [pc, #300]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b01a:	f7ff fe35 	bl	800ac88 <IR_send_AT_CMD>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d112      	bne.n	800b04a <IR_send_Bin_String+0xb2>
	  {
		  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800b024:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b028:	4847      	ldr	r0, [pc, #284]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b02a:	f7ff fd59 	bl	800aae0 <IR_Clear_Buffer>
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800b02e:	4940      	ldr	r1, [pc, #256]	; (800b130 <IR_send_Bin_String+0x198>)
 800b030:	4840      	ldr	r0, [pc, #256]	; (800b134 <IR_send_Bin_String+0x19c>)
 800b032:	f004 f8f7 	bl	800f224 <strtok>
 800b036:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"READY") != 0)
 800b038:	4944      	ldr	r1, [pc, #272]	; (800b14c <IR_send_Bin_String+0x1b4>)
 800b03a:	6978      	ldr	r0, [r7, #20]
 800b03c:	f7f5 f8c8 	bl	80001d0 <strcmp>
 800b040:	4603      	mov	r3, r0
 800b042:	2b00      	cmp	r3, #0
 800b044:	d001      	beq.n	800b04a <IR_send_Bin_String+0xb2>
		  {
		  	return IR_CFG_Error;
 800b046:	2308      	movs	r3, #8
 800b048:	e06b      	b.n	800b122 <IR_send_Bin_String+0x18a>
		  }
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800b04a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b04e:	483b      	ldr	r0, [pc, #236]	; (800b13c <IR_send_Bin_String+0x1a4>)
 800b050:	f7ff fd46 	bl	800aae0 <IR_Clear_Buffer>
	  //create a binary message complete with checksum
	  memcpy(IR_TX_Buffer,bin_string,len);
 800b054:	683a      	ldr	r2, [r7, #0]
 800b056:	6879      	ldr	r1, [r7, #4]
 800b058:	483b      	ldr	r0, [pc, #236]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b05a:	f002 fea9 	bl	800ddb0 <memcpy>
	  uint16_t temp = IR_Calculate_Checksum(bin_string,len);
 800b05e:	683b      	ldr	r3, [r7, #0]
 800b060:	b2db      	uxtb	r3, r3
 800b062:	4619      	mov	r1, r3
 800b064:	6878      	ldr	r0, [r7, #4]
 800b066:	f7ff fd49 	bl	800aafc <IR_Calculate_Checksum>
 800b06a:	4603      	mov	r3, r0
 800b06c:	827b      	strh	r3, [r7, #18]
	  uint8_t check_sum[3]  = {(uint8_t)((temp&0xFF00)>>8),(uint8_t)temp&0xFF,0x0d};
 800b06e:	8a7b      	ldrh	r3, [r7, #18]
 800b070:	0a1b      	lsrs	r3, r3, #8
 800b072:	b29b      	uxth	r3, r3
 800b074:	b2db      	uxtb	r3, r3
 800b076:	733b      	strb	r3, [r7, #12]
 800b078:	8a7b      	ldrh	r3, [r7, #18]
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	737b      	strb	r3, [r7, #13]
 800b07e:	230d      	movs	r3, #13
 800b080:	73bb      	strb	r3, [r7, #14]
	  memcpy(&IR_TX_Buffer[len],check_sum,3);
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	4a30      	ldr	r2, [pc, #192]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b086:	4413      	add	r3, r2
 800b088:	461a      	mov	r2, r3
 800b08a:	f107 030c 	add.w	r3, r7, #12
 800b08e:	8819      	ldrh	r1, [r3, #0]
 800b090:	789b      	ldrb	r3, [r3, #2]
 800b092:	8011      	strh	r1, [r2, #0]
 800b094:	7093      	strb	r3, [r2, #2]
	  //upload to message buffer
	  Session_Flag = SBDWB;
 800b096:	4b2e      	ldr	r3, [pc, #184]	; (800b150 <IR_send_Bin_String+0x1b8>)
 800b098:	2201      	movs	r2, #1
 800b09a:	701a      	strb	r2, [r3, #0]
	  IR_Bin_Message_Length = len+3;
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	3303      	adds	r3, #3
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	4b2c      	ldr	r3, [pc, #176]	; (800b154 <IR_send_Bin_String+0x1bc>)
 800b0a4:	601a      	str	r2, [r3, #0]
	  IR_send_AT_CMD((char*)IR_TX_Buffer);
 800b0a6:	4828      	ldr	r0, [pc, #160]	; (800b148 <IR_send_Bin_String+0x1b0>)
 800b0a8:	f7ff fdee 	bl	800ac88 <IR_send_AT_CMD>
	  Session_Flag = NONE;
 800b0ac:	4b28      	ldr	r3, [pc, #160]	; (800b150 <IR_send_Bin_String+0x1b8>)
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	701a      	strb	r2, [r3, #0]
	  msg = strtok((char*)(&RM_Buffer[2]),"\r\n");
 800b0b2:	4929      	ldr	r1, [pc, #164]	; (800b158 <IR_send_Bin_String+0x1c0>)
 800b0b4:	481f      	ldr	r0, [pc, #124]	; (800b134 <IR_send_Bin_String+0x19c>)
 800b0b6:	f004 f8b5 	bl	800f224 <strtok>
 800b0ba:	6178      	str	r0, [r7, #20]
	  int8_t ret_val = *(msg) -48;
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	3b30      	subs	r3, #48	; 0x30
 800b0c2:	b2db      	uxtb	r3, r3
 800b0c4:	747b      	strb	r3, [r7, #17]
	  msg = strtok(NULL,"\r\n");
 800b0c6:	4924      	ldr	r1, [pc, #144]	; (800b158 <IR_send_Bin_String+0x1c0>)
 800b0c8:	2000      	movs	r0, #0
 800b0ca:	f004 f8ab 	bl	800f224 <strtok>
 800b0ce:	6178      	str	r0, [r7, #20]
	  if(ret_val < 0 || ret_val > 9)
 800b0d0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	db03      	blt.n	800b0e0 <IR_send_Bin_String+0x148>
 800b0d8:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b0dc:	2b09      	cmp	r3, #9
 800b0de:	dd01      	ble.n	800b0e4 <IR_send_Bin_String+0x14c>
	  {
		  return IR_SBDWB_STATUS_ERROR;
 800b0e0:	230b      	movs	r3, #11
 800b0e2:	e01e      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  }
	  if(strcmp(msg,(char*)"OK") == 0)
 800b0e4:	4914      	ldr	r1, [pc, #80]	; (800b138 <IR_send_Bin_String+0x1a0>)
 800b0e6:	6978      	ldr	r0, [r7, #20]
 800b0e8:	f7f5 f872 	bl	80001d0 <strcmp>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d116      	bne.n	800b120 <IR_send_Bin_String+0x188>
	 {
		  switch(ret_val)
 800b0f2:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b0f6:	2b03      	cmp	r3, #3
 800b0f8:	d812      	bhi.n	800b120 <IR_send_Bin_String+0x188>
 800b0fa:	a201      	add	r2, pc, #4	; (adr r2, 800b100 <IR_send_Bin_String+0x168>)
 800b0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b100:	0800b111 	.word	0x0800b111
 800b104:	0800b115 	.word	0x0800b115
 800b108:	0800b119 	.word	0x0800b119
 800b10c:	0800b11d 	.word	0x0800b11d
	  	  {
	  	  	  case 0:
	  		  	  return IR_MSG_UPLOAD_OK;
 800b110:	230a      	movs	r3, #10
 800b112:	e006      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  	  	  case 1:
	  		  	  return IR_SBDWB_TIMEOUT;
 800b114:	230c      	movs	r3, #12
 800b116:	e004      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  	  	  case 2:
	  		  	  return IR_SBDWB_CHECKSUM_ERROR;
 800b118:	230e      	movs	r3, #14
 800b11a:	e002      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  	  	  case 3:
	  		  	  return IR_SBDWB_MSGOVERRUN_ERROR;
 800b11c:	230d      	movs	r3, #13
 800b11e:	e000      	b.n	800b122 <IR_send_Bin_String+0x18a>
	  	  }
	 	 }
	  //decode return pack
	  //return status

	  return IR_MSG_UPLOAD_ERROR;
 800b120:	2309      	movs	r3, #9
}
 800b122:	4618      	mov	r0, r3
 800b124:	3718      	adds	r7, #24
 800b126:	46bd      	mov	sp, r7
 800b128:	bd80      	pop	{r7, pc}
 800b12a:	bf00      	nop
 800b12c:	08015920 	.word	0x08015920
 800b130:	08015924 	.word	0x08015924
 800b134:	2000344e 	.word	0x2000344e
 800b138:	08015928 	.word	0x08015928
 800b13c:	2000344c 	.word	0x2000344c
 800b140:	0801592c 	.word	0x0801592c
 800b144:	08015950 	.word	0x08015950
 800b148:	2000244c 	.word	0x2000244c
 800b14c:	08015960 	.word	0x08015960
 800b150:	20003689 	.word	0x20003689
 800b154:	20003640 	.word	0x20003640
 800b158:	0801593c 	.word	0x0801593c

0800b15c <IR_recieve_String>:
	}
	  return IR_MSG_UPLOAD_OK;
}

IR_Status_t IR_recieve_String(uint8_t* MSG_Buff,uint32_t MSG_BUFF_SIZE, uint16_t *num_messages)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b08e      	sub	sp, #56	; 0x38
 800b160:	af00      	add	r7, sp, #0
 800b162:	60f8      	str	r0, [r7, #12]
 800b164:	60b9      	str	r1, [r7, #8]
 800b166:	607a      	str	r2, [r7, #4]
	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800b168:	4842      	ldr	r0, [pc, #264]	; (800b274 <IR_recieve_String+0x118>)
 800b16a:	f7ff fd8d 	bl	800ac88 <IR_send_AT_CMD>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10d      	bne.n	800b190 <IR_recieve_String+0x34>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800b174:	4940      	ldr	r1, [pc, #256]	; (800b278 <IR_recieve_String+0x11c>)
 800b176:	4841      	ldr	r0, [pc, #260]	; (800b27c <IR_recieve_String+0x120>)
 800b178:	f004 f854 	bl	800f224 <strtok>
 800b17c:	6378      	str	r0, [r7, #52]	; 0x34
		  if(strcmp(msg,(char*)"OK") != 0)
 800b17e:	4940      	ldr	r1, [pc, #256]	; (800b280 <IR_recieve_String+0x124>)
 800b180:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b182:	f7f5 f825 	bl	80001d0 <strcmp>
 800b186:	4603      	mov	r3, r0
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d003      	beq.n	800b194 <IR_recieve_String+0x38>
		  {
		    return IR_Ack_Error;
 800b18c:	2307      	movs	r3, #7
 800b18e:	e06c      	b.n	800b26a <IR_recieve_String+0x10e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800b190:	2307      	movs	r3, #7
 800b192:	e06a      	b.n	800b26a <IR_recieve_String+0x10e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800b194:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b198:	483a      	ldr	r0, [pc, #232]	; (800b284 <IR_recieve_String+0x128>)
 800b19a:	f7ff fca1 	bl	800aae0 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800b19e:	483a      	ldr	r0, [pc, #232]	; (800b288 <IR_recieve_String+0x12c>)
 800b1a0:	f7ff fd72 	bl	800ac88 <IR_send_AT_CMD>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d10d      	bne.n	800b1c6 <IR_recieve_String+0x6a>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800b1aa:	4933      	ldr	r1, [pc, #204]	; (800b278 <IR_recieve_String+0x11c>)
 800b1ac:	4833      	ldr	r0, [pc, #204]	; (800b27c <IR_recieve_String+0x120>)
 800b1ae:	f004 f839 	bl	800f224 <strtok>
 800b1b2:	6378      	str	r0, [r7, #52]	; 0x34
			if(strcmp(msg,(char*)"OK") != 0)
 800b1b4:	4932      	ldr	r1, [pc, #200]	; (800b280 <IR_recieve_String+0x124>)
 800b1b6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b1b8:	f7f5 f80a 	bl	80001d0 <strcmp>
 800b1bc:	4603      	mov	r3, r0
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d003      	beq.n	800b1ca <IR_recieve_String+0x6e>
			{
				return IR_CFG_Error;
 800b1c2:	2308      	movs	r3, #8
 800b1c4:	e051      	b.n	800b26a <IR_recieve_String+0x10e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800b1c6:	2308      	movs	r3, #8
 800b1c8:	e04f      	b.n	800b26a <IR_recieve_String+0x10e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800b1ca:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b1ce:	482d      	ldr	r0, [pc, #180]	; (800b284 <IR_recieve_String+0x128>)
 800b1d0:	f7ff fc86 	bl	800aae0 <IR_Clear_Buffer>
	SBDX_Status_t sbd;
	IR_Status_t flag = IR_start_SBD_Session(&sbd);
 800b1d4:	f107 0314 	add.w	r3, r7, #20
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7ff fdd5 	bl	800ad88 <IR_start_SBD_Session>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(flag != IR_OK)
 800b1e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d002      	beq.n	800b1f2 <IR_recieve_String+0x96>
	{
		return flag;
 800b1ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b1f0:	e03b      	b.n	800b26a <IR_recieve_String+0x10e>
	}
	//check SBDIX return status of mobile Terminated buffer
	switch(sbd.MT_Status)
 800b1f2:	7f3b      	ldrb	r3, [r7, #28]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d015      	beq.n	800b224 <IR_recieve_String+0xc8>
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	d015      	beq.n	800b228 <IR_recieve_String+0xcc>
	case 0:
		return IR_SBDIX_NO_NEW_MESSAGE;
	case 2:
		return IR_SBDIX_MAIL_CHECK_ERROR;
	default:
		break;
 800b1fc:	bf00      	nop
	}
	// Download Message to your controller
	*num_messages = sbd.MT_Queued;
 800b1fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b200:	b29a      	uxth	r2, r3
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	801a      	strh	r2, [r3, #0]
	IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800b206:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800b20a:	481e      	ldr	r0, [pc, #120]	; (800b284 <IR_recieve_String+0x128>)
 800b20c:	f7ff fc68 	bl	800aae0 <IR_Clear_Buffer>
	Session_Flag = SBDRT;
 800b210:	4b1e      	ldr	r3, [pc, #120]	; (800b28c <IR_recieve_String+0x130>)
 800b212:	2203      	movs	r2, #3
 800b214:	701a      	strb	r2, [r3, #0]
	if(IR_send_AT_CMD("AT+SBDRT\r") != IR_OK)
 800b216:	481e      	ldr	r0, [pc, #120]	; (800b290 <IR_recieve_String+0x134>)
 800b218:	f7ff fd36 	bl	800ac88 <IR_send_AT_CMD>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d006      	beq.n	800b230 <IR_recieve_String+0xd4>
 800b222:	e003      	b.n	800b22c <IR_recieve_String+0xd0>
		return IR_SBDIX_NO_NEW_MESSAGE;
 800b224:	2310      	movs	r3, #16
 800b226:	e020      	b.n	800b26a <IR_recieve_String+0x10e>
		return IR_SBDIX_MAIL_CHECK_ERROR;
 800b228:	2311      	movs	r3, #17
 800b22a:	e01e      	b.n	800b26a <IR_recieve_String+0x10e>
	{
		return IR_SBDRT_Rx_Error;
 800b22c:	2312      	movs	r3, #18
 800b22e:	e01c      	b.n	800b26a <IR_recieve_String+0x10e>
	}
	// SBDRT return type : +SBDRT\r\n<msg>\r\n<return_status>
	char* temp = strtok((char*)&RM_Buffer[10],"\r\n");
 800b230:	4918      	ldr	r1, [pc, #96]	; (800b294 <IR_recieve_String+0x138>)
 800b232:	4819      	ldr	r0, [pc, #100]	; (800b298 <IR_recieve_String+0x13c>)
 800b234:	f003 fff6 	bl	800f224 <strtok>
 800b238:	62f8      	str	r0, [r7, #44]	; 0x2c
	msg = strtok(NULL,"\r\n");
 800b23a:	4916      	ldr	r1, [pc, #88]	; (800b294 <IR_recieve_String+0x138>)
 800b23c:	2000      	movs	r0, #0
 800b23e:	f003 fff1 	bl	800f224 <strtok>
 800b242:	6378      	str	r0, [r7, #52]	; 0x34
	 if(strcmp(msg,(char*)"OK") != 0)
 800b244:	490e      	ldr	r1, [pc, #56]	; (800b280 <IR_recieve_String+0x124>)
 800b246:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b248:	f7f4 ffc2 	bl	80001d0 <strcmp>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d001      	beq.n	800b256 <IR_recieve_String+0xfa>
	 {
		return IR_Ack_Error;
 800b252:	2307      	movs	r3, #7
 800b254:	e009      	b.n	800b26a <IR_recieve_String+0x10e>
	 }
	memcpy(MSG_Buff,temp,strlen(temp));
 800b256:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b258:	f7f4 ffc4 	bl	80001e4 <strlen>
 800b25c:	4603      	mov	r3, r0
 800b25e:	461a      	mov	r2, r3
 800b260:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b262:	68f8      	ldr	r0, [r7, #12]
 800b264:	f002 fda4 	bl	800ddb0 <memcpy>
 	return IR_OK;
 800b268:	2300      	movs	r3, #0
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3738      	adds	r7, #56	; 0x38
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}
 800b272:	bf00      	nop
 800b274:	08015920 	.word	0x08015920
 800b278:	08015924 	.word	0x08015924
 800b27c:	2000344e 	.word	0x2000344e
 800b280:	08015928 	.word	0x08015928
 800b284:	2000344c 	.word	0x2000344c
 800b288:	0801592c 	.word	0x0801592c
 800b28c:	20003689 	.word	0x20003689
 800b290:	08015974 	.word	0x08015974
 800b294:	0801593c 	.word	0x0801593c
 800b298:	20003456 	.word	0x20003456

0800b29c <DMA_Iridium_Periph_IRQHandler>:

//======================= 8. Handler Function Definition ==================================

void DMA_Iridium_Periph_IRQHandler(UART_HandleTypeDef *huart)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]

	huart->hdmarx->DmaBaseAddress->IFCR |= (DMA_IFCR_CTCIF2|DMA_IFCR_CGIF2);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2aa:	687a      	ldr	r2, [r7, #4]
 800b2ac:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b2ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b2b0:	6852      	ldr	r2, [r2, #4]
 800b2b2:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800b2b6:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 800b2b8:	482b      	ldr	r0, [pc, #172]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b2ba:	f7f9 fe75 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1|TIM_IT_UPDATE);
 800b2be:	4b2a      	ldr	r3, [pc, #168]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f06f 0203 	mvn.w	r2, #3
 800b2c6:	611a      	str	r2, [r3, #16]

	__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800b2c8:	4b28      	ldr	r3, [pc, #160]	; (800b36c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	2210      	movs	r2, #16
 800b2ce:	621a      	str	r2, [r3, #32]
	__HAL_UART_DISABLE_IT(&huart5,UART_IT_IDLE);
 800b2d0:	4b26      	ldr	r3, [pc, #152]	; (800b36c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a25      	ldr	r2, [pc, #148]	; (800b36c <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800b2d6:	6812      	ldr	r2, [r2, #0]
 800b2d8:	6812      	ldr	r2, [r2, #0]
 800b2da:	f022 0210 	bic.w	r2, r2, #16
 800b2de:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800b2e0:	4b21      	ldr	r3, [pc, #132]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	4a20      	ldr	r2, [pc, #128]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b2e6:	6812      	ldr	r2, [r2, #0]
 800b2e8:	68d2      	ldr	r2, [r2, #12]
 800b2ea:	f022 0202 	bic.w	r2, r2, #2
 800b2ee:	60da      	str	r2, [r3, #12]

	if(__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1))
 800b2f0:	4b1d      	ldr	r3, [pc, #116]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	691b      	ldr	r3, [r3, #16]
 800b2f6:	f003 0302 	and.w	r3, r3, #2
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	d104      	bne.n	800b308 <DMA_Iridium_Periph_IRQHandler+0x6c>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3,TIM_FLAG_CC1);
 800b2fe:	4b1a      	ldr	r3, [pc, #104]	; (800b368 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f06f 0202 	mvn.w	r2, #2
 800b306:	611a      	str	r2, [r3, #16]
	}
	//begin transfer of collected data to memory
    uint8_t* ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800b308:	210d      	movs	r1, #13
 800b30a:	4819      	ldr	r0, [pc, #100]	; (800b370 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800b30c:	f003 f954 	bl	800e5b8 <strchr>
 800b310:	4603      	mov	r3, r0
 800b312:	3301      	adds	r3, #1
 800b314:	60fb      	str	r3, [r7, #12]
	int len = (ind - IR_RX_Buffer)+1; // chope off the \0
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	4b15      	ldr	r3, [pc, #84]	; (800b370 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800b31a:	f1c3 0301 	rsb	r3, r3, #1
 800b31e:	4413      	add	r3, r2
 800b320:	60bb      	str	r3, [r7, #8]
	msg_len = IR_length -len-1;
 800b322:	4b14      	ldr	r3, [pc, #80]	; (800b374 <DMA_Iridium_Periph_IRQHandler+0xd8>)
 800b324:	681a      	ldr	r2, [r3, #0]
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	1ad3      	subs	r3, r2, r3
 800b32a:	3b01      	subs	r3, #1
 800b32c:	4a12      	ldr	r2, [pc, #72]	; (800b378 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800b32e:	6013      	str	r3, [r2, #0]
	if(len > 0)
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	2b00      	cmp	r3, #0
 800b334:	dd11      	ble.n	800b35a <DMA_Iridium_Periph_IRQHandler+0xbe>
	{
	   	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800b336:	4b11      	ldr	r3, [pc, #68]	; (800b37c <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a10      	ldr	r2, [pc, #64]	; (800b37c <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800b33c:	6812      	ldr	r2, [r2, #0]
 800b33e:	6812      	ldr	r2, [r2, #0]
 800b340:	f042 0202 	orr.w	r2, r2, #2
 800b344:	601a      	str	r2, [r3, #0]
	   	HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len]),(uint32_t)RM_Buffer,msg_len);
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	4a09      	ldr	r2, [pc, #36]	; (800b370 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800b34a:	4413      	add	r3, r2
 800b34c:	4619      	mov	r1, r3
 800b34e:	4a0c      	ldr	r2, [pc, #48]	; (800b380 <DMA_Iridium_Periph_IRQHandler+0xe4>)
 800b350:	4b09      	ldr	r3, [pc, #36]	; (800b378 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	4809      	ldr	r0, [pc, #36]	; (800b37c <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800b356:	f7f6 f9eb 	bl	8001730 <HAL_DMA_Start>
	}
	IR_TIM_IDLE_Timeout = RESET;
 800b35a:	4b0a      	ldr	r3, [pc, #40]	; (800b384 <DMA_Iridium_Periph_IRQHandler+0xe8>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	701a      	strb	r2, [r3, #0]
}
 800b360:	bf00      	nop
 800b362:	3710      	adds	r7, #16
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}
 800b368:	20003644 	.word	0x20003644
 800b36c:	2000368c 	.word	0x2000368c
 800b370:	20002c4c 	.word	0x20002c4c
 800b374:	20003684 	.word	0x20003684
 800b378:	2000370c 	.word	0x2000370c
 800b37c:	20003710 	.word	0x20003710
 800b380:	2000344c 	.word	0x2000344c
 800b384:	20003688 	.word	0x20003688

0800b388 <DMA_Iridium_MEM_IRQHandler>:

void DMA_Iridium_MEM_IRQHandler(DMA_HandleTypeDef *hdma_mem)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
	//clear the rx buffer
	IR_Clear_Buffer(IR_RX_Buffer,RX_BUFFER_SIZE);
 800b390:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b394:	482f      	ldr	r0, [pc, #188]	; (800b454 <DMA_Iridium_MEM_IRQHandler+0xcc>)
 800b396:	f7ff fba3 	bl	800aae0 <IR_Clear_Buffer>
	msg_len = strlen((char*)RM_Buffer);
 800b39a:	482f      	ldr	r0, [pc, #188]	; (800b458 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800b39c:	f7f4 ff22 	bl	80001e4 <strlen>
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	4b2e      	ldr	r3, [pc, #184]	; (800b45c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800b3a4:	601a      	str	r2, [r3, #0]
	//check message to see if valid
	//valid messages follow the format "\r\nMSG_STRING\r\n"
	if((RM_Buffer[0] == '\r') && (RM_Buffer[1] =='\n') &&(RM_Buffer[msg_len - 2] == '\r') && (RM_Buffer[msg_len -1] == '\n' ))
 800b3a6:	4b2c      	ldr	r3, [pc, #176]	; (800b458 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800b3a8:	781b      	ldrb	r3, [r3, #0]
 800b3aa:	2b0d      	cmp	r3, #13
 800b3ac:	d115      	bne.n	800b3da <DMA_Iridium_MEM_IRQHandler+0x52>
 800b3ae:	4b2a      	ldr	r3, [pc, #168]	; (800b458 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800b3b0:	785b      	ldrb	r3, [r3, #1]
 800b3b2:	2b0a      	cmp	r3, #10
 800b3b4:	d111      	bne.n	800b3da <DMA_Iridium_MEM_IRQHandler+0x52>
 800b3b6:	4b29      	ldr	r3, [pc, #164]	; (800b45c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	3b02      	subs	r3, #2
 800b3bc:	4a26      	ldr	r2, [pc, #152]	; (800b458 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800b3be:	5cd3      	ldrb	r3, [r2, r3]
 800b3c0:	2b0d      	cmp	r3, #13
 800b3c2:	d10a      	bne.n	800b3da <DMA_Iridium_MEM_IRQHandler+0x52>
 800b3c4:	4b25      	ldr	r3, [pc, #148]	; (800b45c <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	3b01      	subs	r3, #1
 800b3ca:	4a23      	ldr	r2, [pc, #140]	; (800b458 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800b3cc:	5cd3      	ldrb	r3, [r2, r3]
 800b3ce:	2b0a      	cmp	r3, #10
 800b3d0:	d103      	bne.n	800b3da <DMA_Iridium_MEM_IRQHandler+0x52>
	{
		IR_RX_Flag = SET;
 800b3d2:	4b23      	ldr	r3, [pc, #140]	; (800b460 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	701a      	strb	r2, [r3, #0]
 800b3d8:	e002      	b.n	800b3e0 <DMA_Iridium_MEM_IRQHandler+0x58>
	}else
	{
		//invalid message returned
		IR_RX_Flag = -1;
 800b3da:	4b21      	ldr	r3, [pc, #132]	; (800b460 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800b3dc:	22ff      	movs	r2, #255	; 0xff
 800b3de:	701a      	strb	r2, [r3, #0]
	}
	__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_TC2);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	461a      	mov	r2, r3
 800b3e6:	4b1f      	ldr	r3, [pc, #124]	; (800b464 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	d903      	bls.n	800b3f4 <DMA_Iridium_MEM_IRQHandler+0x6c>
 800b3ec:	4b1e      	ldr	r3, [pc, #120]	; (800b468 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800b3ee:	2220      	movs	r2, #32
 800b3f0:	605a      	str	r2, [r3, #4]
 800b3f2:	e002      	b.n	800b3fa <DMA_Iridium_MEM_IRQHandler+0x72>
 800b3f4:	4b1d      	ldr	r3, [pc, #116]	; (800b46c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800b3f6:	2220      	movs	r2, #32
 800b3f8:	605a      	str	r2, [r3, #4]
	if(__HAL_DMA_GET_FLAG(hdma_mem,DMA_FLAG_HT2))
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	461a      	mov	r2, r3
 800b400:	4b18      	ldr	r3, [pc, #96]	; (800b464 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800b402:	429a      	cmp	r2, r3
 800b404:	d909      	bls.n	800b41a <DMA_Iridium_MEM_IRQHandler+0x92>
 800b406:	4b18      	ldr	r3, [pc, #96]	; (800b468 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b40e:	2b00      	cmp	r3, #0
 800b410:	bf14      	ite	ne
 800b412:	2301      	movne	r3, #1
 800b414:	2300      	moveq	r3, #0
 800b416:	b2db      	uxtb	r3, r3
 800b418:	e008      	b.n	800b42c <DMA_Iridium_MEM_IRQHandler+0xa4>
 800b41a:	4b14      	ldr	r3, [pc, #80]	; (800b46c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b422:	2b00      	cmp	r3, #0
 800b424:	bf14      	ite	ne
 800b426:	2301      	movne	r3, #1
 800b428:	2300      	moveq	r3, #0
 800b42a:	b2db      	uxtb	r3, r3
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d00c      	beq.n	800b44a <DMA_Iridium_MEM_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	461a      	mov	r2, r3
 800b436:	4b0b      	ldr	r3, [pc, #44]	; (800b464 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800b438:	429a      	cmp	r2, r3
 800b43a:	d903      	bls.n	800b444 <DMA_Iridium_MEM_IRQHandler+0xbc>
 800b43c:	4b0a      	ldr	r3, [pc, #40]	; (800b468 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800b43e:	2240      	movs	r2, #64	; 0x40
 800b440:	605a      	str	r2, [r3, #4]
	}
}
 800b442:	e002      	b.n	800b44a <DMA_Iridium_MEM_IRQHandler+0xc2>
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800b444:	4b09      	ldr	r3, [pc, #36]	; (800b46c <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800b446:	2240      	movs	r2, #64	; 0x40
 800b448:	605a      	str	r2, [r3, #4]
}
 800b44a:	bf00      	nop
 800b44c:	3708      	adds	r7, #8
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20002c4c 	.word	0x20002c4c
 800b458:	2000344c 	.word	0x2000344c
 800b45c:	2000370c 	.word	0x2000370c
 800b460:	20003758 	.word	0x20003758
 800b464:	40020080 	.word	0x40020080
 800b468:	40020400 	.word	0x40020400
 800b46c:	40020000 	.word	0x40020000

0800b470 <USART_RTO_IRQHandler>:

void USART_RTO_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	68db      	ldr	r3, [r3, #12]
 800b47e:	f003 0302 	and.w	r3, r3, #2
 800b482:	2b02      	cmp	r3, #2
 800b484:	d11e      	bne.n	800b4c4 <USART_RTO_IRQHandler+0x54>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f06f 0203 	mvn.w	r2, #3
 800b48e:	611a      	str	r2, [r3, #16]
		if(Session_Flag != CSQ)
 800b490:	4b1f      	ldr	r3, [pc, #124]	; (800b510 <USART_RTO_IRQHandler+0xa0>)
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	2b04      	cmp	r3, #4
 800b496:	d015      	beq.n	800b4c4 <USART_RTO_IRQHandler+0x54>
		{
		htim->Instance->CR1 &= ~TIM_CR1_CEN;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	6812      	ldr	r2, [r2, #0]
 800b4a0:	6812      	ldr	r2, [r2, #0]
 800b4a2:	f022 0201 	bic.w	r2, r2, #1
 800b4a6:	601a      	str	r2, [r3, #0]

			//set reciever timeout flag
			IR_TIM_IDLE_Timeout = 1;
 800b4a8:	4b1a      	ldr	r3, [pc, #104]	; (800b514 <USART_RTO_IRQHandler+0xa4>)
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	701a      	strb	r2, [r3, #0]
			//disable timer
			HAL_TIM_Base_Stop_IT(htim);
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f7f9 fd7a 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop_IT(&htim3,TIM_CHANNEL_1);
 800b4b4:	2100      	movs	r1, #0
 800b4b6:	4818      	ldr	r0, [pc, #96]	; (800b518 <USART_RTO_IRQHandler+0xa8>)
 800b4b8:	f7f9 fe72 	bl	80051a0 <HAL_TIM_OC_Stop_IT>
			__HAL_TIM_SET_COUNTER(htim,0);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	625a      	str	r2, [r3, #36]	; 0x24
		}

	}
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_UPDATE))
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	68db      	ldr	r3, [r3, #12]
 800b4ca:	f003 0301 	and.w	r3, r3, #1
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	d11a      	bne.n	800b508 <USART_RTO_IRQHandler+0x98>
	{
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f06f 0203 	mvn.w	r2, #3
 800b4da:	611a      	str	r2, [r3, #16]
		if(Session_Flag == SBDIX || Session_Flag ==CSQ)
 800b4dc:	4b0c      	ldr	r3, [pc, #48]	; (800b510 <USART_RTO_IRQHandler+0xa0>)
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	d003      	beq.n	800b4ec <USART_RTO_IRQHandler+0x7c>
 800b4e4:	4b0a      	ldr	r3, [pc, #40]	; (800b510 <USART_RTO_IRQHandler+0xa0>)
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	2b04      	cmp	r3, #4
 800b4ea:	d103      	bne.n	800b4f4 <USART_RTO_IRQHandler+0x84>
		{
			Session_Flag = NONE;
 800b4ec:	4b08      	ldr	r3, [pc, #32]	; (800b510 <USART_RTO_IRQHandler+0xa0>)
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	701a      	strb	r2, [r3, #0]
 800b4f2:	e008      	b.n	800b506 <USART_RTO_IRQHandler+0x96>
		}else
		{
			IR_TIM_IDLE_Timeout = 1;
 800b4f4:	4b07      	ldr	r3, [pc, #28]	; (800b514 <USART_RTO_IRQHandler+0xa4>)
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	701a      	strb	r2, [r3, #0]
			IR_RX_Flag = -2;
 800b4fa:	4b08      	ldr	r3, [pc, #32]	; (800b51c <USART_RTO_IRQHandler+0xac>)
 800b4fc:	22fe      	movs	r2, #254	; 0xfe
 800b4fe:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f7f9 fd51 	bl	8004fa8 <HAL_TIM_Base_Stop_IT>
 800b506:	bf00      	nop
		}
		__NOP();

	}
}
 800b508:	bf00      	nop
 800b50a:	3708      	adds	r7, #8
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}
 800b510:	20003689 	.word	0x20003689
 800b514:	20003688 	.word	0x20003688
 800b518:	20003644 	.word	0x20003644
 800b51c:	20003758 	.word	0x20003758

0800b520 <USART_Iridium_IRQHandler>:

void USART_Iridium_IRQHandler(UART_HandleTypeDef *huart)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b086      	sub	sp, #24
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f003 0310 	and.w	r3, r3, #16
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 8094 	beq.w	800b660 <USART_Iridium_IRQHandler+0x140>
	{
		uint32_t temp = huart->Instance->ISR;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	69db      	ldr	r3, [r3, #28]
 800b53e:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b546:	b29b      	uxth	r3, r3
 800b548:	60fb      	str	r3, [r7, #12]
		(void)temp;
		//check for reciever timeout
		if(IR_TIM_IDLE_Timeout)
 800b54a:	4b63      	ldr	r3, [pc, #396]	; (800b6d8 <USART_Iridium_IRQHandler+0x1b8>)
 800b54c:	f993 3000 	ldrsb.w	r3, [r3]
 800b550:	2b00      	cmp	r3, #0
 800b552:	f000 8081 	beq.w	800b658 <USART_Iridium_IRQHandler+0x138>
		{
			//check data counter
			HAL_UART_DMAStop(huart);
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f7fb fd12 	bl	8006f80 <HAL_UART_DMAStop>
			IR_length = (sizeof(IR_RX_Buffer)/sizeof(IR_RX_Buffer[0])) - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800b568:	3306      	adds	r3, #6
 800b56a:	4a5c      	ldr	r2, [pc, #368]	; (800b6dc <USART_Iridium_IRQHandler+0x1bc>)
 800b56c:	6013      	str	r3, [r2, #0]
			if(IR_length > 0)
 800b56e:	4b5b      	ldr	r3, [pc, #364]	; (800b6dc <USART_Iridium_IRQHandler+0x1bc>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d066      	beq.n	800b644 <USART_Iridium_IRQHandler+0x124>
			{
				// transfer incomplete, move transfered data to message buffer
				uint8_t* ind;
				int len;
				if(Session_Flag == SBDWB)
 800b576:	4b5a      	ldr	r3, [pc, #360]	; (800b6e0 <USART_Iridium_IRQHandler+0x1c0>)
 800b578:	781b      	ldrb	r3, [r3, #0]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d10a      	bne.n	800b594 <USART_Iridium_IRQHandler+0x74>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r');
 800b57e:	210d      	movs	r1, #13
 800b580:	4858      	ldr	r0, [pc, #352]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b582:	f003 f819 	bl	800e5b8 <strchr>
 800b586:	6178      	str	r0, [r7, #20]
					len = strlen((char*)ind);
 800b588:	6978      	ldr	r0, [r7, #20]
 800b58a:	f7f4 fe2b 	bl	80001e4 <strlen>
 800b58e:	4603      	mov	r3, r0
 800b590:	613b      	str	r3, [r7, #16]
 800b592:	e02d      	b.n	800b5f0 <USART_Iridium_IRQHandler+0xd0>
				}else if (Session_Flag == SBDRT)
 800b594:	4b52      	ldr	r3, [pc, #328]	; (800b6e0 <USART_Iridium_IRQHandler+0x1c0>)
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	2b03      	cmp	r3, #3
 800b59a:	d10c      	bne.n	800b5b6 <USART_Iridium_IRQHandler+0x96>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r') + 1 ;
 800b59c:	210d      	movs	r1, #13
 800b59e:	4851      	ldr	r0, [pc, #324]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b5a0:	f003 f80a 	bl	800e5b8 <strchr>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	617b      	str	r3, [r7, #20]
					len = strlen((char*)ind);
 800b5aa:	6978      	ldr	r0, [r7, #20]
 800b5ac:	f7f4 fe1a 	bl	80001e4 <strlen>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	613b      	str	r3, [r7, #16]
 800b5b4:	e01c      	b.n	800b5f0 <USART_Iridium_IRQHandler+0xd0>
				}
				else
				{
					if(strcmp((char*)IR_RX_Buffer,"AT+SBDIX\r") != 0)
 800b5b6:	494c      	ldr	r1, [pc, #304]	; (800b6e8 <USART_Iridium_IRQHandler+0x1c8>)
 800b5b8:	484a      	ldr	r0, [pc, #296]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b5ba:	f7f4 fe09 	bl	80001d0 <strcmp>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d013      	beq.n	800b5ec <USART_Iridium_IRQHandler+0xcc>
					{
						ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800b5c4:	210d      	movs	r1, #13
 800b5c6:	4847      	ldr	r0, [pc, #284]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b5c8:	f002 fff6 	bl	800e5b8 <strchr>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	617b      	str	r3, [r7, #20]
						len = (ind - IR_RX_Buffer) -1; // chope off the \0
 800b5d2:	697a      	ldr	r2, [r7, #20]
 800b5d4:	4b43      	ldr	r3, [pc, #268]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b5d6:	43db      	mvns	r3, r3
 800b5d8:	4413      	add	r3, r2
 800b5da:	613b      	str	r3, [r7, #16]
						msg_len = IR_length -len-1;
 800b5dc:	4b3f      	ldr	r3, [pc, #252]	; (800b6dc <USART_Iridium_IRQHandler+0x1bc>)
 800b5de:	681a      	ldr	r2, [r3, #0]
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	1ad3      	subs	r3, r2, r3
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	4a41      	ldr	r2, [pc, #260]	; (800b6ec <USART_Iridium_IRQHandler+0x1cc>)
 800b5e8:	6013      	str	r3, [r2, #0]
 800b5ea:	e001      	b.n	800b5f0 <USART_Iridium_IRQHandler+0xd0>
					}else
					{
						len = 0;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	613b      	str	r3, [r7, #16]
					}

				}

			    if(len > 0)
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	dd22      	ble.n	800b63c <USART_Iridium_IRQHandler+0x11c>
			    {
			    	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800b5f6:	4b3e      	ldr	r3, [pc, #248]	; (800b6f0 <USART_Iridium_IRQHandler+0x1d0>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	4a3d      	ldr	r2, [pc, #244]	; (800b6f0 <USART_Iridium_IRQHandler+0x1d0>)
 800b5fc:	6812      	ldr	r2, [r2, #0]
 800b5fe:	6812      	ldr	r2, [r2, #0]
 800b600:	f042 0202 	orr.w	r2, r2, #2
 800b604:	601a      	str	r2, [r3, #0]
			    	if(Session_Flag == SBDWB || Session_Flag == SBDRT)
 800b606:	4b36      	ldr	r3, [pc, #216]	; (800b6e0 <USART_Iridium_IRQHandler+0x1c0>)
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d003      	beq.n	800b616 <USART_Iridium_IRQHandler+0xf6>
 800b60e:	4b34      	ldr	r3, [pc, #208]	; (800b6e0 <USART_Iridium_IRQHandler+0x1c0>)
 800b610:	781b      	ldrb	r3, [r3, #0]
 800b612:	2b03      	cmp	r3, #3
 800b614:	d106      	bne.n	800b624 <USART_Iridium_IRQHandler+0x104>
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(ind),(uint32_t)RM_Buffer,len);
 800b616:	6979      	ldr	r1, [r7, #20]
 800b618:	4a36      	ldr	r2, [pc, #216]	; (800b6f4 <USART_Iridium_IRQHandler+0x1d4>)
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	4834      	ldr	r0, [pc, #208]	; (800b6f0 <USART_Iridium_IRQHandler+0x1d0>)
 800b61e:	f7f6 f887 	bl	8001730 <HAL_DMA_Start>
 800b622:	e012      	b.n	800b64a <USART_Iridium_IRQHandler+0x12a>
			    	}else
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len+1]),(uint32_t)RM_Buffer,msg_len);
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	3301      	adds	r3, #1
 800b628:	4a2e      	ldr	r2, [pc, #184]	; (800b6e4 <USART_Iridium_IRQHandler+0x1c4>)
 800b62a:	4413      	add	r3, r2
 800b62c:	4619      	mov	r1, r3
 800b62e:	4a31      	ldr	r2, [pc, #196]	; (800b6f4 <USART_Iridium_IRQHandler+0x1d4>)
 800b630:	4b2e      	ldr	r3, [pc, #184]	; (800b6ec <USART_Iridium_IRQHandler+0x1cc>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	482e      	ldr	r0, [pc, #184]	; (800b6f0 <USART_Iridium_IRQHandler+0x1d0>)
 800b636:	f7f6 f87b 	bl	8001730 <HAL_DMA_Start>
 800b63a:	e006      	b.n	800b64a <USART_Iridium_IRQHandler+0x12a>
			    	}
			    }else
			    {
			    	IR_RX_Flag = -1;
 800b63c:	4b2e      	ldr	r3, [pc, #184]	; (800b6f8 <USART_Iridium_IRQHandler+0x1d8>)
 800b63e:	22ff      	movs	r2, #255	; 0xff
 800b640:	701a      	strb	r2, [r3, #0]
 800b642:	e002      	b.n	800b64a <USART_Iridium_IRQHandler+0x12a>
			    (void)ind;

			}else
			{
				//reciever timeout
				IR_RX_Flag = -2;
 800b644:	4b2c      	ldr	r3, [pc, #176]	; (800b6f8 <USART_Iridium_IRQHandler+0x1d8>)
 800b646:	22fe      	movs	r2, #254	; 0xfe
 800b648:	701a      	strb	r2, [r3, #0]
			}
			IR_TIM_IDLE_Timeout = 0;
 800b64a:	4b23      	ldr	r3, [pc, #140]	; (800b6d8 <USART_Iridium_IRQHandler+0x1b8>)
 800b64c:	2200      	movs	r2, #0
 800b64e:	701a      	strb	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	2210      	movs	r2, #16
 800b656:	621a      	str	r2, [r3, #32]

		}
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	2210      	movs	r2, #16
 800b65e:	621a      	str	r2, [r3, #32]
	}
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	f003 0301 	and.w	r3, r3, #1
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d030      	beq.n	800b6d0 <USART_Iridium_IRQHandler+0x1b0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	69db      	ldr	r3, [r3, #28]
 800b674:	f003 0302 	and.w	r3, r3, #2
 800b678:	2b02      	cmp	r3, #2
 800b67a:	d103      	bne.n	800b684 <USART_Iridium_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	2202      	movs	r2, #2
 800b682:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	69db      	ldr	r3, [r3, #28]
 800b68a:	f003 0304 	and.w	r3, r3, #4
 800b68e:	2b04      	cmp	r3, #4
 800b690:	d103      	bne.n	800b69a <USART_Iridium_IRQHandler+0x17a>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	2204      	movs	r2, #4
 800b698:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	69db      	ldr	r3, [r3, #28]
 800b6a0:	f003 0308 	and.w	r3, r3, #8
 800b6a4:	2b08      	cmp	r3, #8
 800b6a6:	d108      	bne.n	800b6ba <USART_Iridium_IRQHandler+0x19a>
		{
			uint8_t temp = huart->Instance->RDR;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	2208      	movs	r2, #8
 800b6b8:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	69db      	ldr	r3, [r3, #28]
 800b6c0:	f003 0301 	and.w	r3, r3, #1
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d103      	bne.n	800b6d0 <USART_Iridium_IRQHandler+0x1b0>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	621a      	str	r2, [r3, #32]
		}
	}
}
 800b6d0:	bf00      	nop
 800b6d2:	3718      	adds	r7, #24
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}
 800b6d8:	20003688 	.word	0x20003688
 800b6dc:	20003684 	.word	0x20003684
 800b6e0:	20003689 	.word	0x20003689
 800b6e4:	20002c4c 	.word	0x20002c4c
 800b6e8:	08015940 	.word	0x08015940
 800b6ec:	2000370c 	.word	0x2000370c
 800b6f0:	20003710 	.word	0x20003710
 800b6f4:	2000344c 	.word	0x2000344c
 800b6f8:	20003758 	.word	0x20003758

0800b6fc <Iridium_ControlPin_IRQHandler>:

void Iridium_ControlPin_IRQHandler(void)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(IR_Ring_Pin))
 800b700:	4b0b      	ldr	r3, [pc, #44]	; (800b730 <Iridium_ControlPin_IRQHandler+0x34>)
 800b702:	695b      	ldr	r3, [r3, #20]
 800b704:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d003      	beq.n	800b714 <Iridium_ControlPin_IRQHandler+0x18>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_Ring_Pin);
 800b70c:	4b08      	ldr	r3, [pc, #32]	; (800b730 <Iridium_ControlPin_IRQHandler+0x34>)
 800b70e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b712:	615a      	str	r2, [r3, #20]
		//download messages
	}

	if(__HAL_GPIO_EXTI_GET_IT(IR_NetAv_Pin))
 800b714:	4b06      	ldr	r3, [pc, #24]	; (800b730 <Iridium_ControlPin_IRQHandler+0x34>)
 800b716:	695b      	ldr	r3, [r3, #20]
 800b718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d003      	beq.n	800b728 <Iridium_ControlPin_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_NetAv_Pin);
 800b720:	4b03      	ldr	r3, [pc, #12]	; (800b730 <Iridium_ControlPin_IRQHandler+0x34>)
 800b722:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b726:	615a      	str	r2, [r3, #20]

	}
}
 800b728:	bf00      	nop
 800b72a:	46bd      	mov	sp, r7
 800b72c:	bc80      	pop	{r7}
 800b72e:	4770      	bx	lr
 800b730:	40010400 	.word	0x40010400

0800b734 <Init_Debug>:


static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};

HAL_StatusTypeDef Init_Debug(void)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b086      	sub	sp, #24
 800b738:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 800b73a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b73e:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b740:	2302      	movs	r3, #2
 800b742:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b744:	2300      	movs	r3, #0
 800b746:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b748:	2300      	movs	r3, #0
 800b74a:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b74c:	2300      	movs	r3, #0
 800b74e:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b750:	1d3b      	adds	r3, r7, #4
 800b752:	4619      	mov	r1, r3
 800b754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b758:	f7f6 f9f4 	bl	8001b44 <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800b75c:	2200      	movs	r2, #0
 800b75e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800b762:	2000      	movs	r0, #0
 800b764:	f7f7 fbb0 	bl	8002ec8 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 800b768:	4b26      	ldr	r3, [pc, #152]	; (800b804 <Init_Debug+0xd0>)
 800b76a:	4a27      	ldr	r2, [pc, #156]	; (800b808 <Init_Debug+0xd4>)
 800b76c:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 800b76e:	4b25      	ldr	r3, [pc, #148]	; (800b804 <Init_Debug+0xd0>)
 800b770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b774:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800b776:	4b23      	ldr	r3, [pc, #140]	; (800b804 <Init_Debug+0xd0>)
 800b778:	2200      	movs	r2, #0
 800b77a:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800b77c:	4b21      	ldr	r3, [pc, #132]	; (800b804 <Init_Debug+0xd0>)
 800b77e:	2200      	movs	r2, #0
 800b780:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800b782:	4b20      	ldr	r3, [pc, #128]	; (800b804 <Init_Debug+0xd0>)
 800b784:	2200      	movs	r2, #0
 800b786:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 800b788:	4b1e      	ldr	r3, [pc, #120]	; (800b804 <Init_Debug+0xd0>)
 800b78a:	220c      	movs	r2, #12
 800b78c:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b78e:	4b1d      	ldr	r3, [pc, #116]	; (800b804 <Init_Debug+0xd0>)
 800b790:	2200      	movs	r2, #0
 800b792:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800b794:	4b1b      	ldr	r3, [pc, #108]	; (800b804 <Init_Debug+0xd0>)
 800b796:	2200      	movs	r2, #0
 800b798:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800b79a:	4b1a      	ldr	r3, [pc, #104]	; (800b804 <Init_Debug+0xd0>)
 800b79c:	2200      	movs	r2, #0
 800b79e:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800b7a0:	4b18      	ldr	r3, [pc, #96]	; (800b804 <Init_Debug+0xd0>)
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800b7a6:	4817      	ldr	r0, [pc, #92]	; (800b804 <Init_Debug+0xd0>)
 800b7a8:	f7fb f86f 	bl	800688a <HAL_UART_Init>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d001      	beq.n	800b7b6 <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	e022      	b.n	800b7fc <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 800b7b6:	4b15      	ldr	r3, [pc, #84]	; (800b80c <Init_Debug+0xd8>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	2100      	movs	r1, #0
 800b7be:	4618      	mov	r0, r3
 800b7c0:	f002 fe02 	bl	800e3c8 <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	2120      	movs	r1, #32
 800b7c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b7cc:	f7f6 fc54 	bl	8002078 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800b7d0:	2304      	movs	r3, #4
 800b7d2:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b7d4:	2303      	movs	r3, #3
 800b7d6:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b7dc:	1d3b      	adds	r3, r7, #4
 800b7de:	4619      	mov	r1, r3
 800b7e0:	480b      	ldr	r0, [pc, #44]	; (800b810 <Init_Debug+0xdc>)
 800b7e2:	f7f6 f9af 	bl	8001b44 <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	2120      	movs	r1, #32
 800b7ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b7ee:	f7f6 fc43 	bl	8002078 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 800b7f2:	f7f5 fcd3 	bl	800119c <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 800b7f6:	f7f5 fcc3 	bl	8001180 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3718      	adds	r7, #24
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}
 800b804:	200037c0 	.word	0x200037c0
 800b808:	40004400 	.word	0x40004400
 800b80c:	20000014 	.word	0x20000014
 800b810:	48000c00 	.word	0x48000c00

0800b814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 800b814:	b580      	push	{r7, lr}
 800b816:	b0b8      	sub	sp, #224	; 0xe0
 800b818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b81a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b81e:	2244      	movs	r2, #68	; 0x44
 800b820:	2100      	movs	r1, #0
 800b822:	4618      	mov	r0, r3
 800b824:	f002 facf 	bl	800ddc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b828:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b82c:	2200      	movs	r2, #0
 800b82e:	601a      	str	r2, [r3, #0]
 800b830:	605a      	str	r2, [r3, #4]
 800b832:	609a      	str	r2, [r3, #8]
 800b834:	60da      	str	r2, [r3, #12]
 800b836:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b838:	463b      	mov	r3, r7
 800b83a:	2288      	movs	r2, #136	; 0x88
 800b83c:	2100      	movs	r1, #0
 800b83e:	4618      	mov	r0, r3
 800b840:	f002 fac1 	bl	800ddc6 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800b844:	f7f6 fc48 	bl	80020d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800b848:	4a3c      	ldr	r2, [pc, #240]	; (800b93c <SystemClock_Config+0x128>)
 800b84a:	4b3c      	ldr	r3, [pc, #240]	; (800b93c <SystemClock_Config+0x128>)
 800b84c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b850:	f023 0318 	bic.w	r3, r3, #24
 800b854:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800b858:	2316      	movs	r3, #22
 800b85a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b85e:	2301      	movs	r3, #1
 800b860:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b864:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b868:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b86c:	2310      	movs	r3, #16
 800b86e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800b872:	2301      	movs	r3, #1
 800b874:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800b878:	2300      	movs	r3, #0
 800b87a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800b87e:	2360      	movs	r3, #96	; 0x60
 800b880:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b884:	2302      	movs	r3, #2
 800b886:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800b88a:	2301      	movs	r3, #1
 800b88c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800b890:	2301      	movs	r3, #1
 800b892:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 800b896:	231a      	movs	r3, #26
 800b898:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800b89c:	2307      	movs	r3, #7
 800b89e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800b8a2:	2302      	movs	r3, #2
 800b8a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800b8a8:	2302      	movs	r3, #2
 800b8aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b8ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7f6 fe40 	bl	8002538 <HAL_RCC_OscConfig>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d001      	beq.n	800b8c2 <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e037      	b.n	800b932 <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b8c2:	230f      	movs	r3, #15
 800b8c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b8c8:	2303      	movs	r3, #3
 800b8ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800b8ce:	2380      	movs	r3, #128	; 0x80
 800b8d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800b8e0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f7f7 fa0c 	bl	8002d04 <HAL_RCC_ClockConfig>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d001      	beq.n	800b8f6 <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	e01d      	b.n	800b932 <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 800b8f6:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 800b8fa:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800b8fc:	2308      	movs	r3, #8
 800b8fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b900:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b904:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b908:	463b      	mov	r3, r7
 800b90a:	4618      	mov	r0, r3
 800b90c:	f7f7 fc30 	bl	8003170 <HAL_RCCEx_PeriphCLKConfig>
 800b910:	4603      	mov	r3, r0
 800b912:	2b00      	cmp	r3, #0
 800b914:	d001      	beq.n	800b91a <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 800b916:	2301      	movs	r3, #1
 800b918:	e00b      	b.n	800b932 <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800b91a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800b91e:	f7f6 fc51 	bl	80021c4 <HAL_PWREx_ControlVoltageScaling>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	d001      	beq.n	800b92c <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e002      	b.n	800b932 <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800b92c:	f7f7 ff06 	bl	800373c <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 800b930:	2300      	movs	r3, #0
}
 800b932:	4618      	mov	r0, r3
 800b934:	37e0      	adds	r7, #224	; 0xe0
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	40021000 	.word	0x40021000

0800b940 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b084      	sub	sp, #16
 800b944:	af00      	add	r7, sp, #0
 800b946:	4603      	mov	r3, r0
 800b948:	6039      	str	r1, [r7, #0]
 800b94a:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 800b94c:	4a16      	ldr	r2, [pc, #88]	; (800b9a8 <Go_To_Sleep+0x68>)
 800b94e:	4b16      	ldr	r3, [pc, #88]	; (800b9a8 <Go_To_Sleep+0x68>)
 800b950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b956:	6593      	str	r3, [r2, #88]	; 0x58
 800b958:	4b13      	ldr	r3, [pc, #76]	; (800b9a8 <Go_To_Sleep+0x68>)
 800b95a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b95c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b960:	60fb      	str	r3, [r7, #12]
 800b962:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	//set alarm
	if(seconds > 0)
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d00b      	beq.n	800b982 <Go_To_Sleep+0x42>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	3b01      	subs	r3, #1
 800b96e:	2204      	movs	r2, #4
 800b970:	4619      	mov	r1, r3
 800b972:	480e      	ldr	r0, [pc, #56]	; (800b9ac <Go_To_Sleep+0x6c>)
 800b974:	f7f8 fb10 	bl	8003f98 <HAL_RTCEx_SetWakeUpTimer_IT>
 800b978:	4603      	mov	r3, r0
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d001      	beq.n	800b982 <Go_To_Sleep+0x42>
	  {
		 return HAL_ERROR;
 800b97e:	2301      	movs	r3, #1
 800b980:	e00d      	b.n	800b99e <Go_To_Sleep+0x5e>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 800b982:	f7f6 fc73 	bl	800226c <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 800b986:	79fb      	ldrb	r3, [r7, #7]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d102      	bne.n	800b992 <Go_To_Sleep+0x52>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 800b98c:	f7f6 fdba 	bl	8002504 <HAL_PWREx_EnterSHUTDOWNMode>
 800b990:	e004      	b.n	800b99c <Go_To_Sleep+0x5c>
	 }
	 else if(mode == STDBY)
 800b992:	79fb      	ldrb	r3, [r7, #7]
 800b994:	2b01      	cmp	r3, #1
 800b996:	d101      	bne.n	800b99c <Go_To_Sleep+0x5c>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 800b998:	f7f6 fbee 	bl	8002178 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 800b99c:	2300      	movs	r3, #0
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	40021000 	.word	0x40021000
 800b9ac:	20003844 	.word	0x20003844

0800b9b0 <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 800b9b0:	b580      	push	{r7, lr}
 800b9b2:	b090      	sub	sp, #64	; 0x40
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	3b01      	subs	r3, #1
 800b9c0:	2b0f      	cmp	r3, #15
 800b9c2:	f200 808a 	bhi.w	800bada <set_WUP_Pin+0x12a>
 800b9c6:	a201      	add	r2, pc, #4	; (adr r2, 800b9cc <set_WUP_Pin+0x1c>)
 800b9c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9cc:	0800ba0d 	.word	0x0800ba0d
 800b9d0:	0800ba37 	.word	0x0800ba37
 800b9d4:	0800badb 	.word	0x0800badb
 800b9d8:	0800ba61 	.word	0x0800ba61
 800b9dc:	0800badb 	.word	0x0800badb
 800b9e0:	0800badb 	.word	0x0800badb
 800b9e4:	0800badb 	.word	0x0800badb
 800b9e8:	0800ba89 	.word	0x0800ba89
 800b9ec:	0800badb 	.word	0x0800badb
 800b9f0:	0800badb 	.word	0x0800badb
 800b9f4:	0800badb 	.word	0x0800badb
 800b9f8:	0800badb 	.word	0x0800badb
 800b9fc:	0800badb 	.word	0x0800badb
 800ba00:	0800badb 	.word	0x0800badb
 800ba04:	0800badb 	.word	0x0800badb
 800ba08:	0800bab3 	.word	0x0800bab3
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800ba0c:	4a69      	ldr	r2, [pc, #420]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba0e:	4b69      	ldr	r3, [pc, #420]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba12:	f043 0301 	orr.w	r3, r3, #1
 800ba16:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba18:	4b66      	ldr	r3, [pc, #408]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba1c:	f003 0301 	and.w	r3, r3, #1
 800ba20:	623b      	str	r3, [r7, #32]
 800ba22:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 800ba24:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ba28:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 800ba2e:	2306      	movs	r3, #6
 800ba30:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800ba34:	e052      	b.n	800badc <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800ba36:	4a5f      	ldr	r2, [pc, #380]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba38:	4b5e      	ldr	r3, [pc, #376]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba3c:	f043 0304 	orr.w	r3, r3, #4
 800ba40:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba42:	4b5c      	ldr	r3, [pc, #368]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba46:	f003 0304 	and.w	r3, r3, #4
 800ba4a:	61fb      	str	r3, [r7, #28]
 800ba4c:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 800ba4e:	4b5a      	ldr	r3, [pc, #360]	; (800bbb8 <set_WUP_Pin+0x208>)
 800ba50:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 800ba52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ba56:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 800ba58:	2328      	movs	r3, #40	; 0x28
 800ba5a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800ba5e:	e03d      	b.n	800badc <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 800ba60:	4a54      	ldr	r2, [pc, #336]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba62:	4b54      	ldr	r3, [pc, #336]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba66:	f043 0310 	orr.w	r3, r3, #16
 800ba6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba6c:	4b51      	ldr	r3, [pc, #324]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba70:	f003 0310 	and.w	r3, r3, #16
 800ba74:	61bb      	str	r3, [r7, #24]
 800ba76:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 800ba78:	4b50      	ldr	r3, [pc, #320]	; (800bbbc <set_WUP_Pin+0x20c>)
 800ba7a:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 800ba7c:	2340      	movs	r3, #64	; 0x40
 800ba7e:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800ba80:	2317      	movs	r3, #23
 800ba82:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800ba86:	e029      	b.n	800badc <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800ba88:	4a4a      	ldr	r2, [pc, #296]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba8a:	4b4a      	ldr	r3, [pc, #296]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba8e:	f043 0301 	orr.w	r3, r3, #1
 800ba92:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba94:	4b47      	ldr	r3, [pc, #284]	; (800bbb4 <set_WUP_Pin+0x204>)
 800ba96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba98:	f003 0301 	and.w	r3, r3, #1
 800ba9c:	617b      	str	r3, [r7, #20]
 800ba9e:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 800baa0:	2304      	movs	r3, #4
 800baa2:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 800baa4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800baa8:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 800baaa:	2308      	movs	r3, #8
 800baac:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800bab0:	e014      	b.n	800badc <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800bab2:	4a40      	ldr	r2, [pc, #256]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bab4:	4b3f      	ldr	r3, [pc, #252]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bab8:	f043 0304 	orr.w	r3, r3, #4
 800babc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800babe:	4b3d      	ldr	r3, [pc, #244]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bac2:	f003 0304 	and.w	r3, r3, #4
 800bac6:	613b      	str	r3, [r7, #16]
 800bac8:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 800baca:	4b3b      	ldr	r3, [pc, #236]	; (800bbb8 <set_WUP_Pin+0x208>)
 800bacc:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 800bace:	2320      	movs	r3, #32
 800bad0:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800bad2:	2317      	movs	r3, #23
 800bad4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800bad8:	e000      	b.n	800badc <set_WUP_Pin+0x12c>
		default:
			break;
 800bada:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800badc:	4b38      	ldr	r3, [pc, #224]	; (800bbc0 <set_WUP_Pin+0x210>)
 800bade:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800bae0:	2302      	movs	r3, #2
 800bae2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800bae4:	2302      	movs	r3, #2
 800bae6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 800bae8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800baec:	4619      	mov	r1, r3
 800baee:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800baf0:	f7f6 f828 	bl	8001b44 <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 800baf4:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800baf8:	2200      	movs	r2, #0
 800bafa:	210f      	movs	r1, #15
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7f5 fc74 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 800bb02:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800bb06:	4618      	mov	r0, r3
 800bb08:	f7f5 fc8b 	bl	8001422 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 800bb0c:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800bb10:	4618      	mov	r0, r3
 800bb12:	f7f5 fcb4 	bl	800147e <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 800bb16:	4a27      	ldr	r2, [pc, #156]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb18:	4b26      	ldr	r3, [pc, #152]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb20:	6593      	str	r3, [r2, #88]	; 0x58
 800bb22:	4b24      	ldr	r3, [pc, #144]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb2a:	60fb      	str	r3, [r7, #12]
 800bb2c:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 800bb2e:	78fb      	ldrb	r3, [r7, #3]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d10f      	bne.n	800bb54 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 800bb34:	4a1f      	ldr	r2, [pc, #124]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb36:	4b1f      	ldr	r3, [pc, #124]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb3e:	6593      	str	r3, [r2, #88]	; 0x58
 800bb40:	4b1c      	ldr	r3, [pc, #112]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bb42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb48:	60bb      	str	r3, [r7, #8]
 800bb4a:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f7f6 fadf 	bl	8002110 <HAL_PWR_EnableWakeUpPin>
 800bb52:	e005      	b.n	800bb60 <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 800bb54:	78fb      	ldrb	r3, [r7, #3]
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d102      	bne.n	800bb60 <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f7f6 faf8 	bl	8002150 <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 800bb60:	4b18      	ldr	r3, [pc, #96]	; (800bbc4 <set_WUP_Pin+0x214>)
 800bb62:	2201      	movs	r2, #1
 800bb64:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 800bb66:	4b17      	ldr	r3, [pc, #92]	; (800bbc4 <set_WUP_Pin+0x214>)
 800bb68:	2202      	movs	r2, #2
 800bb6a:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 800bb6c:	4b15      	ldr	r3, [pc, #84]	; (800bbc4 <set_WUP_Pin+0x214>)
 800bb6e:	2204      	movs	r2, #4
 800bb70:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 800bb72:	4b14      	ldr	r3, [pc, #80]	; (800bbc4 <set_WUP_Pin+0x214>)
 800bb74:	2208      	movs	r2, #8
 800bb76:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 800bb78:	4b12      	ldr	r3, [pc, #72]	; (800bbc4 <set_WUP_Pin+0x214>)
 800bb7a:	2210      	movs	r2, #16
 800bb7c:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 800bb7e:	4b12      	ldr	r3, [pc, #72]	; (800bbc8 <set_WUP_Pin+0x218>)
 800bb80:	4a12      	ldr	r2, [pc, #72]	; (800bbcc <set_WUP_Pin+0x21c>)
 800bb82:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 800bb84:	4b10      	ldr	r3, [pc, #64]	; (800bbc8 <set_WUP_Pin+0x218>)
 800bb86:	4a12      	ldr	r2, [pc, #72]	; (800bbd0 <set_WUP_Pin+0x220>)
 800bb88:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 800bb8a:	4b0f      	ldr	r3, [pc, #60]	; (800bbc8 <set_WUP_Pin+0x218>)
 800bb8c:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800bb90:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 800bb92:	4b0d      	ldr	r3, [pc, #52]	; (800bbc8 <set_WUP_Pin+0x218>)
 800bb94:	4a0f      	ldr	r2, [pc, #60]	; (800bbd4 <set_WUP_Pin+0x224>)
 800bb96:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 800bb98:	4b0b      	ldr	r3, [pc, #44]	; (800bbc8 <set_WUP_Pin+0x218>)
 800bb9a:	4a0f      	ldr	r2, [pc, #60]	; (800bbd8 <set_WUP_Pin+0x228>)
 800bb9c:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 800bb9e:	4a05      	ldr	r2, [pc, #20]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bba0:	4b04      	ldr	r3, [pc, #16]	; (800bbb4 <set_WUP_Pin+0x204>)
 800bba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bba8:	6593      	str	r3, [r2, #88]	; 0x58
}
 800bbaa:	bf00      	nop
 800bbac:	3740      	adds	r7, #64	; 0x40
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	bf00      	nop
 800bbb4:	40021000 	.word	0x40021000
 800bbb8:	48000800 	.word	0x48000800
 800bbbc:	48001000 	.word	0x48001000
 800bbc0:	10110000 	.word	0x10110000
 800bbc4:	40007000 	.word	0x40007000
 800bbc8:	40010400 	.word	0x40010400
 800bbcc:	16000005 	.word	0x16000005
 800bbd0:	1600000d 	.word	0x1600000d
 800bbd4:	16000002 	.word	0x16000002
 800bbd8:	16000006 	.word	0x16000006

0800bbdc <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 800bbe4:	1d39      	adds	r1, r7, #4
 800bbe6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bbea:	2201      	movs	r2, #1
 800bbec:	4803      	ldr	r0, [pc, #12]	; (800bbfc <__io_putchar+0x20>)
 800bbee:	f7fa fecf 	bl	8006990 <HAL_UART_Transmit>
	return ch;
 800bbf2:	687b      	ldr	r3, [r7, #4]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}
 800bbfc:	200037c0 	.word	0x200037c0

0800bc00 <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b08a      	sub	sp, #40	; 0x28
 800bc04:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc06:	f107 0314 	add.w	r3, r7, #20
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	601a      	str	r2, [r3, #0]
 800bc0e:	605a      	str	r2, [r3, #4]
 800bc10:	609a      	str	r2, [r3, #8]
 800bc12:	60da      	str	r2, [r3, #12]
 800bc14:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bc16:	4a3e      	ldr	r2, [pc, #248]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc18:	4b3d      	ldr	r3, [pc, #244]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc1c:	f043 0304 	orr.w	r3, r3, #4
 800bc20:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc22:	4b3b      	ldr	r3, [pc, #236]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc26:	f003 0304 	and.w	r3, r3, #4
 800bc2a:	613b      	str	r3, [r7, #16]
 800bc2c:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800bc2e:	4a38      	ldr	r2, [pc, #224]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc30:	4b37      	ldr	r3, [pc, #220]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc38:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc3a:	4b35      	ldr	r3, [pc, #212]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc42:	60fb      	str	r3, [r7, #12]
 800bc44:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc46:	4a32      	ldr	r2, [pc, #200]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc48:	4b31      	ldr	r3, [pc, #196]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc4c:	f043 0301 	orr.w	r3, r3, #1
 800bc50:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc52:	4b2f      	ldr	r3, [pc, #188]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc56:	f003 0301 	and.w	r3, r3, #1
 800bc5a:	60bb      	str	r3, [r7, #8]
 800bc5c:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bc5e:	4a2c      	ldr	r2, [pc, #176]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc60:	4b2b      	ldr	r3, [pc, #172]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc64:	f043 0302 	orr.w	r3, r3, #2
 800bc68:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc6a:	4b29      	ldr	r3, [pc, #164]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc6e:	f003 0302 	and.w	r3, r3, #2
 800bc72:	607b      	str	r3, [r7, #4]
 800bc74:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800bc76:	4a26      	ldr	r2, [pc, #152]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc78:	4b25      	ldr	r3, [pc, #148]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc7c:	f043 0308 	orr.w	r3, r3, #8
 800bc80:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc82:	4b23      	ldr	r3, [pc, #140]	; (800bd10 <GPIO_Set_Pin_LP+0x110>)
 800bc84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc86:	f003 0308 	and.w	r3, r3, #8
 800bc8a:	603b      	str	r3, [r7, #0]
 800bc8c:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800bc8e:	2200      	movs	r2, #0
 800bc90:	2120      	movs	r1, #32
 800bc92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc96:	f7f6 f9ef 	bl	8002078 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800bc9a:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800bc9e:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bca0:	2303      	movs	r3, #3
 800bca2:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bca4:	2300      	movs	r3, #0
 800bca6:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bca8:	f107 0314 	add.w	r3, r7, #20
 800bcac:	4619      	mov	r1, r3
 800bcae:	4819      	ldr	r0, [pc, #100]	; (800bd14 <GPIO_Set_Pin_LP+0x114>)
 800bcb0:	f7f5 ff48 	bl	8001b44 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800bcb4:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800bcb8:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bcba:	2303      	movs	r3, #3
 800bcbc:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcc2:	f107 0314 	add.w	r3, r7, #20
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bccc:	f7f5 ff3a 	bl	8001b44 <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800bcd0:	2320      	movs	r3, #32
 800bcd2:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800bce0:	f107 0314 	add.w	r3, r7, #20
 800bce4:	4619      	mov	r1, r3
 800bce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bcea:	f7f5 ff2b 	bl	8001b44 <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800bcee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bcf2:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bcfc:	f107 0314 	add.w	r3, r7, #20
 800bd00:	4619      	mov	r1, r3
 800bd02:	4805      	ldr	r0, [pc, #20]	; (800bd18 <GPIO_Set_Pin_LP+0x118>)
 800bd04:	f7f5 ff1e 	bl	8001b44 <HAL_GPIO_Init>

}
 800bd08:	bf00      	nop
 800bd0a:	3728      	adds	r7, #40	; 0x28
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	40021000 	.word	0x40021000
 800bd14:	48000800 	.word	0x48000800
 800bd18:	48000400 	.word	0x48000400

0800bd1c <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800bd1c:	b480      	push	{r7}
 800bd1e:	b087      	sub	sp, #28
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	4603      	mov	r3, r0
 800bd24:	6039      	str	r1, [r7, #0]
 800bd26:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800bd28:	79fb      	ldrb	r3, [r7, #7]
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d831      	bhi.n	800bd92 <Get_Current_Address_Pointer+0x76>
 800bd2e:	79fb      	ldrb	r3, [r7, #7]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d02e      	beq.n	800bd92 <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800bd34:	4a1a      	ldr	r2, [pc, #104]	; (800bda0 <Get_Current_Address_Pointer+0x84>)
 800bd36:	4b1a      	ldr	r3, [pc, #104]	; (800bda0 <Get_Current_Address_Pointer+0x84>)
 800bd38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd3e:	6593      	str	r3, [r2, #88]	; 0x58
 800bd40:	4b17      	ldr	r3, [pc, #92]	; (800bda0 <Get_Current_Address_Pointer+0x84>)
 800bd42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd48:	60bb      	str	r3, [r7, #8]
 800bd4a:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800bd4c:	79fb      	ldrb	r3, [r7, #7]
 800bd4e:	009a      	lsls	r2, r3, #2
 800bd50:	4b14      	ldr	r3, [pc, #80]	; (800bda4 <Get_Current_Address_Pointer+0x88>)
 800bd52:	4413      	add	r3, r2
 800bd54:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	617b      	str	r3, [r7, #20]
 800bd60:	e00c      	b.n	800bd7c <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	683a      	ldr	r2, [r7, #0]
 800bd66:	4413      	add	r3, r2
 800bd68:	697a      	ldr	r2, [r7, #20]
 800bd6a:	00d2      	lsls	r2, r2, #3
 800bd6c:	68f9      	ldr	r1, [r7, #12]
 800bd6e:	fa21 f202 	lsr.w	r2, r1, r2
 800bd72:	b2d2      	uxtb	r2, r2
 800bd74:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800bd76:	697b      	ldr	r3, [r7, #20]
 800bd78:	3301      	adds	r3, #1
 800bd7a:	617b      	str	r3, [r7, #20]
 800bd7c:	697b      	ldr	r3, [r7, #20]
 800bd7e:	2b02      	cmp	r3, #2
 800bd80:	ddef      	ble.n	800bd62 <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800bd82:	4a07      	ldr	r2, [pc, #28]	; (800bda0 <Get_Current_Address_Pointer+0x84>)
 800bd84:	4b06      	ldr	r3, [pc, #24]	; (800bda0 <Get_Current_Address_Pointer+0x84>)
 800bd86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd8c:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	e000      	b.n	800bd94 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800bd92:	2300      	movs	r3, #0
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	371c      	adds	r7, #28
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bc80      	pop	{r7}
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	40021000 	.word	0x40021000
 800bda4:	40002854 	.word	0x40002854

0800bda8 <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800bda8:	b480      	push	{r7}
 800bdaa:	b087      	sub	sp, #28
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	4603      	mov	r3, r0
 800bdb0:	6039      	str	r1, [r7, #0]
 800bdb2:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800bdb4:	79fb      	ldrb	r3, [r7, #7]
 800bdb6:	2b04      	cmp	r3, #4
 800bdb8:	d836      	bhi.n	800be28 <Set_Current_Address_Pointer+0x80>
 800bdba:	79fb      	ldrb	r3, [r7, #7]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d033      	beq.n	800be28 <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800bdc0:	4a1c      	ldr	r2, [pc, #112]	; (800be34 <Set_Current_Address_Pointer+0x8c>)
 800bdc2:	4b1c      	ldr	r3, [pc, #112]	; (800be34 <Set_Current_Address_Pointer+0x8c>)
 800bdc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdca:	6593      	str	r3, [r2, #88]	; 0x58
 800bdcc:	4b19      	ldr	r3, [pc, #100]	; (800be34 <Set_Current_Address_Pointer+0x8c>)
 800bdce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bdd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bdd4:	60bb      	str	r3, [r7, #8]
 800bdd6:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800bdd8:	79fb      	ldrb	r3, [r7, #7]
 800bdda:	009a      	lsls	r2, r3, #2
 800bddc:	4b16      	ldr	r3, [pc, #88]	; (800be38 <Set_Current_Address_Pointer+0x90>)
 800bdde:	4413      	add	r3, r2
 800bde0:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800bde2:	2300      	movs	r3, #0
 800bde4:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800bde6:	2300      	movs	r3, #0
 800bde8:	613b      	str	r3, [r7, #16]
 800bdea:	e00f      	b.n	800be0c <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	683a      	ldr	r2, [r7, #0]
 800bdf0:	4413      	add	r3, r2
 800bdf2:	781b      	ldrb	r3, [r3, #0]
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	00db      	lsls	r3, r3, #3
 800bdfa:	fa02 f303 	lsl.w	r3, r2, r3
 800bdfe:	461a      	mov	r2, r3
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	4313      	orrs	r3, r2
 800be04:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800be06:	693b      	ldr	r3, [r7, #16]
 800be08:	3301      	adds	r3, #1
 800be0a:	613b      	str	r3, [r7, #16]
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	2b02      	cmp	r3, #2
 800be10:	ddec      	ble.n	800bdec <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	697a      	ldr	r2, [r7, #20]
 800be16:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800be18:	4a06      	ldr	r2, [pc, #24]	; (800be34 <Set_Current_Address_Pointer+0x8c>)
 800be1a:	4b06      	ldr	r3, [pc, #24]	; (800be34 <Set_Current_Address_Pointer+0x8c>)
 800be1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be22:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800be24:	2301      	movs	r3, #1
 800be26:	e000      	b.n	800be2a <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800be28:	2300      	movs	r3, #0
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	371c      	adds	r7, #28
 800be2e:	46bd      	mov	sp, r7
 800be30:	bc80      	pop	{r7}
 800be32:	4770      	bx	lr
 800be34:	40021000 	.word	0x40021000
 800be38:	40002854 	.word	0x40002854

0800be3c <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800be3c:	b480      	push	{r7}
 800be3e:	b083      	sub	sp, #12
 800be40:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800be42:	4a0e      	ldr	r2, [pc, #56]	; (800be7c <Get_Active_Chip+0x40>)
 800be44:	4b0d      	ldr	r3, [pc, #52]	; (800be7c <Get_Active_Chip+0x40>)
 800be46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be4c:	6593      	str	r3, [r2, #88]	; 0x58
 800be4e:	4b0b      	ldr	r3, [pc, #44]	; (800be7c <Get_Active_Chip+0x40>)
 800be50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be56:	603b      	str	r3, [r7, #0]
 800be58:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800be5a:	4b09      	ldr	r3, [pc, #36]	; (800be80 <Get_Active_Chip+0x44>)
 800be5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be5e:	0a1b      	lsrs	r3, r3, #8
 800be60:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800be62:	4a06      	ldr	r2, [pc, #24]	; (800be7c <Get_Active_Chip+0x40>)
 800be64:	4b05      	ldr	r3, [pc, #20]	; (800be7c <Get_Active_Chip+0x40>)
 800be66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800be6c:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800be6e:	79fb      	ldrb	r3, [r7, #7]
}
 800be70:	4618      	mov	r0, r3
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	bc80      	pop	{r7}
 800be78:	4770      	bx	lr
 800be7a:	bf00      	nop
 800be7c:	40021000 	.word	0x40021000
 800be80:	40002800 	.word	0x40002800

0800be84 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800be84:	b480      	push	{r7}
 800be86:	b085      	sub	sp, #20
 800be88:	af00      	add	r7, sp, #0
 800be8a:	4603      	mov	r3, r0
 800be8c:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800be8e:	4a12      	ldr	r2, [pc, #72]	; (800bed8 <Set_Active_Chip+0x54>)
 800be90:	4b11      	ldr	r3, [pc, #68]	; (800bed8 <Set_Active_Chip+0x54>)
 800be92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be98:	6593      	str	r3, [r2, #88]	; 0x58
 800be9a:	4b0f      	ldr	r3, [pc, #60]	; (800bed8 <Set_Active_Chip+0x54>)
 800be9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bea2:	60bb      	str	r3, [r7, #8]
 800bea4:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800bea6:	4b0d      	ldr	r3, [pc, #52]	; (800bedc <Set_Active_Chip+0x58>)
 800bea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800beae:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800beb0:	79fb      	ldrb	r3, [r7, #7]
 800beb2:	021b      	lsls	r3, r3, #8
 800beb4:	461a      	mov	r2, r3
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	4313      	orrs	r3, r2
 800beba:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800bebc:	4a07      	ldr	r2, [pc, #28]	; (800bedc <Set_Active_Chip+0x58>)
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800bec2:	4a05      	ldr	r2, [pc, #20]	; (800bed8 <Set_Active_Chip+0x54>)
 800bec4:	4b04      	ldr	r3, [pc, #16]	; (800bed8 <Set_Active_Chip+0x54>)
 800bec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800becc:	6593      	str	r3, [r2, #88]	; 0x58
}
 800bece:	bf00      	nop
 800bed0:	3714      	adds	r7, #20
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bc80      	pop	{r7}
 800bed6:	4770      	bx	lr
 800bed8:	40021000 	.word	0x40021000
 800bedc:	40002800 	.word	0x40002800

0800bee0 <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b083      	sub	sp, #12
 800bee4:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800bee6:	4a0e      	ldr	r2, [pc, #56]	; (800bf20 <Get_Next_Active_Chip+0x40>)
 800bee8:	4b0d      	ldr	r3, [pc, #52]	; (800bf20 <Get_Next_Active_Chip+0x40>)
 800beea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800beec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bef0:	6593      	str	r3, [r2, #88]	; 0x58
 800bef2:	4b0b      	ldr	r3, [pc, #44]	; (800bf20 <Get_Next_Active_Chip+0x40>)
 800bef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bef6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800befa:	603b      	str	r3, [r7, #0]
 800befc:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800befe:	4b09      	ldr	r3, [pc, #36]	; (800bf24 <Get_Next_Active_Chip+0x44>)
 800bf00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf02:	0e1b      	lsrs	r3, r3, #24
 800bf04:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800bf06:	4a06      	ldr	r2, [pc, #24]	; (800bf20 <Get_Next_Active_Chip+0x40>)
 800bf08:	4b05      	ldr	r3, [pc, #20]	; (800bf20 <Get_Next_Active_Chip+0x40>)
 800bf0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bf10:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800bf12:	79fb      	ldrb	r3, [r7, #7]
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	370c      	adds	r7, #12
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bc80      	pop	{r7}
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	40021000 	.word	0x40021000
 800bf24:	40002800 	.word	0x40002800

0800bf28 <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	4603      	mov	r3, r0
 800bf30:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800bf32:	4a12      	ldr	r2, [pc, #72]	; (800bf7c <Set_Next_Active_Chip+0x54>)
 800bf34:	4b11      	ldr	r3, [pc, #68]	; (800bf7c <Set_Next_Active_Chip+0x54>)
 800bf36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bf3c:	6593      	str	r3, [r2, #88]	; 0x58
 800bf3e:	4b0f      	ldr	r3, [pc, #60]	; (800bf7c <Set_Next_Active_Chip+0x54>)
 800bf40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf46:	60bb      	str	r3, [r7, #8]
 800bf48:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800bf4a:	4b0d      	ldr	r3, [pc, #52]	; (800bf80 <Set_Next_Active_Chip+0x58>)
 800bf4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf4e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bf52:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800bf54:	79fb      	ldrb	r3, [r7, #7]
 800bf56:	061b      	lsls	r3, r3, #24
 800bf58:	461a      	mov	r2, r3
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800bf60:	4a07      	ldr	r2, [pc, #28]	; (800bf80 <Set_Next_Active_Chip+0x58>)
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800bf66:	4a05      	ldr	r2, [pc, #20]	; (800bf7c <Set_Next_Active_Chip+0x54>)
 800bf68:	4b04      	ldr	r3, [pc, #16]	; (800bf7c <Set_Next_Active_Chip+0x54>)
 800bf6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bf70:	6593      	str	r3, [r2, #88]	; 0x58
}
 800bf72:	bf00      	nop
 800bf74:	3714      	adds	r7, #20
 800bf76:	46bd      	mov	sp, r7
 800bf78:	bc80      	pop	{r7}
 800bf7a:	4770      	bx	lr
 800bf7c:	40021000 	.word	0x40021000
 800bf80:	40002800 	.word	0x40002800

0800bf84 <to_binary_format>:

uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800bf84:	b084      	sub	sp, #16
 800bf86:	b580      	push	{r7, lr}
 800bf88:	b082      	sub	sp, #8
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	f107 0e10 	add.w	lr, r7, #16
 800bf90:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		unsigned char bytes[4];		//for 4 byte long unsigned integer arrays
		uint32_t num;				//for long numbers
	} byte_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800bf94:	4a2a      	ldr	r2, [pc, #168]	; (800c040 <to_binary_format+0xbc>)
 800bf96:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800bf9a:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	4a27      	ldr	r2, [pc, #156]	; (800c040 <to_binary_format+0xbc>)
 800bfa4:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	4a24      	ldr	r2, [pc, #144]	; (800c040 <to_binary_format+0xbc>)
 800bfb0:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800bfb4:	69bb      	ldr	r3, [r7, #24]
 800bfb6:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	4a21      	ldr	r2, [pc, #132]	; (800c040 <to_binary_format+0xbc>)
 800bfbc:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800bfc0:	7fba      	ldrb	r2, [r7, #30]
 800bfc2:	4b1f      	ldr	r3, [pc, #124]	; (800c040 <to_binary_format+0xbc>)
 800bfc4:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800bfc6:	7ffa      	ldrb	r2, [r7, #31]
 800bfc8:	4b1d      	ldr	r3, [pc, #116]	; (800c040 <to_binary_format+0xbc>)
 800bfca:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800bfcc:	f897 2020 	ldrb.w	r2, [r7, #32]
 800bfd0:	4b1b      	ldr	r3, [pc, #108]	; (800c040 <to_binary_format+0xbc>)
 800bfd2:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800bfd4:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800bfd8:	4b19      	ldr	r3, [pc, #100]	; (800c040 <to_binary_format+0xbc>)
 800bfda:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800bfdc:	7f3a      	ldrb	r2, [r7, #28]
 800bfde:	4b18      	ldr	r3, [pc, #96]	; (800c040 <to_binary_format+0xbc>)
 800bfe0:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800bfe2:	7f7a      	ldrb	r2, [r7, #29]
 800bfe4:	4b16      	ldr	r3, [pc, #88]	; (800c040 <to_binary_format+0xbc>)
 800bfe6:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800bfe8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800bfec:	4b14      	ldr	r3, [pc, #80]	; (800c040 <to_binary_format+0xbc>)
 800bfee:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800bff0:	4b13      	ldr	r3, [pc, #76]	; (800c040 <to_binary_format+0xbc>)
 800bff2:	7cdb      	ldrb	r3, [r3, #19]
 800bff4:	009b      	lsls	r3, r3, #2
 800bff6:	b2da      	uxtb	r2, r3
 800bff8:	4b11      	ldr	r3, [pc, #68]	; (800c040 <to_binary_format+0xbc>)
 800bffa:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800bffc:	4b10      	ldr	r3, [pc, #64]	; (800c040 <to_binary_format+0xbc>)
 800bffe:	7cda      	ldrb	r2, [r3, #19]
 800c000:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c004:	4313      	orrs	r3, r2
 800c006:	b2da      	uxtb	r2, r3
 800c008:	4b0d      	ldr	r3, [pc, #52]	; (800c040 <to_binary_format+0xbc>)
 800c00a:	74da      	strb	r2, [r3, #19]

	//breakdown temperature into 4 unsigned bytes
	byte_converter.num = (uint32_t)gps_data.env_Temp;
 800c00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c00e:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[20],byte_converter.bytes,sizeof(uint32_t));
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	4a0b      	ldr	r2, [pc, #44]	; (800c040 <to_binary_format+0xbc>)
 800c014:	6153      	str	r3, [r2, #20]

	//break down pressure into 4 unsigned bytes
	byte_converter.num = gps_data.atm_Press;
 800c016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c018:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[24],byte_converter.bytes,sizeof(uint32_t));
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	4a08      	ldr	r2, [pc, #32]	; (800c040 <to_binary_format+0xbc>)
 800c01e:	6193      	str	r3, [r2, #24]

	driftbuffer[get_driftBuffer_Size() -1] = 0xd; //end of packet character
 800c020:	f000 f810 	bl	800c044 <get_driftBuffer_Size>
 800c024:	4603      	mov	r3, r0
 800c026:	3b01      	subs	r3, #1
 800c028:	4a05      	ldr	r2, [pc, #20]	; (800c040 <to_binary_format+0xbc>)
 800c02a:	210d      	movs	r1, #13
 800c02c:	54d1      	strb	r1, [r2, r3]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800c02e:	4b04      	ldr	r3, [pc, #16]	; (800c040 <to_binary_format+0xbc>)
}
 800c030:	4618      	mov	r0, r3
 800c032:	3708      	adds	r7, #8
 800c034:	46bd      	mov	sp, r7
 800c036:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c03a:	b004      	add	sp, #16
 800c03c:	4770      	bx	lr
 800c03e:	bf00      	nop
 800c040:	200008fc 	.word	0x200008fc

0800c044 <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800c044:	b480      	push	{r7}
 800c046:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800c048:	231d      	movs	r3, #29
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	46bd      	mov	sp, r7
 800c04e:	bc80      	pop	{r7}
 800c050:	4770      	bx	lr
	...

0800c054 <Routine_ASYNC_IRIDIUM_RX>:
/*
 * @brief: Routine for Ring Alert Detection on IRidium Ring Pin
 */

void Routine_ASYNC_IRIDIUM_RX(void)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b09a      	sub	sp, #104	; 0x68
 800c058:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800c05a:	480f      	ldr	r0, [pc, #60]	; (800c098 <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800c05c:	f002 f924 	bl	800e2a8 <printf>
	//intialise modem
	if(IR_Init_Module() == IR_OK)
 800c060:	f7fe fd6e 	bl	800ab40 <IR_Init_Module>
 800c064:	4603      	mov	r3, r0
 800c066:	2b00      	cmp	r3, #0
 800c068:	d10f      	bne.n	800c08a <Routine_ASYNC_IRIDIUM_RX+0x36>
	{
		//recieve message
		uint8_t message[100] = {0};
 800c06a:	463b      	mov	r3, r7
 800c06c:	2264      	movs	r2, #100	; 0x64
 800c06e:	2100      	movs	r1, #0
 800c070:	4618      	mov	r0, r3
 800c072:	f001 fea8 	bl	800ddc6 <memset>
		uint16_t num_messages = 0;
 800c076:	2300      	movs	r3, #0
 800c078:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		IR_recieve_String(message,100,&num_messages);
 800c07c:	f107 0266 	add.w	r2, r7, #102	; 0x66
 800c080:	463b      	mov	r3, r7
 800c082:	2164      	movs	r1, #100	; 0x64
 800c084:	4618      	mov	r0, r3
 800c086:	f7ff f869 	bl	800b15c <IR_recieve_String>
	}
	printf("Message Received!\r\n");
 800c08a:	4804      	ldr	r0, [pc, #16]	; (800c09c <Routine_ASYNC_IRIDIUM_RX+0x48>)
 800c08c:	f002 f984 	bl	800e398 <puts>
}
 800c090:	bf00      	nop
 800c092:	3768      	adds	r7, #104	; 0x68
 800c094:	46bd      	mov	sp, r7
 800c096:	bd80      	pop	{r7, pc}
 800c098:	08015994 	.word	0x08015994
 800c09c:	080159c4 	.word	0x080159c4

0800c0a0 <Routine_Async_IMUevent_Sample>:

/*
 * @brief: Routine for IMU event detection
 */
void Routine_Async_IMUevent_Sample(void)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	af00      	add	r7, sp, #0

		 printf("IMU Event Detected while awake: Sampling...");
 800c0a4:	4803      	ldr	r0, [pc, #12]	; (800c0b4 <Routine_Async_IMUevent_Sample+0x14>)
 800c0a6:	f002 f8ff 	bl	800e2a8 <printf>

		printf("Done\r\n");
 800c0aa:	4803      	ldr	r0, [pc, #12]	; (800c0b8 <Routine_Async_IMUevent_Sample+0x18>)
 800c0ac:	f002 f974 	bl	800e398 <puts>
		//ROUTINE END
}
 800c0b0:	bf00      	nop
 800c0b2:	bd80      	pop	{r7, pc}
 800c0b4:	080159d8 	.word	0x080159d8
 800c0b8:	08015a04 	.word	0x08015a04

0800c0bc <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800c0bc:	b580      	push	{r7, lr}
 800c0be:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800c0c0:	4a14      	ldr	r2, [pc, #80]	; (800c114 <POR_Handler+0x58>)
 800c0c2:	4b14      	ldr	r3, [pc, #80]	; (800c114 <POR_Handler+0x58>)
 800c0c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c0c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c0cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800c0d0:	f7f6 f802 	bl	80020d8 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800c0d4:	4a0f      	ldr	r2, [pc, #60]	; (800c114 <POR_Handler+0x58>)
 800c0d6:	4b0f      	ldr	r3, [pc, #60]	; (800c114 <POR_Handler+0x58>)
 800c0d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c0e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800c0e4:	4a0b      	ldr	r2, [pc, #44]	; (800c114 <POR_Handler+0x58>)
 800c0e6:	4b0b      	ldr	r3, [pc, #44]	; (800c114 <POR_Handler+0x58>)
 800c0e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c0f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800c0f4:	f7f5 fffe 	bl	80020f4 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800c0f8:	f7ff fb8c 	bl	800b814 <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800c0fc:	f7f6 f8c4 	bl	8002288 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800c100:	4b05      	ldr	r3, [pc, #20]	; (800c118 <POR_Handler+0x5c>)
 800c102:	221f      	movs	r2, #31
 800c104:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800c106:	4b04      	ldr	r3, [pc, #16]	; (800c118 <POR_Handler+0x5c>)
 800c108:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c10c:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800c10e:	bf00      	nop
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	40021000 	.word	0x40021000
 800c118:	40007000 	.word	0x40007000

0800c11c <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800c122:	4a11      	ldr	r2, [pc, #68]	; (800c168 <BOR_Handler+0x4c>)
 800c124:	4b10      	ldr	r3, [pc, #64]	; (800c168 <BOR_Handler+0x4c>)
 800c126:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c12a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c12e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800c132:	4b0e      	ldr	r3, [pc, #56]	; (800c16c <BOR_Handler+0x50>)
 800c134:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f7f4 f854 	bl	80001e4 <strlen>
 800c13c:	4603      	mov	r3, r0
 800c13e:	b29a      	uxth	r2, r3
 800c140:	2364      	movs	r3, #100	; 0x64
 800c142:	6879      	ldr	r1, [r7, #4]
 800c144:	480a      	ldr	r0, [pc, #40]	; (800c170 <BOR_Handler+0x54>)
 800c146:	f7fa fc23 	bl	8006990 <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800c14a:	f7ff ffb7 	bl	800c0bc <POR_Handler>
	  HAL_NVIC_SystemReset();
 800c14e:	f7f5 f984 	bl	800145a <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800c152:	2120      	movs	r1, #32
 800c154:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c158:	f7f5 ffa5 	bl	80020a6 <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800c15c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800c160:	f7f4 ffec 	bl	800113c <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800c164:	e7f5      	b.n	800c152 <BOR_Handler+0x36>
 800c166:	bf00      	nop
 800c168:	40021000 	.word	0x40021000
 800c16c:	08015a0c 	.word	0x08015a0c
 800c170:	200037c0 	.word	0x200037c0

0800c174 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b084      	sub	sp, #16
 800c178:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800c17a:	f7f4 ff69 	bl	8001050 <HAL_Init>
	SystemClock_Config();	//configure clock
 800c17e:	f7ff fb49 	bl	800b814 <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800c182:	f7ff fd3d 	bl	800bc00 <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800c186:	f7ff fad5 	bl	800b734 <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800c18a:	4b9f      	ldr	r3, [pc, #636]	; (800c408 <main+0x294>)
 800c18c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c190:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c194:	2b00      	cmp	r3, #0
 800c196:	d001      	beq.n	800c19c <main+0x28>
	{
	  BOR_Handler();
 800c198:	f7ff ffc0 	bl	800c11c <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800c19c:	4b9a      	ldr	r3, [pc, #616]	; (800c408 <main+0x294>)
 800c19e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c1a2:	0e9b      	lsrs	r3, r3, #26
 800c1a4:	f003 0305 	and.w	r3, r3, #5
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d001      	beq.n	800c1b0 <main+0x3c>
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	e000      	b.n	800c1b2 <main+0x3e>
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800c1b4:	7bfb      	ldrb	r3, [r7, #15]
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d104      	bne.n	800c1c4 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800c1ba:	4894      	ldr	r0, [pc, #592]	; (800c40c <main+0x298>)
 800c1bc:	f002 f8ec 	bl	800e398 <puts>
	  POR_Handler();
 800c1c0:	f7ff ff7c 	bl	800c0bc <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800c1c4:	4a90      	ldr	r2, [pc, #576]	; (800c408 <main+0x294>)
 800c1c6:	4b90      	ldr	r3, [pc, #576]	; (800c408 <main+0x294>)
 800c1c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c1ce:	6593      	str	r3, [r2, #88]	; 0x58
 800c1d0:	4b8d      	ldr	r3, [pc, #564]	; (800c408 <main+0x294>)
 800c1d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c1d8:	60bb      	str	r3, [r7, #8]
 800c1da:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800c1dc:	4b8c      	ldr	r3, [pc, #560]	; (800c410 <main+0x29c>)
 800c1de:	691b      	ldr	r3, [r3, #16]
 800c1e0:	f003 0310 	and.w	r3, r3, #16
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d105      	bne.n	800c1f4 <main+0x80>
 800c1e8:	4b89      	ldr	r3, [pc, #548]	; (800c410 <main+0x29c>)
 800c1ea:	691b      	ldr	r3, [r3, #16]
 800c1ec:	f003 0302 	and.w	r3, r3, #2
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d039      	beq.n	800c268 <main+0xf4>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800c1f4:	4b87      	ldr	r3, [pc, #540]	; (800c414 <main+0x2a0>)
 800c1f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1f8:	b2da      	uxtb	r2, r3
 800c1fa:	4b87      	ldr	r3, [pc, #540]	; (800c418 <main+0x2a4>)
 800c1fc:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800c1fe:	4b84      	ldr	r3, [pc, #528]	; (800c410 <main+0x29c>)
 800c200:	691b      	ldr	r3, [r3, #16]
 800c202:	f003 0310 	and.w	r3, r3, #16
 800c206:	2b00      	cmp	r3, #0
 800c208:	d004      	beq.n	800c214 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800c20a:	4b81      	ldr	r3, [pc, #516]	; (800c410 <main+0x29c>)
 800c20c:	2210      	movs	r2, #16
 800c20e:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800c210:	f000 f97e 	bl	800c510 <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800c214:	4b7e      	ldr	r3, [pc, #504]	; (800c410 <main+0x29c>)
 800c216:	691b      	ldr	r3, [r3, #16]
 800c218:	f003 0302 	and.w	r3, r3, #2
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d004      	beq.n	800c22a <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800c220:	4b7b      	ldr	r3, [pc, #492]	; (800c410 <main+0x29c>)
 800c222:	2202      	movs	r2, #2
 800c224:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800c226:	f7ff ff15 	bl	800c054 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800c22a:	4b7b      	ldr	r3, [pc, #492]	; (800c418 <main+0x2a4>)
 800c22c:	781b      	ldrb	r3, [r3, #0]
 800c22e:	2b03      	cmp	r3, #3
 800c230:	d10f      	bne.n	800c252 <main+0xde>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800c232:	487a      	ldr	r0, [pc, #488]	; (800c41c <main+0x2a8>)
 800c234:	f002 f8b0 	bl	800e398 <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800c238:	2100      	movs	r1, #0
 800c23a:	2010      	movs	r0, #16
 800c23c:	f7ff fbb8 	bl	800b9b0 <set_WUP_Pin>
			  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN, MODE_WUP);
 800c240:	2100      	movs	r1, #0
 800c242:	2002      	movs	r0, #2
 800c244:	f7ff fbb4 	bl	800b9b0 <set_WUP_Pin>
			  Go_To_Sleep(STDBY,10);						//return to sleep
 800c248:	210a      	movs	r1, #10
 800c24a:	2001      	movs	r0, #1
 800c24c:	f7ff fb78 	bl	800b940 <Go_To_Sleep>
 800c250:	e00a      	b.n	800c268 <main+0xf4>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800c252:	4873      	ldr	r0, [pc, #460]	; (800c420 <main+0x2ac>)
 800c254:	f002 f8a0 	bl	800e398 <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800c258:	4a6e      	ldr	r2, [pc, #440]	; (800c414 <main+0x2a0>)
 800c25a:	4b6e      	ldr	r3, [pc, #440]	; (800c414 <main+0x2a0>)
 800c25c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c25e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c262:	f043 0307 	orr.w	r3, r3, #7
 800c266:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800c268:	4b6a      	ldr	r3, [pc, #424]	; (800c414 <main+0x2a0>)
 800c26a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c26c:	b2db      	uxtb	r3, r3
 800c26e:	3b01      	subs	r3, #1
 800c270:	2b06      	cmp	r3, #6
 800c272:	d867      	bhi.n	800c344 <main+0x1d0>
 800c274:	a201      	add	r2, pc, #4	; (adr r2, 800c27c <main+0x108>)
 800c276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c27a:	bf00      	nop
 800c27c:	0800c299 	.word	0x0800c299
 800c280:	0800c2a1 	.word	0x0800c2a1
 800c284:	0800c2fb 	.word	0x0800c2fb
 800c288:	0800c345 	.word	0x0800c345
 800c28c:	0800c345 	.word	0x0800c345
 800c290:	0800c32b 	.word	0x0800c32b
 800c294:	0800c299 	.word	0x0800c299
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800c298:	4b5f      	ldr	r3, [pc, #380]	; (800c418 <main+0x2a4>)
 800c29a:	2202      	movs	r2, #2
 800c29c:	701a      	strb	r2, [r3, #0]
	  	 break;
 800c29e:	e054      	b.n	800c34a <main+0x1d6>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800c2a0:	4b5c      	ldr	r3, [pc, #368]	; (800c414 <main+0x2a0>)
 800c2a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2a4:	0a1b      	lsrs	r3, r3, #8
 800c2a6:	b2da      	uxtb	r2, r3
 800c2a8:	4b5e      	ldr	r3, [pc, #376]	; (800c424 <main+0x2b0>)
 800c2aa:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800c2ac:	4b5d      	ldr	r3, [pc, #372]	; (800c424 <main+0x2b0>)
 800c2ae:	781b      	ldrb	r3, [r3, #0]
 800c2b0:	2b03      	cmp	r3, #3
 800c2b2:	d903      	bls.n	800c2bc <main+0x148>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800c2b4:	4b58      	ldr	r3, [pc, #352]	; (800c418 <main+0x2a4>)
 800c2b6:	2206      	movs	r2, #6
 800c2b8:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800c2ba:	e046      	b.n	800c34a <main+0x1d6>
	  		 Current_State = STATE_SLEEP;
 800c2bc:	4b56      	ldr	r3, [pc, #344]	; (800c418 <main+0x2a4>)
 800c2be:	2203      	movs	r2, #3
 800c2c0:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800c2c2:	4a51      	ldr	r2, [pc, #324]	; (800c408 <main+0x294>)
 800c2c4:	4b50      	ldr	r3, [pc, #320]	; (800c408 <main+0x294>)
 800c2c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c2cc:	6593      	str	r3, [r2, #88]	; 0x58
 800c2ce:	4b4e      	ldr	r3, [pc, #312]	; (800c408 <main+0x294>)
 800c2d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c2d6:	607b      	str	r3, [r7, #4]
 800c2d8:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800c2da:	4a4e      	ldr	r2, [pc, #312]	; (800c414 <main+0x2a0>)
 800c2dc:	4b4d      	ldr	r3, [pc, #308]	; (800c414 <main+0x2a0>)
 800c2de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c2e4:	494c      	ldr	r1, [pc, #304]	; (800c418 <main+0x2a4>)
 800c2e6:	7809      	ldrb	r1, [r1, #0]
 800c2e8:	430b      	orrs	r3, r1
 800c2ea:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800c2ec:	4a46      	ldr	r2, [pc, #280]	; (800c408 <main+0x294>)
 800c2ee:	4b46      	ldr	r3, [pc, #280]	; (800c408 <main+0x294>)
 800c2f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c2f6:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800c2f8:	e027      	b.n	800c34a <main+0x1d6>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 			//attach RTC instance to handler
 800c2fa:	4b4b      	ldr	r3, [pc, #300]	; (800c428 <main+0x2b4>)
 800c2fc:	4a45      	ldr	r2, [pc, #276]	; (800c414 <main+0x2a0>)
 800c2fe:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();				//clear wake up pending interrupt from internal wake up
 800c300:	f7f5 ffc2 	bl	8002288 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);					//clear pending interrupt from ext wake up pins
 800c304:	4b42      	ldr	r3, [pc, #264]	; (800c410 <main+0x29c>)
 800c306:	221f      	movs	r2, #31
 800c308:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800c30a:	4b41      	ldr	r3, [pc, #260]	; (800c410 <main+0x29c>)
 800c30c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c310:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  		//reconfigure wake up pins
 800c312:	2101      	movs	r1, #1
 800c314:	2010      	movs	r0, #16
 800c316:	f7ff fb4b 	bl	800b9b0 <set_WUP_Pin>
		set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);  	  	//set Current State to Sample
 800c31a:	2101      	movs	r1, #1
 800c31c:	2002      	movs	r0, #2
 800c31e:	f7ff fb47 	bl	800b9b0 <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800c322:	4b3d      	ldr	r3, [pc, #244]	; (800c418 <main+0x2a4>)
 800c324:	2202      	movs	r2, #2
 800c326:	701a      	strb	r2, [r3, #0]
	  	 break;
 800c328:	e00f      	b.n	800c34a <main+0x1d6>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800c32a:	4b3b      	ldr	r3, [pc, #236]	; (800c418 <main+0x2a4>)
 800c32c:	2203      	movs	r2, #3
 800c32e:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800c330:	4a38      	ldr	r2, [pc, #224]	; (800c414 <main+0x2a0>)
 800c332:	4b38      	ldr	r3, [pc, #224]	; (800c414 <main+0x2a0>)
 800c334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c336:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c33a:	4937      	ldr	r1, [pc, #220]	; (800c418 <main+0x2a4>)
 800c33c:	7809      	ldrb	r1, [r1, #0]
 800c33e:	430b      	orrs	r3, r1
 800c340:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800c342:	e002      	b.n	800c34a <main+0x1d6>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800c344:	4b34      	ldr	r3, [pc, #208]	; (800c418 <main+0x2a4>)
 800c346:	2200      	movs	r2, #0
 800c348:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800c34a:	4a2f      	ldr	r2, [pc, #188]	; (800c408 <main+0x294>)
 800c34c:	4b2e      	ldr	r3, [pc, #184]	; (800c408 <main+0x294>)
 800c34e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c350:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c354:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800c356:	4b30      	ldr	r3, [pc, #192]	; (800c418 <main+0x2a4>)
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d104      	bne.n	800c368 <main+0x1f4>
	  {
		  Routine_Init_STATE();
 800c35e:	f000 fc1d 	bl	800cb9c <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800c362:	4b2d      	ldr	r3, [pc, #180]	; (800c418 <main+0x2a4>)
 800c364:	2201      	movs	r2, #1
 800c366:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800c368:	4b2b      	ldr	r3, [pc, #172]	; (800c418 <main+0x2a4>)
 800c36a:	781b      	ldrb	r3, [r3, #0]
 800c36c:	2b01      	cmp	r3, #1
 800c36e:	d102      	bne.n	800c376 <main+0x202>
	  {
	  	Routine_STATE_RESET();
 800c370:	f000 f8f0 	bl	800c554 <Routine_STATE_RESET>
 800c374:	e013      	b.n	800c39e <main+0x22a>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800c376:	4b28      	ldr	r3, [pc, #160]	; (800c418 <main+0x2a4>)
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	2b03      	cmp	r3, #3
 800c37c:	d102      	bne.n	800c384 <main+0x210>
	  {
		  Routine_STATE_SLEEP();
 800c37e:	f000 f907 	bl	800c590 <Routine_STATE_SLEEP>
 800c382:	e00c      	b.n	800c39e <main+0x22a>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800c384:	4b24      	ldr	r3, [pc, #144]	; (800c418 <main+0x2a4>)
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	2b02      	cmp	r3, #2
 800c38a:	d102      	bne.n	800c392 <main+0x21e>
	  {
		  Routine_STATE_SAMPLE();
 800c38c:	f000 f91a 	bl	800c5c4 <Routine_STATE_SAMPLE>
 800c390:	e005      	b.n	800c39e <main+0x22a>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800c392:	4b21      	ldr	r3, [pc, #132]	; (800c418 <main+0x2a4>)
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	2b06      	cmp	r3, #6
 800c398:	d101      	bne.n	800c39e <main+0x22a>
	  {
		  Routine_STATE_TRANSMIT();
 800c39a:	f000 fb1b 	bl	800c9d4 <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800c39e:	4a1a      	ldr	r2, [pc, #104]	; (800c408 <main+0x294>)
 800c3a0:	4b19      	ldr	r3, [pc, #100]	; (800c408 <main+0x294>)
 800c3a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c3a8:	6593      	str	r3, [r2, #88]	; 0x58
 800c3aa:	4b17      	ldr	r3, [pc, #92]	; (800c408 <main+0x294>)
 800c3ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c3b2:	603b      	str	r3, [r7, #0]
 800c3b4:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800c3b6:	4b18      	ldr	r3, [pc, #96]	; (800c418 <main+0x2a4>)
 800c3b8:	781b      	ldrb	r3, [r3, #0]
 800c3ba:	2b02      	cmp	r3, #2
 800c3bc:	d114      	bne.n	800c3e8 <main+0x274>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800c3be:	4b15      	ldr	r3, [pc, #84]	; (800c414 <main+0x2a0>)
 800c3c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3c2:	0a1b      	lsrs	r3, r3, #8
 800c3c4:	b2da      	uxtb	r2, r3
 800c3c6:	4b17      	ldr	r3, [pc, #92]	; (800c424 <main+0x2b0>)
 800c3c8:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800c3ca:	4912      	ldr	r1, [pc, #72]	; (800c414 <main+0x2a0>)
 800c3cc:	4b11      	ldr	r3, [pc, #68]	; (800c414 <main+0x2a0>)
 800c3ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3d0:	b2db      	uxtb	r3, r3
 800c3d2:	4a14      	ldr	r2, [pc, #80]	; (800c424 <main+0x2b0>)
 800c3d4:	7812      	ldrb	r2, [r2, #0]
 800c3d6:	3201      	adds	r2, #1
 800c3d8:	b2d0      	uxtb	r0, r2
 800c3da:	4a12      	ldr	r2, [pc, #72]	; (800c424 <main+0x2b0>)
 800c3dc:	7010      	strb	r0, [r2, #0]
 800c3de:	4a11      	ldr	r2, [pc, #68]	; (800c424 <main+0x2b0>)
 800c3e0:	7812      	ldrb	r2, [r2, #0]
 800c3e2:	0212      	lsls	r2, r2, #8
 800c3e4:	4313      	orrs	r3, r2
 800c3e6:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800c3e8:	4a0a      	ldr	r2, [pc, #40]	; (800c414 <main+0x2a0>)
 800c3ea:	4b0a      	ldr	r3, [pc, #40]	; (800c414 <main+0x2a0>)
 800c3ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c3f2:	4909      	ldr	r1, [pc, #36]	; (800c418 <main+0x2a4>)
 800c3f4:	7809      	ldrb	r1, [r1, #0]
 800c3f6:	430b      	orrs	r3, r1
 800c3f8:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800c3fa:	4a03      	ldr	r2, [pc, #12]	; (800c408 <main+0x294>)
 800c3fc:	4b02      	ldr	r3, [pc, #8]	; (800c408 <main+0x294>)
 800c3fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c404:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800c406:	e6dd      	b.n	800c1c4 <main+0x50>
 800c408:	40021000 	.word	0x40021000
 800c40c:	08015a4c 	.word	0x08015a4c
 800c410:	40007000 	.word	0x40007000
 800c414:	40002800 	.word	0x40002800
 800c418:	20003840 	.word	0x20003840
 800c41c:	08015a84 	.word	0x08015a84
 800c420:	08015aa0 	.word	0x08015aa0
 800c424:	200037b9 	.word	0x200037b9
 800c428:	20003844 	.word	0x20003844

0800c42c <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b086      	sub	sp, #24
 800c430:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800c432:	1d3b      	adds	r3, r7, #4
 800c434:	2200      	movs	r2, #0
 800c436:	601a      	str	r2, [r3, #0]
 800c438:	605a      	str	r2, [r3, #4]
 800c43a:	609a      	str	r2, [r3, #8]
 800c43c:	60da      	str	r2, [r3, #12]
 800c43e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800c440:	2300      	movs	r3, #0
 800c442:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800c444:	4b2d      	ldr	r3, [pc, #180]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c446:	4a2e      	ldr	r2, [pc, #184]	; (800c500 <MX_RTC_Init+0xd4>)
 800c448:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800c44a:	4b2c      	ldr	r3, [pc, #176]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c44c:	2200      	movs	r2, #0
 800c44e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800c450:	4b2a      	ldr	r3, [pc, #168]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c452:	227f      	movs	r2, #127	; 0x7f
 800c454:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800c456:	4b29      	ldr	r3, [pc, #164]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c458:	22ff      	movs	r2, #255	; 0xff
 800c45a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800c45c:	4b27      	ldr	r3, [pc, #156]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c45e:	2200      	movs	r2, #0
 800c460:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800c462:	4b26      	ldr	r3, [pc, #152]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c464:	2200      	movs	r2, #0
 800c466:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800c468:	4b24      	ldr	r3, [pc, #144]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c46a:	2200      	movs	r2, #0
 800c46c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800c46e:	4b23      	ldr	r3, [pc, #140]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c470:	2200      	movs	r2, #0
 800c472:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800c474:	4821      	ldr	r0, [pc, #132]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c476:	f7f7 fb39 	bl	8003aec <HAL_RTC_Init>
 800c47a:	4603      	mov	r3, r0
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d001      	beq.n	800c484 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800c480:	f000 f840 	bl	800c504 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800c484:	230c      	movs	r3, #12
 800c486:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800c488:	2339      	movs	r3, #57	; 0x39
 800c48a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800c48c:	2300      	movs	r3, #0
 800c48e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800c490:	2300      	movs	r3, #0
 800c492:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800c494:	2300      	movs	r3, #0
 800c496:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800c498:	1d3b      	adds	r3, r7, #4
 800c49a:	2200      	movs	r2, #0
 800c49c:	4619      	mov	r1, r3
 800c49e:	4817      	ldr	r0, [pc, #92]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c4a0:	f7f7 fb9f 	bl	8003be2 <HAL_RTC_SetTime>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d001      	beq.n	800c4ae <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800c4aa:	f000 f82b 	bl	800c504 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800c4ae:	2305      	movs	r3, #5
 800c4b0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800c4b2:	2305      	movs	r3, #5
 800c4b4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800c4b6:	2308      	movs	r3, #8
 800c4b8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800c4be:	463b      	mov	r3, r7
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	480d      	ldr	r0, [pc, #52]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c4c6:	f7f7 fc29 	bl	8003d1c <HAL_RTC_SetDate>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d001      	beq.n	800c4d4 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800c4d0:	f000 f818 	bl	800c504 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800c4d4:	4b09      	ldr	r3, [pc, #36]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	68db      	ldr	r3, [r3, #12]
 800c4da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d008      	beq.n	800c4f4 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800c4e2:	4b06      	ldr	r3, [pc, #24]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	4a05      	ldr	r2, [pc, #20]	; (800c4fc <MX_RTC_Init+0xd0>)
 800c4e8:	6812      	ldr	r2, [r2, #0]
 800c4ea:	68d2      	ldr	r2, [r2, #12]
 800c4ec:	b2d2      	uxtb	r2, r2
 800c4ee:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800c4f2:	60da      	str	r2, [r3, #12]
  }



}
 800c4f4:	bf00      	nop
 800c4f6:	3718      	adds	r7, #24
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}
 800c4fc:	20003844 	.word	0x20003844
 800c500:	40002800 	.word	0x40002800

0800c504 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800c504:	b480      	push	{r7}
 800c506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800c508:	bf00      	nop
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bc80      	pop	{r7}
 800c50e:	4770      	bx	lr

0800c510 <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800c516:	480d      	ldr	r0, [pc, #52]	; (800c54c <Routine_ASYNC_IMU_EVENT+0x3c>)
 800c518:	f001 fec6 	bl	800e2a8 <printf>
	 for (int i = 0; i < 50; ++i)
 800c51c:	2300      	movs	r3, #0
 800c51e:	607b      	str	r3, [r7, #4]
 800c520:	e00a      	b.n	800c538 <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800c522:	2120      	movs	r1, #32
 800c524:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c528:	f7f5 fdbd 	bl	80020a6 <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800c52c:	2064      	movs	r0, #100	; 0x64
 800c52e:	f7f4 fe05 	bl	800113c <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	3301      	adds	r3, #1
 800c536:	607b      	str	r3, [r7, #4]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2b31      	cmp	r3, #49	; 0x31
 800c53c:	ddf1      	ble.n	800c522 <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800c53e:	4804      	ldr	r0, [pc, #16]	; (800c550 <Routine_ASYNC_IMU_EVENT+0x40>)
 800c540:	f001 ff2a 	bl	800e398 <puts>
}
 800c544:	bf00      	nop
 800c546:	3708      	adds	r7, #8
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	08015abc 	.word	0x08015abc
 800c550:	08015adc 	.word	0x08015adc

0800c554 <Routine_STATE_RESET>:



static void Routine_STATE_RESET(void)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800c558:	f7ff ff68 	bl	800c42c <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);
 800c55c:	2101      	movs	r1, #1
 800c55e:	2002      	movs	r0, #2
 800c560:	f7ff fa26 	bl	800b9b0 <set_WUP_Pin>
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800c564:	2101      	movs	r1, #1
 800c566:	2010      	movs	r0, #16
 800c568:	f7ff fa22 	bl	800b9b0 <set_WUP_Pin>
	 printf("All Systems Online!\r\n");
 800c56c:	4806      	ldr	r0, [pc, #24]	; (800c588 <Routine_STATE_RESET+0x34>)
 800c56e:	f001 ff13 	bl	800e398 <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800c572:	4806      	ldr	r0, [pc, #24]	; (800c58c <Routine_STATE_RESET+0x38>)
 800c574:	f001 ff10 	bl	800e398 <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800c578:	2201      	movs	r2, #1
 800c57a:	2120      	movs	r1, #32
 800c57c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c580:	f7f5 fd7a 	bl	8002078 <HAL_GPIO_WritePin>


}
 800c584:	bf00      	nop
 800c586:	bd80      	pop	{r7, pc}
 800c588:	08015ae4 	.word	0x08015ae4
 800c58c:	08015afc 	.word	0x08015afc

0800c590 <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800c594:	4809      	ldr	r0, [pc, #36]	; (800c5bc <Routine_STATE_SLEEP+0x2c>)
 800c596:	f001 feff 	bl	800e398 <puts>
	  printf("Good Night! \r\n");
 800c59a:	4809      	ldr	r0, [pc, #36]	; (800c5c0 <Routine_STATE_SLEEP+0x30>)
 800c59c:	f001 fefc 	bl	800e398 <puts>
	  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_WUP);
 800c5a0:	2100      	movs	r1, #0
 800c5a2:	2002      	movs	r0, #2
 800c5a4:	f7ff fa04 	bl	800b9b0 <set_WUP_Pin>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800c5a8:	2100      	movs	r1, #0
 800c5aa:	2010      	movs	r0, #16
 800c5ac:	f7ff fa00 	bl	800b9b0 <set_WUP_Pin>
	  Go_To_Sleep(STDBY,10);
 800c5b0:	210a      	movs	r1, #10
 800c5b2:	2001      	movs	r0, #1
 800c5b4:	f7ff f9c4 	bl	800b940 <Go_To_Sleep>
}
 800c5b8:	bf00      	nop
 800c5ba:	bd80      	pop	{r7, pc}
 800c5bc:	08015b28 	.word	0x08015b28
 800c5c0:	08015b54 	.word	0x08015b54

0800c5c4 <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800c5c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c5c8:	b09d      	sub	sp, #116	; 0x74
 800c5ca:	af04      	add	r7, sp, #16
	  //GPS  Init Routine
	  GPS_Data_t Gdata;
	  sample_count = __GET_SAMPLE_COUNT();
 800c5cc:	4bbe      	ldr	r3, [pc, #760]	; (800c8c8 <Routine_STATE_SAMPLE+0x304>)
 800c5ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5d0:	0a1b      	lsrs	r3, r3, #8
 800c5d2:	b2da      	uxtb	r2, r3
 800c5d4:	4bbd      	ldr	r3, [pc, #756]	; (800c8cc <Routine_STATE_SAMPLE+0x308>)
 800c5d6:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800c5d8:	4bbc      	ldr	r3, [pc, #752]	; (800c8cc <Routine_STATE_SAMPLE+0x308>)
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d803      	bhi.n	800c5e8 <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800c5e0:	48bb      	ldr	r0, [pc, #748]	; (800c8d0 <Routine_STATE_SAMPLE+0x30c>)
 800c5e2:	f001 fed9 	bl	800e398 <puts>
 800c5e6:	e002      	b.n	800c5ee <Routine_STATE_SAMPLE+0x2a>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800c5e8:	48ba      	ldr	r0, [pc, #744]	; (800c8d4 <Routine_STATE_SAMPLE+0x310>)
 800c5ea:	f001 fed5 	bl	800e398 <puts>
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800c5f4:	48b8      	ldr	r0, [pc, #736]	; (800c8d8 <Routine_STATE_SAMPLE+0x314>)
 800c5f6:	f7fd fac9 	bl	8009b8c <init_GPS>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	d106      	bne.n	800c60e <Routine_STATE_SAMPLE+0x4a>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800c600:	48b6      	ldr	r0, [pc, #728]	; (800c8dc <Routine_STATE_SAMPLE+0x318>)
 800c602:	f001 fec9 	bl	800e398 <puts>
			 GPS_On = 1;
 800c606:	4bb6      	ldr	r3, [pc, #728]	; (800c8e0 <Routine_STATE_SAMPLE+0x31c>)
 800c608:	2201      	movs	r2, #1
 800c60a:	701a      	strb	r2, [r3, #0]
			 break;
 800c60c:	e00b      	b.n	800c626 <Routine_STATE_SAMPLE+0x62>
		  }
		deinit_GPS(&hgps);
 800c60e:	48b2      	ldr	r0, [pc, #712]	; (800c8d8 <Routine_STATE_SAMPLE+0x314>)
 800c610:	f7fd fb50 	bl	8009cb4 <deinit_GPS>
		retries++;
 800c614:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c618:	3301      	adds	r3, #1
 800c61a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	  }
	  while (retries < GPS_INIT_RETRIES);
 800c61e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c622:	2b31      	cmp	r3, #49	; 0x31
 800c624:	d9e6      	bls.n	800c5f4 <Routine_STATE_SAMPLE+0x30>

	  // Sample Routine

	  if(GPS_On)
 800c626:	4bae      	ldr	r3, [pc, #696]	; (800c8e0 <Routine_STATE_SAMPLE+0x31c>)
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d069      	beq.n	800c702 <Routine_STATE_SAMPLE+0x13e>
	  {

		  for (uint8_t i = 0; i < 5; ++i)
 800c62e:	2300      	movs	r3, #0
 800c630:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800c634:	e05d      	b.n	800c6f2 <Routine_STATE_SAMPLE+0x12e>
		  {

			  while(packet_full != 7)
			  {
				  GPS_Log_Begin(&hgps);
 800c636:	48a8      	ldr	r0, [pc, #672]	; (800c8d8 <Routine_STATE_SAMPLE+0x314>)
 800c638:	f7fc ff44 	bl	80094c4 <GPS_Log_Begin>
			  while(packet_full != 7)
 800c63c:	4ba9      	ldr	r3, [pc, #676]	; (800c8e4 <Routine_STATE_SAMPLE+0x320>)
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	2b07      	cmp	r3, #7
 800c642:	d1f8      	bne.n	800c636 <Routine_STATE_SAMPLE+0x72>
			  }
			  GPS_Log_Stop(&hgps);
 800c644:	48a4      	ldr	r0, [pc, #656]	; (800c8d8 <Routine_STATE_SAMPLE+0x314>)
 800c646:	f7fc ff93 	bl	8009570 <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800c64a:	48a7      	ldr	r0, [pc, #668]	; (800c8e8 <Routine_STATE_SAMPLE+0x324>)
 800c64c:	f001 fea4 	bl	800e398 <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800c650:	2201      	movs	r2, #1
 800c652:	2120      	movs	r1, #32
 800c654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c658:	f7f5 fd0e 	bl	8002078 <HAL_GPIO_WritePin>
			  Gdata.coordinates = GPS_coord;
 800c65c:	4aa3      	ldr	r2, [pc, #652]	; (800c8ec <Routine_STATE_SAMPLE+0x328>)
 800c65e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c662:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c666:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata.Etime = eTime;
 800c66a:	4ba1      	ldr	r3, [pc, #644]	; (800c8f0 <Routine_STATE_SAMPLE+0x32c>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	62fb      	str	r3, [r7, #44]	; 0x2c
			  Gdata.diag = diag;
 800c670:	4aa0      	ldr	r2, [pc, #640]	; (800c8f4 <Routine_STATE_SAMPLE+0x330>)
 800c672:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800c676:	6810      	ldr	r0, [r2, #0]
 800c678:	6851      	ldr	r1, [r2, #4]
 800c67a:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata.Etime, Gdata.coordinates.lat, Gdata.coordinates.longi);
 800c67c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800c67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c680:	4618      	mov	r0, r3
 800c682:	f7f3 ff71 	bl	8000568 <__aeabi_f2d>
 800c686:	4680      	mov	r8, r0
 800c688:	4689      	mov	r9, r1
 800c68a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c68c:	4618      	mov	r0, r3
 800c68e:	f7f3 ff6b 	bl	8000568 <__aeabi_f2d>
 800c692:	4603      	mov	r3, r0
 800c694:	460c      	mov	r4, r1
 800c696:	e88d 0018 	stmia.w	sp, {r3, r4}
 800c69a:	4642      	mov	r2, r8
 800c69c:	464b      	mov	r3, r9
 800c69e:	4629      	mov	r1, r5
 800c6a0:	4895      	ldr	r0, [pc, #596]	; (800c8f8 <Routine_STATE_SAMPLE+0x334>)
 800c6a2:	f001 fe01 	bl	800e2a8 <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata.diag.HDOP.digit, Gdata.diag.HDOP.precision,  Gdata.diag.PDOP.digit, Gdata.diag.PDOP.precision,  Gdata.diag.VDOP.digit, Gdata.diag.VDOP.precision);
 800c6a6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c6b0:	461c      	mov	r4, r3
 800c6b2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800c6b6:	461d      	mov	r5, r3
 800c6b8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800c6bc:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800c6c0:	f897 103d 	ldrb.w	r1, [r7, #61]	; 0x3d
 800c6c4:	9102      	str	r1, [sp, #8]
 800c6c6:	9201      	str	r2, [sp, #4]
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	462b      	mov	r3, r5
 800c6cc:	4622      	mov	r2, r4
 800c6ce:	4601      	mov	r1, r0
 800c6d0:	488a      	ldr	r0, [pc, #552]	; (800c8fc <Routine_STATE_SAMPLE+0x338>)
 800c6d2:	f001 fde9 	bl	800e2a8 <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata.diag.num_sats, Gdata.diag.fix_type);
 800c6d6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800c6da:	4619      	mov	r1, r3
 800c6dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	4887      	ldr	r0, [pc, #540]	; (800c900 <Routine_STATE_SAMPLE+0x33c>)
 800c6e4:	f001 fde0 	bl	800e2a8 <printf>
		  for (uint8_t i = 0; i < 5; ++i)
 800c6e8:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800c6f2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800c6f6:	2b04      	cmp	r3, #4
 800c6f8:	d9a0      	bls.n	800c63c <Routine_STATE_SAMPLE+0x78>
		  }
		  deinit_GPS(&hgps);
 800c6fa:	4877      	ldr	r0, [pc, #476]	; (800c8d8 <Routine_STATE_SAMPLE+0x314>)
 800c6fc:	f7fd fada 	bl	8009cb4 <deinit_GPS>
 800c700:	e002      	b.n	800c708 <Routine_STATE_SAMPLE+0x144>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800c702:	4880      	ldr	r0, [pc, #512]	; (800c904 <Routine_STATE_SAMPLE+0x340>)
 800c704:	f001 fe48 	bl	800e398 <puts>
	  }
	  // Environmental Sensor Init Routine
	  BMP_Init_Typedef BMP_InitStruct = {0};
 800c708:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c70c:	2200      	movs	r2, #0
 800c70e:	601a      	str	r2, [r3, #0]
 800c710:	711a      	strb	r2, [r3, #4]
	  //configure device for environmental sensing
	  BMP_InitStruct.BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 800c712:	2304      	movs	r3, #4
 800c714:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  BMP_InitStruct.BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 800c718:	2320      	movs	r3, #32
 800c71a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  BMP_InitStruct.BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 800c71e:	2300      	movs	r3, #0
 800c720:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  BMP_InitStruct.BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 800c724:	2301      	movs	r3, #1
 800c726:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800c72a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c72e:	4618      	mov	r0, r3
 800c730:	f7fc f90e 	bl	8008950 <BMP280_Init>
 800c734:	4603      	mov	r3, r0
 800c736:	2b09      	cmp	r3, #9
 800c738:	d141      	bne.n	800c7be <Routine_STATE_SAMPLE+0x1fa>
	  {
		  printf("Environmental Sensor Online!\r\n");
 800c73a:	4873      	ldr	r0, [pc, #460]	; (800c908 <Routine_STATE_SAMPLE+0x344>)
 800c73c:	f001 fe2c 	bl	800e398 <puts>
		  //create variables
		  uint32_t temp,press;
		  int32_t t_fine;
		  for (int i = 0; i < 5; ++i)
 800c740:	2300      	movs	r3, #0
 800c742:	65bb      	str	r3, [r7, #88]	; 0x58
 800c744:	e032      	b.n	800c7ac <Routine_STATE_SAMPLE+0x1e8>
		  {
			BMP280_Force_Measure(&temp,&press);		//trigger conversion
 800c746:	f107 0218 	add.w	r2, r7, #24
 800c74a:	f107 031c 	add.w	r3, r7, #28
 800c74e:	4611      	mov	r1, r2
 800c750:	4618      	mov	r0, r3
 800c752:	f7fc fb28 	bl	8008da6 <BMP280_Force_Measure>
			Gdata.env_Temp = BMP280_Compensate_Temp(temp,&t_fine,bmp.Factory_Trim);			//compensate temperature
 800c756:	69fb      	ldr	r3, [r7, #28]
 800c758:	469e      	mov	lr, r3
 800c75a:	4c6c      	ldr	r4, [pc, #432]	; (800c90c <Routine_STATE_SAMPLE+0x348>)
 800c75c:	f107 0614 	add.w	r6, r7, #20
 800c760:	466d      	mov	r5, sp
 800c762:	f104 0310 	add.w	r3, r4, #16
 800c766:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c768:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800c76c:	f104 0308 	add.w	r3, r4, #8
 800c770:	cb0c      	ldmia	r3, {r2, r3}
 800c772:	4631      	mov	r1, r6
 800c774:	4670      	mov	r0, lr
 800c776:	f7fc fb70 	bl	8008e5a <BMP280_Compensate_Temp>
 800c77a:	4603      	mov	r3, r0
 800c77c:	643b      	str	r3, [r7, #64]	; 0x40
			Gdata.atm_Press = BMP280_Compensate_Pressure(press,t_fine,bmp.Factory_Trim)/256;	//compensate pressure
 800c77e:	69be      	ldr	r6, [r7, #24]
 800c780:	697b      	ldr	r3, [r7, #20]
 800c782:	607b      	str	r3, [r7, #4]
 800c784:	4c61      	ldr	r4, [pc, #388]	; (800c90c <Routine_STATE_SAMPLE+0x348>)
 800c786:	466d      	mov	r5, sp
 800c788:	f104 0310 	add.w	r3, r4, #16
 800c78c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c78e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800c792:	f104 0308 	add.w	r3, r4, #8
 800c796:	cb0c      	ldmia	r3, {r2, r3}
 800c798:	6879      	ldr	r1, [r7, #4]
 800c79a:	4630      	mov	r0, r6
 800c79c:	f7fc fb99 	bl	8008ed2 <BMP280_Compensate_Pressure>
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	0a1b      	lsrs	r3, r3, #8
 800c7a4:	647b      	str	r3, [r7, #68]	; 0x44
		  for (int i = 0; i < 5; ++i)
 800c7a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c7a8:	3301      	adds	r3, #1
 800c7aa:	65bb      	str	r3, [r7, #88]	; 0x58
 800c7ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c7ae:	2b04      	cmp	r3, #4
 800c7b0:	ddc9      	ble.n	800c746 <Routine_STATE_SAMPLE+0x182>

		  }
		  printf("Temp = %ldC \t Pressure = %lu Pa \r\n",Gdata.env_Temp,Gdata.atm_Press);
 800c7b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c7b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	4855      	ldr	r0, [pc, #340]	; (800c910 <Routine_STATE_SAMPLE+0x34c>)
 800c7ba:	f001 fd75 	bl	800e2a8 <printf>
	  }

	  //Init Flash Chips
	  uint8_t statusbyte;
	  uint8_t* buffer = to_binary_format(Gdata,__GET_SAMPLE_COUNT());
 800c7be:	4b42      	ldr	r3, [pc, #264]	; (800c8c8 <Routine_STATE_SAMPLE+0x304>)
 800c7c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7c2:	0a1b      	lsrs	r3, r3, #8
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	9303      	str	r3, [sp, #12]
 800c7c8:	466c      	mov	r4, sp
 800c7ca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c7ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c7d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c7d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c7da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c7dc:	f7ff fbd2 	bl	800bf84 <to_binary_format>
 800c7e0:	64f8      	str	r0, [r7, #76]	; 0x4c
	  if(Init_Flash_Chips(&statusbyte)== HAL_OK)
 800c7e2:	f107 0323 	add.w	r3, r7, #35	; 0x23
 800c7e6:	4618      	mov	r0, r3
 800c7e8:	f7fb fc04 	bl	8007ff4 <Init_Flash_Chips>
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	f040 80e2 	bne.w	800c9b8 <Routine_STATE_SAMPLE+0x3f4>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800c7f4:	f7ff fb22 	bl	800be3c <Get_Active_Chip>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800c7fe:	f107 0310 	add.w	r3, r7, #16
 800c802:	2100      	movs	r1, #0
 800c804:	460a      	mov	r2, r1
 800c806:	801a      	strh	r2, [r3, #0]
 800c808:	460a      	mov	r2, r1
 800c80a:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800c80c:	f107 0210 	add.w	r2, r7, #16
 800c810:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c814:	4611      	mov	r1, r2
 800c816:	4618      	mov	r0, r3
 800c818:	f7ff fa80 	bl	800bd1c <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800c81c:	7cbb      	ldrb	r3, [r7, #18]
 800c81e:	7c79      	ldrb	r1, [r7, #17]
 800c820:	7c3a      	ldrb	r2, [r7, #16]
 800c822:	4618      	mov	r0, r3
 800c824:	f7fb fd08 	bl	8008238 <FLASH_SetAddress>
		  //check if there is still space
		  if(!FLASH_Is_Available(chipnumber,get_driftBuffer_Size()))
 800c828:	f7ff fc0c 	bl	800c044 <get_driftBuffer_Size>
 800c82c:	4603      	mov	r3, r0
 800c82e:	461a      	mov	r2, r3
 800c830:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c834:	4611      	mov	r1, r2
 800c836:	4618      	mov	r0, r3
 800c838:	f7fb fd64 	bl	8008304 <FLASH_Is_Available>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	f040 8082 	bne.w	800c948 <Routine_STATE_SAMPLE+0x384>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800c844:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c848:	4619      	mov	r1, r3
 800c84a:	4832      	ldr	r0, [pc, #200]	; (800c914 <Routine_STATE_SAMPLE+0x350>)
 800c84c:	f001 fd2c 	bl	800e2a8 <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800c850:	2200      	movs	r2, #0
 800c852:	2100      	movs	r1, #0
 800c854:	2000      	movs	r0, #0
 800c856:	f7fb fcef 	bl	8008238 <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800c85a:	2304      	movs	r3, #4
 800c85c:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800c85e:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
 800c862:	f107 020f 	add.w	r2, r7, #15
 800c866:	2301      	movs	r3, #1
 800c868:	2101      	movs	r1, #1
 800c86a:	f7fb fdf3 	bl	8008454 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800c86e:	f7ff fb37 	bl	800bee0 <Get_Next_Active_Chip>
 800c872:	4603      	mov	r3, r0
 800c874:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			  chipstatus = Active;
 800c878:	2301      	movs	r3, #1
 800c87a:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800c87c:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
 800c880:	f107 020f 	add.w	r2, r7, #15
 800c884:	2301      	movs	r3, #1
 800c886:	2101      	movs	r1, #1
 800c888:	f7fb fde4 	bl	8008454 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800c88c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c890:	4618      	mov	r0, r3
 800c892:	f7ff faf7 	bl	800be84 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800c896:	2300      	movs	r3, #0
 800c898:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800c89c:	f7ff fb20 	bl	800bee0 <Get_Next_Active_Chip>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	653b      	str	r3, [r7, #80]	; 0x50
 800c8a4:	e03b      	b.n	800c91e <Routine_STATE_SAMPLE+0x35a>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800c8a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c8ae:	fa42 f303 	asr.w	r3, r2, r3
 800c8b2:	f003 0301 	and.w	r3, r3, #1
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d02e      	beq.n	800c918 <Routine_STATE_SAMPLE+0x354>
				  {
					  chipnumber = i+1;
 800c8ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	3301      	adds	r3, #1
 800c8c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					  break;
 800c8c4:	e02e      	b.n	800c924 <Routine_STATE_SAMPLE+0x360>
 800c8c6:	bf00      	nop
 800c8c8:	40002800 	.word	0x40002800
 800c8cc:	200037b9 	.word	0x200037b9
 800c8d0:	08015b64 	.word	0x08015b64
 800c8d4:	08015b90 	.word	0x08015b90
 800c8d8:	20000ab8 	.word	0x20000ab8
 800c8dc:	08015bbc 	.word	0x08015bbc
 800c8e0:	20000919 	.word	0x20000919
 800c8e4:	20000ae4 	.word	0x20000ae4
 800c8e8:	08015be0 	.word	0x08015be0
 800c8ec:	20000ae8 	.word	0x20000ae8
 800c8f0:	20000ae0 	.word	0x20000ae0
 800c8f4:	20000ad4 	.word	0x20000ad4
 800c8f8:	08015bf4 	.word	0x08015bf4
 800c8fc:	08015c24 	.word	0x08015c24
 800c900:	08015c54 	.word	0x08015c54
 800c904:	08015c80 	.word	0x08015c80
 800c908:	08015c98 	.word	0x08015c98
 800c90c:	200009e4 	.word	0x200009e4
 800c910:	08015cb8 	.word	0x08015cb8
 800c914:	08015cdc 	.word	0x08015cdc
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800c918:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c91a:	3301      	adds	r3, #1
 800c91c:	653b      	str	r3, [r7, #80]	; 0x50
 800c91e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c920:	2b03      	cmp	r3, #3
 800c922:	ddc0      	ble.n	800c8a6 <Routine_STATE_SAMPLE+0x2e2>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800c924:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c928:	4618      	mov	r0, r3
 800c92a:	f7ff fafd 	bl	800bf28 <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800c92e:	2302      	movs	r3, #2
 800c930:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800c932:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
 800c936:	f107 020f 	add.w	r2, r7, #15
 800c93a:	2301      	movs	r3, #1
 800c93c:	2101      	movs	r1, #1
 800c93e:	f7fb fd89 	bl	8008454 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800c942:	2001      	movs	r0, #1
 800c944:	f7fb fc92 	bl	800826c <FLASH_IncAddress>
		  }
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800c948:	f7ff fa78 	bl	800be3c <Get_Active_Chip>
 800c94c:	4603      	mov	r3, r0
 800c94e:	461c      	mov	r4, r3
 800c950:	f7ff fb78 	bl	800c044 <get_driftBuffer_Size>
 800c954:	4603      	mov	r3, r0
 800c956:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c958:	2101      	movs	r1, #1
 800c95a:	4620      	mov	r0, r4
 800c95c:	f7fb fd7a 	bl	8008454 <FLASH_WRITE_ReadModifyWrite>
 800c960:	4603      	mov	r3, r0
 800c962:	2b01      	cmp	r3, #1
 800c964:	d024      	beq.n	800c9b0 <Routine_STATE_SAMPLE+0x3ec>
		 {
		 	printf("Successfully saved data to chip %d\r\n",Get_Active_Chip());
 800c966:	f7ff fa69 	bl	800be3c <Get_Active_Chip>
 800c96a:	4603      	mov	r3, r0
 800c96c:	4619      	mov	r1, r3
 800c96e:	4816      	ldr	r0, [pc, #88]	; (800c9c8 <Routine_STATE_SAMPLE+0x404>)
 800c970:	f001 fc9a 	bl	800e2a8 <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800c974:	f7ff fb66 	bl	800c044 <get_driftBuffer_Size>
 800c978:	4603      	mov	r3, r0
 800c97a:	4618      	mov	r0, r3
 800c97c:	f7fb fc76 	bl	800826c <FLASH_IncAddress>
		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800c980:	f7fb fcae 	bl	80082e0 <FLASH_GetAddress>
 800c984:	4603      	mov	r3, r0
 800c986:	64bb      	str	r3, [r7, #72]	; 0x48
		 	address[2] = (temp & 0xFF0000)>>16;
 800c988:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c98a:	0c1b      	lsrs	r3, r3, #16
 800c98c:	b2db      	uxtb	r3, r3
 800c98e:	74bb      	strb	r3, [r7, #18]
		 	address[1] = (temp & 0xFF00)>>8;
 800c990:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c992:	0a1b      	lsrs	r3, r3, #8
 800c994:	b2db      	uxtb	r3, r3
 800c996:	747b      	strb	r3, [r7, #17]
		 	address[0] = (temp & 0xFF);
 800c998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c99a:	b2db      	uxtb	r3, r3
 800c99c:	743b      	strb	r3, [r7, #16]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800c99e:	f107 0210 	add.w	r2, r7, #16
 800c9a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9a6:	4611      	mov	r1, r2
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f7ff f9fd 	bl	800bda8 <Set_Current_Address_Pointer>
	  }else
	  {
		  printf("Error! Memory Full");
	  }

}
 800c9ae:	e006      	b.n	800c9be <Routine_STATE_SAMPLE+0x3fa>
		   printf("Error Saving to Flash Chip\r\n");
 800c9b0:	4806      	ldr	r0, [pc, #24]	; (800c9cc <Routine_STATE_SAMPLE+0x408>)
 800c9b2:	f001 fcf1 	bl	800e398 <puts>
}
 800c9b6:	e002      	b.n	800c9be <Routine_STATE_SAMPLE+0x3fa>
		  printf("Error! Memory Full");
 800c9b8:	4805      	ldr	r0, [pc, #20]	; (800c9d0 <Routine_STATE_SAMPLE+0x40c>)
 800c9ba:	f001 fc75 	bl	800e2a8 <printf>
}
 800c9be:	bf00      	nop
 800c9c0:	3764      	adds	r7, #100	; 0x64
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9c8:	08015d08 	.word	0x08015d08
 800c9cc:	08015d30 	.word	0x08015d30
 800c9d0:	08015d4c 	.word	0x08015d4c

0800c9d4 <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800c9d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9d8:	b093      	sub	sp, #76	; 0x4c
 800c9da:	af00      	add	r7, sp, #0
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800c9dc:	4869      	ldr	r0, [pc, #420]	; (800cb84 <Routine_STATE_TRANSMIT+0x1b0>)
 800c9de:	f001 fcdb 	bl	800e398 <puts>

	  /* 1. Initialize Iridium Modem */
	  uint8_t chip = Get_Active_Chip();		 	 											//Get active chip
 800c9e2:	f7ff fa2b 	bl	800be3c <Get_Active_Chip>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	  uint8_t Address[3] = {0};					 											//get current address pointer
 800c9ec:	f107 031c 	add.w	r3, r7, #28
 800c9f0:	2100      	movs	r1, #0
 800c9f2:	460a      	mov	r2, r1
 800c9f4:	801a      	strh	r2, [r3, #0]
 800c9f6:	460a      	mov	r2, r1
 800c9f8:	709a      	strb	r2, [r3, #2]
	  Get_Current_Address_Pointer(chip,Address);
 800c9fa:	f107 021c 	add.w	r2, r7, #28
 800c9fe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ca02:	4611      	mov	r1, r2
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7ff f989 	bl	800bd1c <Get_Current_Address_Pointer>
	  if(IR_Init_Module() == IR_OK)
 800ca0a:	f7fe f899 	bl	800ab40 <IR_Init_Module>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d17d      	bne.n	800cb10 <Routine_STATE_TRANSMIT+0x13c>
	  {
 800ca14:	466b      	mov	r3, sp
 800ca16:	461e      	mov	r6, r3
		  uint32_t size = ((Address[2] - 0x00)<<16)|((Address[1] - 0x00)<<8)|(Address[0]-0x01); //calculate length of data
 800ca18:	7fbb      	ldrb	r3, [r7, #30]
 800ca1a:	041a      	lsls	r2, r3, #16
 800ca1c:	7f7b      	ldrb	r3, [r7, #29]
 800ca1e:	021b      	lsls	r3, r3, #8
 800ca20:	431a      	orrs	r2, r3
 800ca22:	7f3b      	ldrb	r3, [r7, #28]
 800ca24:	3b01      	subs	r3, #1
 800ca26:	4313      	orrs	r3, r2
 800ca28:	63fb      	str	r3, [r7, #60]	; 0x3c
		  int num_pages = size/FLASH_GetPageSize() +1;											//calculate number of pages to be read
 800ca2a:	f7fb fbfb 	bl	8008224 <FLASH_GetPageSize>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	461a      	mov	r2, r3
 800ca32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ca34:	fbb3 f3f2 	udiv	r3, r3, r2
 800ca38:	3301      	adds	r3, #1
 800ca3a:	63bb      	str	r3, [r7, #56]	; 0x38
		  /* Load Data */
		  printf("Preparing To Transmit...");
 800ca3c:	4852      	ldr	r0, [pc, #328]	; (800cb88 <Routine_STATE_TRANSMIT+0x1b4>)
 800ca3e:	f001 fc33 	bl	800e2a8 <printf>
		  /* 2. LOOP THROUGH NUMBER OF PAGES WITH DATA */
		  int payload_size = DRIFTBUFFER_SIZE*(__GET_SAMPLE_COUNT());
 800ca42:	4b52      	ldr	r3, [pc, #328]	; (800cb8c <Routine_STATE_TRANSMIT+0x1b8>)
 800ca44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca46:	0a1b      	lsrs	r3, r3, #8
 800ca48:	b2da      	uxtb	r2, r3
 800ca4a:	4613      	mov	r3, r2
 800ca4c:	00db      	lsls	r3, r3, #3
 800ca4e:	1a9b      	subs	r3, r3, r2
 800ca50:	009b      	lsls	r3, r3, #2
 800ca52:	4413      	add	r3, r2
 800ca54:	637b      	str	r3, [r7, #52]	; 0x34
		  uint8_t packet [payload_size];
 800ca56:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ca58:	1e4b      	subs	r3, r1, #1
 800ca5a:	633b      	str	r3, [r7, #48]	; 0x30
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	461a      	mov	r2, r3
 800ca60:	f04f 0300 	mov.w	r3, #0
 800ca64:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800ca68:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800ca6c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800ca70:	460b      	mov	r3, r1
 800ca72:	461a      	mov	r2, r3
 800ca74:	f04f 0300 	mov.w	r3, #0
 800ca78:	00dd      	lsls	r5, r3, #3
 800ca7a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ca7e:	00d4      	lsls	r4, r2, #3
 800ca80:	460b      	mov	r3, r1
 800ca82:	3307      	adds	r3, #7
 800ca84:	08db      	lsrs	r3, r3, #3
 800ca86:	00db      	lsls	r3, r3, #3
 800ca88:	ebad 0d03 	sub.w	sp, sp, r3
 800ca8c:	466b      	mov	r3, sp
 800ca8e:	3300      	adds	r3, #0
 800ca90:	62fb      	str	r3, [r7, #44]	; 0x2c

		  for (int i = 0; i < num_pages; ++i)
 800ca92:	2300      	movs	r3, #0
 800ca94:	647b      	str	r3, [r7, #68]	; 0x44
 800ca96:	e036      	b.n	800cb06 <Routine_STATE_TRANSMIT+0x132>
		  {
			  FLASH_SetAddress(0x00,0x00,0x01);														//read size variables from memory
 800ca98:	2201      	movs	r2, #1
 800ca9a:	2100      	movs	r1, #0
 800ca9c:	2000      	movs	r0, #0
 800ca9e:	f7fb fbcb 	bl	8008238 <FLASH_SetAddress>
			  uint8_t* buffer = FLASH_READ_BufferHF(chip,BUFFER1);
 800caa2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800caa6:	2101      	movs	r1, #1
 800caa8:	4618      	mov	r0, r3
 800caaa:	f7fb fc8d 	bl	80083c8 <FLASH_READ_BufferHF>
 800caae:	62b8      	str	r0, [r7, #40]	; 0x28
			  memcpy(packet,&buffer[1],payload_size);
 800cab0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cab4:	3301      	adds	r3, #1
 800cab6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cab8:	4619      	mov	r1, r3
 800caba:	f001 f979 	bl	800ddb0 <memcpy>
			  IR_Status_t flag = IR_send_Bin_String(packet,payload_size);
 800cabe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cac0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cac2:	4611      	mov	r1, r2
 800cac4:	4618      	mov	r0, r3
 800cac6:	f7fe fa67 	bl	800af98 <IR_send_Bin_String>
 800caca:	4603      	mov	r3, r0
 800cacc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  	  if(flag == IR_MSG_UPLOAD_OK)
 800cad0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cad4:	2b0a      	cmp	r3, #10
 800cad6:	d113      	bne.n	800cb00 <Routine_STATE_TRANSMIT+0x12c>
		  	  {
			  	  printf("Message Uploaded!\r\nTransmitting...");
 800cad8:	482d      	ldr	r0, [pc, #180]	; (800cb90 <Routine_STATE_TRANSMIT+0x1bc>)
 800cada:	f001 fbe5 	bl	800e2a8 <printf>
			  	  //create SBD Session
			  	  SBDX_Status_t sbd;
			  	  if(IR_start_SBD_Session(&sbd)== IR_OK)
 800cade:	463b      	mov	r3, r7
 800cae0:	4618      	mov	r0, r3
 800cae2:	f7fe f951 	bl	800ad88 <IR_start_SBD_Session>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d109      	bne.n	800cb00 <Routine_STATE_TRANSMIT+0x12c>
			  	  {

		 		  	  //check return status
		 		  	  if(sbd.MO_Status < 2)
 800caec:	783b      	ldrb	r3, [r7, #0]
 800caee:	2b01      	cmp	r3, #1
 800caf0:	d803      	bhi.n	800cafa <Routine_STATE_TRANSMIT+0x126>
		 		  	  {
		 			  	  //message sent
		 			  	  printf("Success!\r\n");
 800caf2:	4828      	ldr	r0, [pc, #160]	; (800cb94 <Routine_STATE_TRANSMIT+0x1c0>)
 800caf4:	f001 fc50 	bl	800e398 <puts>
 800caf8:	e002      	b.n	800cb00 <Routine_STATE_TRANSMIT+0x12c>
		 		  	  }else
		 		  	  {
		 		  		  printf("Failed!\r\n");
 800cafa:	4827      	ldr	r0, [pc, #156]	; (800cb98 <Routine_STATE_TRANSMIT+0x1c4>)
 800cafc:	f001 fc4c 	bl	800e398 <puts>
		  for (int i = 0; i < num_pages; ++i)
 800cb00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cb02:	3301      	adds	r3, #1
 800cb04:	647b      	str	r3, [r7, #68]	; 0x44
 800cb06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cb08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb0a:	429a      	cmp	r2, r3
 800cb0c:	dbc4      	blt.n	800ca98 <Routine_STATE_TRANSMIT+0xc4>
 800cb0e:	46b5      	mov	sp, r6

		  	  }
		  }

	  }
	  IR_DeInit_Module();
 800cb10:	f7fe f868 	bl	800abe4 <IR_DeInit_Module>

/* Reset Memory pointer*/
  //reset sample count
  __SET_SAMPLE_COUNT(0);
 800cb14:	4a1d      	ldr	r2, [pc, #116]	; (800cb8c <Routine_STATE_TRANSMIT+0x1b8>)
 800cb16:	4b1d      	ldr	r3, [pc, #116]	; (800cb8c <Routine_STATE_TRANSMIT+0x1b8>)
 800cb18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb1a:	b2db      	uxtb	r3, r3
 800cb1c:	6513      	str	r3, [r2, #80]	; 0x50
  //erase page and reset counter
  FLASH_ERASE_Page(chip);
 800cb1e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7fb fd14 	bl	8008550 <FLASH_ERASE_Page>
  FLASH_SetAddress(0x00,0x00,0x00);
 800cb28:	2200      	movs	r2, #0
 800cb2a:	2100      	movs	r1, #0
 800cb2c:	2000      	movs	r0, #0
 800cb2e:	f7fb fb83 	bl	8008238 <FLASH_SetAddress>
  uint8_t val = Active;
 800cb32:	2301      	movs	r3, #1
 800cb34:	76fb      	strb	r3, [r7, #27]
  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800cb36:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800cb3a:	f107 011b 	add.w	r1, r7, #27
 800cb3e:	2201      	movs	r2, #1
 800cb40:	4618      	mov	r0, r3
 800cb42:	f7fb fccb 	bl	80084dc <FLASH_WRITE_PageOrByte_NoErase>
  FLASH_IncAddress(1);
 800cb46:	2001      	movs	r0, #1
 800cb48:	f7fb fb90 	bl	800826c <FLASH_IncAddress>
  uint32_t temp = FLASH_GetAddress();
 800cb4c:	f7fb fbc8 	bl	80082e0 <FLASH_GetAddress>
 800cb50:	4603      	mov	r3, r0
 800cb52:	623b      	str	r3, [r7, #32]
  Address[0] = temp&0xFF;
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	b2db      	uxtb	r3, r3
 800cb58:	773b      	strb	r3, [r7, #28]
  Address[1] = (temp&0xFF00)>>8;
 800cb5a:	6a3b      	ldr	r3, [r7, #32]
 800cb5c:	0a1b      	lsrs	r3, r3, #8
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	777b      	strb	r3, [r7, #29]
  Address[2] = (temp&0xFF0000)>>16;
 800cb62:	6a3b      	ldr	r3, [r7, #32]
 800cb64:	0c1b      	lsrs	r3, r3, #16
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	77bb      	strb	r3, [r7, #30]
  Set_Current_Address_Pointer(chip,Address);
 800cb6a:	f107 021c 	add.w	r2, r7, #28
 800cb6e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800cb72:	4611      	mov	r1, r2
 800cb74:	4618      	mov	r0, r3
 800cb76:	f7ff f917 	bl	800bda8 <Set_Current_Address_Pointer>
}
 800cb7a:	bf00      	nop
 800cb7c:	374c      	adds	r7, #76	; 0x4c
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb84:	08015d60 	.word	0x08015d60
 800cb88:	08015d8c 	.word	0x08015d8c
 800cb8c:	40002800 	.word	0x40002800
 800cb90:	08015da8 	.word	0x08015da8
 800cb94:	08015dcc 	.word	0x08015dcc
 800cb98:	08015dd8 	.word	0x08015dd8

0800cb9c <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b08a      	sub	sp, #40	; 0x28
 800cba0:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800cba2:	486d      	ldr	r0, [pc, #436]	; (800cd58 <Routine_Init_STATE+0x1bc>)
 800cba4:	f001 fbf8 	bl	800e398 <puts>
	uint8_t status;

	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800cba8:	f107 0313 	add.w	r3, r7, #19
 800cbac:	4618      	mov	r0, r3
 800cbae:	f7fb fa21 	bl	8007ff4 <Init_Flash_Chips>
	backup_val = status;
 800cbb2:	7cfb      	ldrb	r3, [r7, #19]
 800cbb4:	627b      	str	r3, [r7, #36]	; 0x24
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	printf("Allocating Chip Statuses...\r\n");
 800cbbc:	4867      	ldr	r0, [pc, #412]	; (800cd5c <Routine_Init_STATE+0x1c0>)
 800cbbe:	f001 fbeb 	bl	800e398 <puts>
	for (int i = 0; i < 4; ++i)
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	61fb      	str	r3, [r7, #28]
 800cbc6:	e070      	b.n	800ccaa <Routine_Init_STATE+0x10e>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800cbc8:	7cfb      	ldrb	r3, [r7, #19]
 800cbca:	4619      	mov	r1, r3
 800cbcc:	2201      	movs	r2, #1
 800cbce:	69fb      	ldr	r3, [r7, #28]
 800cbd0:	fa02 f303 	lsl.w	r3, r2, r3
 800cbd4:	ea01 0203 	and.w	r2, r1, r3
 800cbd8:	69fb      	ldr	r3, [r7, #28]
 800cbda:	fa42 f303 	asr.w	r3, r2, r3
 800cbde:	76bb      	strb	r3, [r7, #26]
		if(set)
 800cbe0:	7ebb      	ldrb	r3, [r7, #26]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d058      	beq.n	800cc98 <Routine_Init_STATE+0xfc>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800cbe6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d10e      	bne.n	800cc0c <Routine_Init_STATE+0x70>
			{
				flashchips = Active;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	72fb      	strb	r3, [r7, #11]
				backup_val |= ((i+1)<<8);
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	3301      	adds	r3, #1
 800cbf6:	021b      	lsls	r3, r3, #8
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbfc:	4313      	orrs	r3, r2
 800cbfe:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800cc00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cc04:	3301      	adds	r3, #1
 800cc06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc0a:	e014      	b.n	800cc36 <Routine_Init_STATE+0x9a>
			}else if(Active_Set == 1)//1st chip found
 800cc0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d10e      	bne.n	800cc32 <Routine_Init_STATE+0x96>
			{
				flashchips = Next_Active;
 800cc14:	2302      	movs	r3, #2
 800cc16:	72fb      	strb	r3, [r7, #11]
				backup_val |= (i+1)<<24;
 800cc18:	69fb      	ldr	r3, [r7, #28]
 800cc1a:	3301      	adds	r3, #1
 800cc1c:	061b      	lsls	r3, r3, #24
 800cc1e:	461a      	mov	r2, r3
 800cc20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc22:	4313      	orrs	r3, r2
 800cc24:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800cc26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc30:	e001      	b.n	800cc36 <Routine_Init_STATE+0x9a>
			}else
			{
				flashchips = Inactive;
 800cc32:	2303      	movs	r3, #3
 800cc34:	72fb      	strb	r3, [r7, #11]
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800cc36:	2200      	movs	r2, #0
 800cc38:	2100      	movs	r1, #0
 800cc3a:	2000      	movs	r0, #0
 800cc3c:	f7fb fafc 	bl	8008238 <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800cc40:	69fb      	ldr	r3, [r7, #28]
 800cc42:	3301      	adds	r3, #1
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7fb fc83 	bl	8008550 <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800cc4a:	69fb      	ldr	r3, [r7, #28]
 800cc4c:	3301      	adds	r3, #1
 800cc4e:	f107 010b 	add.w	r1, r7, #11
 800cc52:	2201      	movs	r2, #1
 800cc54:	4618      	mov	r0, r3
 800cc56:	f7fb fc41 	bl	80084dc <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800cc5a:	69fb      	ldr	r3, [r7, #28]
 800cc5c:	3301      	adds	r3, #1
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f7fb fb70 	bl	8008344 <FLASH_READ_Page>
 800cc64:	6178      	str	r0, [r7, #20]
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	1c59      	adds	r1, r3, #1
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	461a      	mov	r2, r3
 800cc70:	483b      	ldr	r0, [pc, #236]	; (800cd60 <Routine_Init_STATE+0x1c4>)
 800cc72:	f001 fb19 	bl	800e2a8 <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800cc76:	2001      	movs	r0, #1
 800cc78:	f7fb faf8 	bl	800826c <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800cc7c:	f7fb fb30 	bl	80082e0 <FLASH_GetAddress>
 800cc80:	4603      	mov	r3, r0
 800cc82:	607b      	str	r3, [r7, #4]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800cc84:	69fb      	ldr	r3, [r7, #28]
 800cc86:	b2db      	uxtb	r3, r3
 800cc88:	3301      	adds	r3, #1
 800cc8a:	b2db      	uxtb	r3, r3
 800cc8c:	1d3a      	adds	r2, r7, #4
 800cc8e:	4611      	mov	r1, r2
 800cc90:	4618      	mov	r0, r3
 800cc92:	f7ff f889 	bl	800bda8 <Set_Current_Address_Pointer>
 800cc96:	e005      	b.n	800cca4 <Routine_Init_STATE+0x108>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800cc98:	69fb      	ldr	r3, [r7, #28]
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	4831      	ldr	r0, [pc, #196]	; (800cd64 <Routine_Init_STATE+0x1c8>)
 800cca0:	f001 fb02 	bl	800e2a8 <printf>
	for (int i = 0; i < 4; ++i)
 800cca4:	69fb      	ldr	r3, [r7, #28]
 800cca6:	3301      	adds	r3, #1
 800cca8:	61fb      	str	r3, [r7, #28]
 800ccaa:	69fb      	ldr	r3, [r7, #28]
 800ccac:	2b03      	cmp	r3, #3
 800ccae:	dd8b      	ble.n	800cbc8 <Routine_Init_STATE+0x2c>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800ccb0:	4a2d      	ldr	r2, [pc, #180]	; (800cd68 <Routine_Init_STATE+0x1cc>)
 800ccb2:	4b2d      	ldr	r3, [pc, #180]	; (800cd68 <Routine_Init_STATE+0x1cc>)
 800ccb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ccba:	6593      	str	r3, [r2, #88]	; 0x58
 800ccbc:	4b2a      	ldr	r3, [pc, #168]	; (800cd68 <Routine_Init_STATE+0x1cc>)
 800ccbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ccc4:	603b      	str	r3, [r7, #0]
 800ccc6:	683b      	ldr	r3, [r7, #0]
	 RTC->BKP1R = backup_val;
 800ccc8:	4a28      	ldr	r2, [pc, #160]	; (800cd6c <Routine_Init_STATE+0x1d0>)
 800ccca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cccc:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800ccce:	4a26      	ldr	r2, [pc, #152]	; (800cd68 <Routine_Init_STATE+0x1cc>)
 800ccd0:	4b25      	ldr	r3, [pc, #148]	; (800cd68 <Routine_Init_STATE+0x1cc>)
 800ccd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ccd8:	6593      	str	r3, [r2, #88]	; 0x58

	 /* Test Iridium Modem */
	 uint8_t retries = 0;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	76fb      	strb	r3, [r7, #27]
	 while(retries++ < 20)
 800ccde:	e00a      	b.n	800ccf6 <Routine_Init_STATE+0x15a>
	 {
		 if(IR_Init_Module() == IR_OK)
 800cce0:	f7fd ff2e 	bl	800ab40 <IR_Init_Module>
 800cce4:	4603      	mov	r3, r0
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d103      	bne.n	800ccf2 <Routine_Init_STATE+0x156>
	 	 {
			 IR_On = 1;
 800ccea:	4b21      	ldr	r3, [pc, #132]	; (800cd70 <Routine_Init_STATE+0x1d4>)
 800ccec:	2201      	movs	r2, #1
 800ccee:	701a      	strb	r2, [r3, #0]
			 break;
 800ccf0:	e006      	b.n	800cd00 <Routine_Init_STATE+0x164>
	 	 }
	 	 IR_DeInit_Module();
 800ccf2:	f7fd ff77 	bl	800abe4 <IR_DeInit_Module>
	 while(retries++ < 20)
 800ccf6:	7efb      	ldrb	r3, [r7, #27]
 800ccf8:	1c5a      	adds	r2, r3, #1
 800ccfa:	76fa      	strb	r2, [r7, #27]
 800ccfc:	2b13      	cmp	r3, #19
 800ccfe:	d9ef      	bls.n	800cce0 <Routine_Init_STATE+0x144>
	 }
	 if(IR_On)
 800cd00:	4b1b      	ldr	r3, [pc, #108]	; (800cd70 <Routine_Init_STATE+0x1d4>)
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d003      	beq.n	800cd10 <Routine_Init_STATE+0x174>
	 {
		 printf("Iridium Module online!\r\n");
 800cd08:	481a      	ldr	r0, [pc, #104]	; (800cd74 <Routine_Init_STATE+0x1d8>)
 800cd0a:	f001 fb45 	bl	800e398 <puts>
 800cd0e:	e002      	b.n	800cd16 <Routine_Init_STATE+0x17a>
	 }else
	 {
		 printf("Error Connecting To Modem\r\n");
 800cd10:	4819      	ldr	r0, [pc, #100]	; (800cd78 <Routine_Init_STATE+0x1dc>)
 800cd12:	f001 fb41 	bl	800e398 <puts>
	 }
	 IR_DeInit_Module();
 800cd16:	f7fd ff65 	bl	800abe4 <IR_DeInit_Module>

	 /* Test BMP280 Sensor*/
	 BMP_Init_Typedef BMP_InitStruct = {0};
 800cd1a:	f107 030c 	add.w	r3, r7, #12
 800cd1e:	2200      	movs	r2, #0
 800cd20:	601a      	str	r2, [r3, #0]
 800cd22:	711a      	strb	r2, [r3, #4]
	 BMP280_Init_Preset_Mode(Weather_Monitoring,&BMP_InitStruct);
 800cd24:	f107 030c 	add.w	r3, r7, #12
 800cd28:	4619      	mov	r1, r3
 800cd2a:	2002      	movs	r0, #2
 800cd2c:	f7fb fe7e 	bl	8008a2c <BMP280_Init_Preset_Mode>
	 if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800cd30:	f107 030c 	add.w	r3, r7, #12
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7fb fe0b 	bl	8008950 <BMP280_Init>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	2b09      	cmp	r3, #9
 800cd3e:	d103      	bne.n	800cd48 <Routine_Init_STATE+0x1ac>
	 {
		 printf("Environmental Sensor Online!");
 800cd40:	480e      	ldr	r0, [pc, #56]	; (800cd7c <Routine_Init_STATE+0x1e0>)
 800cd42:	f001 fab1 	bl	800e2a8 <printf>
	 }else
	 {
		 printf("Ennvironmental Sensor Offline!");
	 }
}
 800cd46:	e002      	b.n	800cd4e <Routine_Init_STATE+0x1b2>
		 printf("Ennvironmental Sensor Offline!");
 800cd48:	480d      	ldr	r0, [pc, #52]	; (800cd80 <Routine_Init_STATE+0x1e4>)
 800cd4a:	f001 faad 	bl	800e2a8 <printf>
}
 800cd4e:	bf00      	nop
 800cd50:	3728      	adds	r7, #40	; 0x28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}
 800cd56:	bf00      	nop
 800cd58:	08015de4 	.word	0x08015de4
 800cd5c:	08015e00 	.word	0x08015e00
 800cd60:	08015e20 	.word	0x08015e20
 800cd64:	08015e38 	.word	0x08015e38
 800cd68:	40021000 	.word	0x40021000
 800cd6c:	40002800 	.word	0x40002800
 800cd70:	2000091a 	.word	0x2000091a
 800cd74:	08015e4c 	.word	0x08015e4c
 800cd78:	08015e64 	.word	0x08015e64
 800cd7c:	08015e80 	.word	0x08015e80
 800cd80:	08015ea0 	.word	0x08015ea0

0800cd84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800cd84:	f8df d034 	ldr.w	sp, [pc, #52]	; 800cdbc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800cd88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800cd8a:	e003      	b.n	800cd94 <LoopCopyDataInit>

0800cd8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800cd8c:	4b0c      	ldr	r3, [pc, #48]	; (800cdc0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800cd8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800cd90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800cd92:	3104      	adds	r1, #4

0800cd94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800cd94:	480b      	ldr	r0, [pc, #44]	; (800cdc4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800cd96:	4b0c      	ldr	r3, [pc, #48]	; (800cdc8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800cd98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800cd9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800cd9c:	d3f6      	bcc.n	800cd8c <CopyDataInit>
	ldr	r2, =_sbss
 800cd9e:	4a0b      	ldr	r2, [pc, #44]	; (800cdcc <LoopForever+0x12>)
	b	LoopFillZerobss
 800cda0:	e002      	b.n	800cda8 <LoopFillZerobss>

0800cda2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800cda2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800cda4:	f842 3b04 	str.w	r3, [r2], #4

0800cda8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800cda8:	4b09      	ldr	r3, [pc, #36]	; (800cdd0 <LoopForever+0x16>)
	cmp	r2, r3
 800cdaa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800cdac:	d3f9      	bcc.n	800cda2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800cdae:	f000 fc8d 	bl	800d6cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800cdb2:	f000 fcc5 	bl	800d740 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800cdb6:	f7ff f9dd 	bl	800c174 <main>

0800cdba <LoopForever>:

LoopForever:
    b LoopForever
 800cdba:	e7fe      	b.n	800cdba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800cdbc:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800cdc0:	08016380 	.word	0x08016380
	ldr	r0, =_sdata
 800cdc4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800cdc8:	200006cc 	.word	0x200006cc
	ldr	r2, =_sbss
 800cdcc:	200006cc 	.word	0x200006cc
	ldr	r3, = _ebss
 800cdd0:	20003878 	.word	0x20003878

0800cdd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800cdd4:	e7fe      	b.n	800cdd4 <ADC1_2_IRQHandler>
	...

0800cdd8 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cdde:	4a0e      	ldr	r2, [pc, #56]	; (800ce18 <HAL_MspInit+0x40>)
 800cde0:	4b0d      	ldr	r3, [pc, #52]	; (800ce18 <HAL_MspInit+0x40>)
 800cde2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cde4:	f043 0301 	orr.w	r3, r3, #1
 800cde8:	6613      	str	r3, [r2, #96]	; 0x60
 800cdea:	4b0b      	ldr	r3, [pc, #44]	; (800ce18 <HAL_MspInit+0x40>)
 800cdec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cdee:	f003 0301 	and.w	r3, r3, #1
 800cdf2:	607b      	str	r3, [r7, #4]
 800cdf4:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800cdf6:	4a08      	ldr	r2, [pc, #32]	; (800ce18 <HAL_MspInit+0x40>)
 800cdf8:	4b07      	ldr	r3, [pc, #28]	; (800ce18 <HAL_MspInit+0x40>)
 800cdfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce00:	6593      	str	r3, [r2, #88]	; 0x58
 800ce02:	4b05      	ldr	r3, [pc, #20]	; (800ce18 <HAL_MspInit+0x40>)
 800ce04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ce0a:	603b      	str	r3, [r7, #0]
 800ce0c:	683b      	ldr	r3, [r7, #0]
}
 800ce0e:	bf00      	nop
 800ce10:	370c      	adds	r7, #12
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bc80      	pop	{r7}
 800ce16:	4770      	bx	lr
 800ce18:	40021000 	.word	0x40021000

0800ce1c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b082      	sub	sp, #8
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4a0b      	ldr	r2, [pc, #44]	; (800ce58 <HAL_RTC_MspInit+0x3c>)
 800ce2a:	4293      	cmp	r3, r2
 800ce2c:	d10f      	bne.n	800ce4e <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800ce2e:	4a0b      	ldr	r2, [pc, #44]	; (800ce5c <HAL_RTC_MspInit+0x40>)
 800ce30:	4b0a      	ldr	r3, [pc, #40]	; (800ce5c <HAL_RTC_MspInit+0x40>)
 800ce32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800ce3e:	2200      	movs	r2, #0
 800ce40:	2100      	movs	r1, #0
 800ce42:	2003      	movs	r0, #3
 800ce44:	f7f4 fad1 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800ce48:	2003      	movs	r0, #3
 800ce4a:	f7f4 faea 	bl	8001422 <HAL_NVIC_EnableIRQ>

  }

}
 800ce4e:	bf00      	nop
 800ce50:	3708      	adds	r7, #8
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	40002800 	.word	0x40002800
 800ce5c:	40021000 	.word	0x40021000

0800ce60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b08e      	sub	sp, #56	; 0x38
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	601a      	str	r2, [r3, #0]
 800ce70:	605a      	str	r2, [r3, #4]
 800ce72:	609a      	str	r2, [r3, #8]
 800ce74:	60da      	str	r2, [r3, #12]
 800ce76:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4aa0      	ldr	r2, [pc, #640]	; (800d100 <HAL_UART_MspInit+0x2a0>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d130      	bne.n	800cee4 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800ce82:	4aa0      	ldr	r2, [pc, #640]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800ce84:	4b9f      	ldr	r3, [pc, #636]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800ce86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ce8c:	6593      	str	r3, [r2, #88]	; 0x58
 800ce8e:	4b9d      	ldr	r3, [pc, #628]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800ce90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce96:	623b      	str	r3, [r7, #32]
 800ce98:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce9a:	4a9a      	ldr	r2, [pc, #616]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800ce9c:	4b99      	ldr	r3, [pc, #612]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800ce9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cea0:	f043 0301 	orr.w	r3, r3, #1
 800cea4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cea6:	4b97      	ldr	r3, [pc, #604]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ceaa:	f003 0301 	and.w	r3, r3, #1
 800ceae:	61fb      	str	r3, [r7, #28]
 800ceb0:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800ceb2:	230c      	movs	r3, #12
 800ceb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ceb6:	2302      	movs	r3, #2
 800ceb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ceba:	2300      	movs	r3, #0
 800cebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cebe:	2303      	movs	r3, #3
 800cec0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800cec2:	2307      	movs	r3, #7
 800cec4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ceca:	4619      	mov	r1, r3
 800cecc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ced0:	f7f4 fe38 	bl	8001b44 <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800ced4:	2200      	movs	r2, #0
 800ced6:	2100      	movs	r1, #0
 800ced8:	2026      	movs	r0, #38	; 0x26
 800ceda:	f7f4 fa86 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800cede:	2026      	movs	r0, #38	; 0x26
 800cee0:	f7f4 fa9f 	bl	8001422 <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a87      	ldr	r2, [pc, #540]	; (800d108 <HAL_UART_MspInit+0x2a8>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	f040 808d 	bne.w	800d00a <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800cef0:	4a84      	ldr	r2, [pc, #528]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cef2:	4b84      	ldr	r3, [pc, #528]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cef6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cefa:	6593      	str	r3, [r2, #88]	; 0x58
 800cefc:	4b81      	ldr	r3, [pc, #516]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cefe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf00:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cf04:	61bb      	str	r3, [r7, #24]
 800cf06:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800cf08:	4a7e      	ldr	r2, [pc, #504]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cf0a:	4b7e      	ldr	r3, [pc, #504]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cf0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf0e:	f043 0304 	orr.w	r3, r3, #4
 800cf12:	64d3      	str	r3, [r2, #76]	; 0x4c
 800cf14:	4b7b      	ldr	r3, [pc, #492]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800cf16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf18:	f003 0304 	and.w	r3, r3, #4
 800cf1c:	617b      	str	r3, [r7, #20]
 800cf1e:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800cf20:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800cf24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf26:	2302      	movs	r3, #2
 800cf28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cf2e:	2303      	movs	r3, #3
 800cf30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800cf32:	2308      	movs	r3, #8
 800cf34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800cf36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cf3a:	4619      	mov	r1, r3
 800cf3c:	4873      	ldr	r0, [pc, #460]	; (800d10c <HAL_UART_MspInit+0x2ac>)
 800cf3e:	f7f4 fe01 	bl	8001b44 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800cf42:	4b73      	ldr	r3, [pc, #460]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf44:	4a73      	ldr	r2, [pc, #460]	; (800d114 <HAL_UART_MspInit+0x2b4>)
 800cf46:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800cf48:	4b71      	ldr	r3, [pc, #452]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf4a:	2202      	movs	r2, #2
 800cf4c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800cf4e:	4b70      	ldr	r3, [pc, #448]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf50:	2200      	movs	r2, #0
 800cf52:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cf54:	4b6e      	ldr	r3, [pc, #440]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf56:	2200      	movs	r2, #0
 800cf58:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800cf5a:	4b6d      	ldr	r3, [pc, #436]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf5c:	2280      	movs	r2, #128	; 0x80
 800cf5e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cf60:	4b6b      	ldr	r3, [pc, #428]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf62:	2200      	movs	r2, #0
 800cf64:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cf66:	4b6a      	ldr	r3, [pc, #424]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf68:	2200      	movs	r2, #0
 800cf6a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800cf6c:	4b68      	ldr	r3, [pc, #416]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf6e:	2200      	movs	r2, #0
 800cf70:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800cf72:	4b67      	ldr	r3, [pc, #412]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf74:	2200      	movs	r2, #0
 800cf76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800cf78:	4865      	ldr	r0, [pc, #404]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf7a:	f7f4 fa8f 	bl	800149c <HAL_DMA_Init>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d000      	beq.n	800cf86 <HAL_UART_MspInit+0x126>
 800cf84:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	4a61      	ldr	r2, [pc, #388]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf8a:	66da      	str	r2, [r3, #108]	; 0x6c
 800cf8c:	4a60      	ldr	r2, [pc, #384]	; (800d110 <HAL_UART_MspInit+0x2b0>)
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800cf92:	4b61      	ldr	r3, [pc, #388]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cf94:	4a61      	ldr	r2, [pc, #388]	; (800d11c <HAL_UART_MspInit+0x2bc>)
 800cf96:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800cf98:	4b5f      	ldr	r3, [pc, #380]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cf9a:	2202      	movs	r2, #2
 800cf9c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800cf9e:	4b5e      	ldr	r3, [pc, #376]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfa0:	2210      	movs	r2, #16
 800cfa2:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800cfa4:	4b5c      	ldr	r3, [pc, #368]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800cfaa:	4b5b      	ldr	r3, [pc, #364]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfac:	2280      	movs	r2, #128	; 0x80
 800cfae:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800cfb0:	4b59      	ldr	r3, [pc, #356]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800cfb6:	4b58      	ldr	r3, [pc, #352]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfb8:	2200      	movs	r2, #0
 800cfba:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800cfbc:	4b56      	ldr	r3, [pc, #344]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfbe:	2200      	movs	r2, #0
 800cfc0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800cfc2:	4b55      	ldr	r3, [pc, #340]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800cfc8:	4853      	ldr	r0, [pc, #332]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfca:	f7f4 fa67 	bl	800149c <HAL_DMA_Init>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d000      	beq.n	800cfd6 <HAL_UART_MspInit+0x176>
 800cfd4:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	4a4f      	ldr	r2, [pc, #316]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfda:	669a      	str	r2, [r3, #104]	; 0x68
 800cfdc:	4a4e      	ldr	r2, [pc, #312]	; (800d118 <HAL_UART_MspInit+0x2b8>)
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	2200      	movs	r2, #0
 800cff0:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	2200      	movs	r2, #0
 800cff8:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800cffa:	2200      	movs	r2, #0
 800cffc:	2100      	movs	r1, #0
 800cffe:	2034      	movs	r0, #52	; 0x34
 800d000:	f7f4 f9f3 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800d004:	2034      	movs	r0, #52	; 0x34
 800d006:	f7f4 fa0c 	bl	8001422 <HAL_NVIC_EnableIRQ>
  }
  //Iridium Peripheral
  if(huart->Instance==UART5)
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a44      	ldr	r2, [pc, #272]	; (800d120 <HAL_UART_MspInit+0x2c0>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d170      	bne.n	800d0f6 <HAL_UART_MspInit+0x296>
   {


     /* Peripheral clock enable */
     __HAL_RCC_UART5_CLK_ENABLE();
 800d014:	4a3b      	ldr	r2, [pc, #236]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d016:	4b3b      	ldr	r3, [pc, #236]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d01a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d01e:	6593      	str	r3, [r2, #88]	; 0x58
 800d020:	4b38      	ldr	r3, [pc, #224]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d028:	613b      	str	r3, [r7, #16]
 800d02a:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 800d02c:	4a35      	ldr	r2, [pc, #212]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d02e:	4b35      	ldr	r3, [pc, #212]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d032:	f043 0304 	orr.w	r3, r3, #4
 800d036:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d038:	4b32      	ldr	r3, [pc, #200]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d03a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d03c:	f003 0304 	and.w	r3, r3, #4
 800d040:	60fb      	str	r3, [r7, #12]
 800d042:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOD_CLK_ENABLE();
 800d044:	4a2f      	ldr	r2, [pc, #188]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d046:	4b2f      	ldr	r3, [pc, #188]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d04a:	f043 0308 	orr.w	r3, r3, #8
 800d04e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d050:	4b2c      	ldr	r3, [pc, #176]	; (800d104 <HAL_UART_MspInit+0x2a4>)
 800d052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d054:	f003 0308 	and.w	r3, r3, #8
 800d058:	60bb      	str	r3, [r7, #8]
 800d05a:	68bb      	ldr	r3, [r7, #8]
     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     GPIO_InitStruct.Pin = IR_TX_Pin;
 800d05c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d060:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d062:	2302      	movs	r3, #2
 800d064:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d066:	2300      	movs	r3, #0
 800d068:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d06a:	2303      	movs	r3, #3
 800d06c:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800d06e:	2308      	movs	r3, #8
 800d070:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_TX_GPIO_Port, &GPIO_InitStruct);
 800d072:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d076:	4619      	mov	r1, r3
 800d078:	4824      	ldr	r0, [pc, #144]	; (800d10c <HAL_UART_MspInit+0x2ac>)
 800d07a:	f7f4 fd63 	bl	8001b44 <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = IR_RX_Pin;
 800d07e:	2304      	movs	r3, #4
 800d080:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d082:	2302      	movs	r3, #2
 800d084:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d086:	2300      	movs	r3, #0
 800d088:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d08a:	2303      	movs	r3, #3
 800d08c:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800d08e:	2308      	movs	r3, #8
 800d090:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 800d092:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d096:	4619      	mov	r1, r3
 800d098:	4822      	ldr	r0, [pc, #136]	; (800d124 <HAL_UART_MspInit+0x2c4>)
 800d09a:	f7f4 fd53 	bl	8001b44 <HAL_GPIO_Init>

     /* UART5 DMA Init */
     /* UART5_RX Init */
     hdma_uart5_rx.Instance = DMA2_Channel2;
 800d09e:	4b22      	ldr	r3, [pc, #136]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0a0:	4a22      	ldr	r2, [pc, #136]	; (800d12c <HAL_UART_MspInit+0x2cc>)
 800d0a2:	601a      	str	r2, [r3, #0]
     hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800d0a4:	4b20      	ldr	r3, [pc, #128]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0a6:	2202      	movs	r2, #2
 800d0a8:	605a      	str	r2, [r3, #4]
     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800d0aa:	4b1f      	ldr	r3, [pc, #124]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0ac:	2200      	movs	r2, #0
 800d0ae:	609a      	str	r2, [r3, #8]
     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800d0b0:	4b1d      	ldr	r3, [pc, #116]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	60da      	str	r2, [r3, #12]
     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800d0b6:	4b1c      	ldr	r3, [pc, #112]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0b8:	2280      	movs	r2, #128	; 0x80
 800d0ba:	611a      	str	r2, [r3, #16]
     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800d0bc:	4b1a      	ldr	r3, [pc, #104]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0be:	2200      	movs	r2, #0
 800d0c0:	615a      	str	r2, [r3, #20]
     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800d0c2:	4b19      	ldr	r3, [pc, #100]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	619a      	str	r2, [r3, #24]
     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800d0c8:	4b17      	ldr	r3, [pc, #92]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	61da      	str	r2, [r3, #28]
     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800d0ce:	4b16      	ldr	r3, [pc, #88]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	621a      	str	r2, [r3, #32]
     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800d0d4:	4814      	ldr	r0, [pc, #80]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0d6:	f7f4 f9e1 	bl	800149c <HAL_DMA_Init>
     {

     }

     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	4a12      	ldr	r2, [pc, #72]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0de:	66da      	str	r2, [r3, #108]	; 0x6c
 800d0e0:	4a11      	ldr	r2, [pc, #68]	; (800d128 <HAL_UART_MspInit+0x2c8>)
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6293      	str	r3, [r2, #40]	; 0x28

     /* UART5 interrupt Init */
     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	2100      	movs	r1, #0
 800d0ea:	2035      	movs	r0, #53	; 0x35
 800d0ec:	f7f4 f97d 	bl	80013ea <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(UART5_IRQn);
 800d0f0:	2035      	movs	r0, #53	; 0x35
 800d0f2:	f7f4 f996 	bl	8001422 <HAL_NVIC_EnableIRQ>

   }
}
 800d0f6:	bf00      	nop
 800d0f8:	3738      	adds	r7, #56	; 0x38
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	40004400 	.word	0x40004400
 800d104:	40021000 	.word	0x40021000
 800d108:	40004c00 	.word	0x40004c00
 800d10c:	48000800 	.word	0x48000800
 800d110:	20000a6c 	.word	0x20000a6c
 800d114:	40020458 	.word	0x40020458
 800d118:	20001c00 	.word	0x20001c00
 800d11c:	40020430 	.word	0x40020430
 800d120:	40005000 	.word	0x40005000
 800d124:	48000c00 	.word	0x48000c00
 800d128:	2000375c 	.word	0x2000375c
 800d12c:	4002041c 	.word	0x4002041c

0800d130 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b082      	sub	sp, #8
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	4a26      	ldr	r2, [pc, #152]	; (800d1d8 <HAL_UART_MspDeInit+0xa8>)
 800d13e:	4293      	cmp	r3, r2
 800d140:	d10d      	bne.n	800d15e <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800d142:	4a26      	ldr	r2, [pc, #152]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d144:	4b25      	ldr	r3, [pc, #148]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d148:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d14c:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800d14e:	210c      	movs	r1, #12
 800d150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d154:	f7f4 fe9e 	bl	8001e94 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800d158:	2026      	movs	r0, #38	; 0x26
 800d15a:	f7f4 f970 	bl	800143e <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	4a1f      	ldr	r2, [pc, #124]	; (800d1e0 <HAL_UART_MspDeInit+0xb0>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d117      	bne.n	800d198 <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800d168:	4a1c      	ldr	r2, [pc, #112]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d16a:	4b1c      	ldr	r3, [pc, #112]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d16c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d16e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800d172:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800d174:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800d178:	481a      	ldr	r0, [pc, #104]	; (800d1e4 <HAL_UART_MspDeInit+0xb4>)
 800d17a:	f7f4 fe8b 	bl	8001e94 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d182:	4618      	mov	r0, r3
 800d184:	f7f4 fa42 	bl	800160c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d18c:	4618      	mov	r0, r3
 800d18e:	f7f4 fa3d 	bl	800160c <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800d192:	2034      	movs	r0, #52	; 0x34
 800d194:	f7f4 f953 	bl	800143e <HAL_NVIC_DisableIRQ>

  }

  //Iridium UART DeInit
  if(huart->Instance==UART5)
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a12      	ldr	r2, [pc, #72]	; (800d1e8 <HAL_UART_MspDeInit+0xb8>)
 800d19e:	4293      	cmp	r3, r2
 800d1a0:	d116      	bne.n	800d1d0 <HAL_UART_MspDeInit+0xa0>
   {

     /* Peripheral clock disable */
     __HAL_RCC_UART5_CLK_DISABLE();
 800d1a2:	4a0e      	ldr	r2, [pc, #56]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d1a4:	4b0d      	ldr	r3, [pc, #52]	; (800d1dc <HAL_UART_MspDeInit+0xac>)
 800d1a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1a8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d1ac:	6593      	str	r3, [r2, #88]	; 0x58

     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     HAL_GPIO_DeInit(IR_TX_GPIO_Port, IR_TX_Pin);
 800d1ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800d1b2:	480c      	ldr	r0, [pc, #48]	; (800d1e4 <HAL_UART_MspDeInit+0xb4>)
 800d1b4:	f7f4 fe6e 	bl	8001e94 <HAL_GPIO_DeInit>

     HAL_GPIO_DeInit(IR_RX_GPIO_Port, IR_RX_Pin);
 800d1b8:	2104      	movs	r1, #4
 800d1ba:	480c      	ldr	r0, [pc, #48]	; (800d1ec <HAL_UART_MspDeInit+0xbc>)
 800d1bc:	f7f4 fe6a 	bl	8001e94 <HAL_GPIO_DeInit>

     /* UART5 DMA DeInit */
     HAL_DMA_DeInit(huart->hdmarx);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7f4 fa21 	bl	800160c <HAL_DMA_DeInit>

     /* UART5 interrupt DeInit */
     HAL_NVIC_DisableIRQ(UART5_IRQn);
 800d1ca:	2035      	movs	r0, #53	; 0x35
 800d1cc:	f7f4 f937 	bl	800143e <HAL_NVIC_DisableIRQ>

   }


}
 800d1d0:	bf00      	nop
 800d1d2:	3708      	adds	r7, #8
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}
 800d1d8:	40004400 	.word	0x40004400
 800d1dc:	40021000 	.word	0x40021000
 800d1e0:	40004c00 	.word	0x40004c00
 800d1e4:	48000800 	.word	0x48000800
 800d1e8:	40005000 	.word	0x40005000
 800d1ec:	48000c00 	.word	0x48000c00

0800d1f0 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08a      	sub	sp, #40	; 0x28
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1f8:	f107 0314 	add.w	r3, r7, #20
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	601a      	str	r2, [r3, #0]
 800d200:	605a      	str	r2, [r3, #4]
 800d202:	609a      	str	r2, [r3, #8]
 800d204:	60da      	str	r2, [r3, #12]
 800d206:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d210:	d130      	bne.n	800d274 <HAL_TIM_Base_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800d212:	4a27      	ldr	r2, [pc, #156]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d214:	4b26      	ldr	r3, [pc, #152]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d218:	f043 0301 	orr.w	r3, r3, #1
 800d21c:	6593      	str	r3, [r2, #88]	; 0x58
 800d21e:	4b24      	ldr	r3, [pc, #144]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d222:	f003 0301 	and.w	r3, r3, #1
 800d226:	613b      	str	r3, [r7, #16]
 800d228:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d22a:	4a21      	ldr	r2, [pc, #132]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d22c:	4b20      	ldr	r3, [pc, #128]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d22e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d230:	f043 0301 	orr.w	r3, r3, #1
 800d234:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d236:	4b1e      	ldr	r3, [pc, #120]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d23a:	f003 0301 	and.w	r3, r3, #1
 800d23e:	60fb      	str	r3, [r7, #12]
 800d240:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d242:	2302      	movs	r3, #2
 800d244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d246:	2302      	movs	r3, #2
 800d248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d24a:	2300      	movs	r3, #0
 800d24c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d24e:	2300      	movs	r3, #0
 800d250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800d252:	2301      	movs	r3, #1
 800d254:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d256:	f107 0314 	add.w	r3, r7, #20
 800d25a:	4619      	mov	r1, r3
 800d25c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d260:	f7f4 fc70 	bl	8001b44 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800d264:	2200      	movs	r2, #0
 800d266:	2100      	movs	r1, #0
 800d268:	201c      	movs	r0, #28
 800d26a:	f7f4 f8be 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800d26e:	201c      	movs	r0, #28
 800d270:	f7f4 f8d7 	bl	8001422 <HAL_NVIC_EnableIRQ>

  }
  if(htim_base->Instance==TIM3)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	4a0e      	ldr	r2, [pc, #56]	; (800d2b4 <HAL_TIM_Base_MspInit+0xc4>)
 800d27a:	4293      	cmp	r3, r2
 800d27c:	d113      	bne.n	800d2a6 <HAL_TIM_Base_MspInit+0xb6>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800d27e:	4a0c      	ldr	r2, [pc, #48]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d280:	4b0b      	ldr	r3, [pc, #44]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d284:	f043 0302 	orr.w	r3, r3, #2
 800d288:	6593      	str	r3, [r2, #88]	; 0x58
 800d28a:	4b09      	ldr	r3, [pc, #36]	; (800d2b0 <HAL_TIM_Base_MspInit+0xc0>)
 800d28c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d28e:	f003 0302 	and.w	r3, r3, #2
 800d292:	60bb      	str	r3, [r7, #8]
 800d294:	68bb      	ldr	r3, [r7, #8]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800d296:	2200      	movs	r2, #0
 800d298:	2100      	movs	r1, #0
 800d29a:	201d      	movs	r0, #29
 800d29c:	f7f4 f8a5 	bl	80013ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800d2a0:	201d      	movs	r0, #29
 800d2a2:	f7f4 f8be 	bl	8001422 <HAL_NVIC_EnableIRQ>

  }

}
 800d2a6:	bf00      	nop
 800d2a8:	3728      	adds	r7, #40	; 0x28
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
 800d2ae:	bf00      	nop
 800d2b0:	40021000 	.word	0x40021000
 800d2b4:	40000400 	.word	0x40000400

0800d2b8 <HAL_TIM_Base_MspDeInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b082      	sub	sp, #8
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2c8:	d110      	bne.n	800d2ec <HAL_TIM_Base_MspDeInit+0x34>
  {

	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800d2ca:	201c      	movs	r0, #28
 800d2cc:	f7f4 f8d7 	bl	800147e <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800d2d0:	201c      	movs	r0, #28
 800d2d2:	f7f4 f8b4 	bl	800143e <HAL_NVIC_DisableIRQ>

    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800d2d6:	4a0e      	ldr	r2, [pc, #56]	; (800d310 <HAL_TIM_Base_MspDeInit+0x58>)
 800d2d8:	4b0d      	ldr	r3, [pc, #52]	; (800d310 <HAL_TIM_Base_MspDeInit+0x58>)
 800d2da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2dc:	f023 0301 	bic.w	r3, r3, #1
 800d2e0:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800d2e2:	2102      	movs	r1, #2
 800d2e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d2e8:	f7f4 fdd4 	bl	8001e94 <HAL_GPIO_DeInit>

  }
  if(htim_base->Instance==TIM3)
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	4a08      	ldr	r2, [pc, #32]	; (800d314 <HAL_TIM_Base_MspDeInit+0x5c>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d108      	bne.n	800d308 <HAL_TIM_Base_MspDeInit+0x50>
   {

     /* Peripheral clock disable */
     __HAL_RCC_TIM3_CLK_DISABLE();
 800d2f6:	4a06      	ldr	r2, [pc, #24]	; (800d310 <HAL_TIM_Base_MspDeInit+0x58>)
 800d2f8:	4b05      	ldr	r3, [pc, #20]	; (800d310 <HAL_TIM_Base_MspDeInit+0x58>)
 800d2fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2fc:	f023 0302 	bic.w	r3, r3, #2
 800d300:	6593      	str	r3, [r2, #88]	; 0x58

     /* TIM3 interrupt DeInit */
     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800d302:	201d      	movs	r0, #29
 800d304:	f7f4 f89b 	bl	800143e <HAL_NVIC_DisableIRQ>

   }

}
 800d308:	bf00      	nop
 800d30a:	3708      	adds	r7, #8
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}
 800d310:	40021000 	.word	0x40021000
 800d314:	40000400 	.word	0x40000400

0800d318 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b08c      	sub	sp, #48	; 0x30
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d320:	f107 031c 	add.w	r3, r7, #28
 800d324:	2200      	movs	r2, #0
 800d326:	601a      	str	r2, [r3, #0]
 800d328:	605a      	str	r2, [r3, #4]
 800d32a:	609a      	str	r2, [r3, #8]
 800d32c:	60da      	str	r2, [r3, #12]
 800d32e:	611a      	str	r2, [r3, #16]
  //BMP280 SPI Init
  if(hspi->Instance==SPI1)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	4a2e      	ldr	r2, [pc, #184]	; (800d3f0 <HAL_SPI_MspInit+0xd8>)
 800d336:	4293      	cmp	r3, r2
 800d338:	d127      	bne.n	800d38a <HAL_SPI_MspInit+0x72>
   {
     /* Peripheral clock enable */
     __HAL_RCC_SPI1_CLK_ENABLE();
 800d33a:	4a2e      	ldr	r2, [pc, #184]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d33c:	4b2d      	ldr	r3, [pc, #180]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d33e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d340:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d344:	6613      	str	r3, [r2, #96]	; 0x60
 800d346:	4b2b      	ldr	r3, [pc, #172]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d348:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d34a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d34e:	61bb      	str	r3, [r7, #24]
 800d350:	69bb      	ldr	r3, [r7, #24]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 800d352:	4a28      	ldr	r2, [pc, #160]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d354:	4b27      	ldr	r3, [pc, #156]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d358:	f043 0302 	orr.w	r3, r3, #2
 800d35c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d35e:	4b25      	ldr	r3, [pc, #148]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d362:	f003 0302 	and.w	r3, r3, #2
 800d366:	617b      	str	r3, [r7, #20]
 800d368:	697b      	ldr	r3, [r7, #20]
     /**SPI1 GPIO Configuration
     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
     PB4 (NJTRST)     ------> SPI1_MISO
     PB5     ------> SPI1_MOSI
     */
     GPIO_InitStruct.Pin = BMP_SPI_SCLK_PIN|BMP_SPI_MISO_PIN| BMP_SPI_MOSI_PIN;
 800d36a:	2338      	movs	r3, #56	; 0x38
 800d36c:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d36e:	2302      	movs	r3, #2
 800d370:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d372:	2300      	movs	r3, #0
 800d374:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d376:	2303      	movs	r3, #3
 800d378:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800d37a:	2305      	movs	r3, #5
 800d37c:	62fb      	str	r3, [r7, #44]	; 0x2c
     HAL_GPIO_Init(BMP_SPI_GPIO_PORT, &GPIO_InitStruct);
 800d37e:	f107 031c 	add.w	r3, r7, #28
 800d382:	4619      	mov	r1, r3
 800d384:	481c      	ldr	r0, [pc, #112]	; (800d3f8 <HAL_SPI_MspInit+0xe0>)
 800d386:	f7f4 fbdd 	bl	8001b44 <HAL_GPIO_Init>
   }
  //FLASH CHIPS SPI Init
  if(hspi->Instance==SPI2)
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4a1b      	ldr	r2, [pc, #108]	; (800d3fc <HAL_SPI_MspInit+0xe4>)
 800d390:	4293      	cmp	r3, r2
 800d392:	d128      	bne.n	800d3e6 <HAL_SPI_MspInit+0xce>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800d394:	4a17      	ldr	r2, [pc, #92]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d396:	4b17      	ldr	r3, [pc, #92]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d39a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d39e:	6593      	str	r3, [r2, #88]	; 0x58
 800d3a0:	4b14      	ldr	r3, [pc, #80]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d3a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d3a8:	613b      	str	r3, [r7, #16]
 800d3aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d3ac:	4a11      	ldr	r2, [pc, #68]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d3ae:	4b11      	ldr	r3, [pc, #68]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d3b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3b2:	f043 0302 	orr.w	r3, r3, #2
 800d3b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d3b8:	4b0e      	ldr	r3, [pc, #56]	; (800d3f4 <HAL_SPI_MspInit+0xdc>)
 800d3ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3bc:	f003 0302 	and.w	r3, r3, #2
 800d3c0:	60fb      	str	r3, [r7, #12]
 800d3c2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800d3c4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800d3c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d3ca:	2302      	movs	r3, #2
 800d3cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d3d2:	2303      	movs	r3, #3
 800d3d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800d3d6:	2305      	movs	r3, #5
 800d3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d3da:	f107 031c 	add.w	r3, r7, #28
 800d3de:	4619      	mov	r1, r3
 800d3e0:	4805      	ldr	r0, [pc, #20]	; (800d3f8 <HAL_SPI_MspInit+0xe0>)
 800d3e2:	f7f4 fbaf 	bl	8001b44 <HAL_GPIO_Init>

  }

}
 800d3e6:	bf00      	nop
 800d3e8:	3730      	adds	r7, #48	; 0x30
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}
 800d3ee:	bf00      	nop
 800d3f0:	40013000 	.word	0x40013000
 800d3f4:	40021000 	.word	0x40021000
 800d3f8:	48000400 	.word	0x48000400
 800d3fc:	40003800 	.word	0x40003800

0800d400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d400:	b480      	push	{r7}
 800d402:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 800d404:	bf00      	nop
 800d406:	46bd      	mov	sp, r7
 800d408:	bc80      	pop	{r7}
 800d40a:	4770      	bx	lr

0800d40c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d40c:	b480      	push	{r7}
 800d40e:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 800d410:	e7fe      	b.n	800d410 <HardFault_Handler+0x4>

0800d412 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d412:	b480      	push	{r7}
 800d414:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 800d416:	e7fe      	b.n	800d416 <MemManage_Handler+0x4>

0800d418 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d418:	b480      	push	{r7}
 800d41a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 800d41c:	e7fe      	b.n	800d41c <BusFault_Handler+0x4>

0800d41e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d41e:	b480      	push	{r7}
 800d420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 800d422:	e7fe      	b.n	800d422 <UsageFault_Handler+0x4>

0800d424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800d424:	b480      	push	{r7}
 800d426:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 800d428:	bf00      	nop
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bc80      	pop	{r7}
 800d42e:	4770      	bx	lr

0800d430 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d430:	b480      	push	{r7}
 800d432:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 800d434:	bf00      	nop
 800d436:	46bd      	mov	sp, r7
 800d438:	bc80      	pop	{r7}
 800d43a:	4770      	bx	lr

0800d43c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800d43c:	b480      	push	{r7}
 800d43e:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 800d440:	bf00      	nop
 800d442:	46bd      	mov	sp, r7
 800d444:	bc80      	pop	{r7}
 800d446:	4770      	bx	lr

0800d448 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 800d44c:	f7f3 fe5a 	bl	8001104 <HAL_IncTick>

}
 800d450:	bf00      	nop
 800d452:	bd80      	pop	{r7, pc}

0800d454 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800d454:	b580      	push	{r7, lr}
 800d456:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800d458:	4802      	ldr	r0, [pc, #8]	; (800d464 <RTC_WKUP_IRQHandler+0x10>)
 800d45a:	f7f6 fe31 	bl	80040c0 <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 800d45e:	bf00      	nop
 800d460:	bd80      	pop	{r7, pc}
 800d462:	bf00      	nop
 800d464:	20003844 	.word	0x20003844

0800d468 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 800d46c:	4b05      	ldr	r3, [pc, #20]	; (800d484 <TIM2_IRQHandler+0x1c>)
 800d46e:	689b      	ldr	r3, [r3, #8]
 800d470:	4618      	mov	r0, r3
 800d472:	f7fc ff07 	bl	800a284 <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 800d476:	4b03      	ldr	r3, [pc, #12]	; (800d484 <TIM2_IRQHandler+0x1c>)
 800d478:	689b      	ldr	r3, [r3, #8]
 800d47a:	4618      	mov	r0, r3
 800d47c:	f7f7 ffe4 	bl	8005448 <HAL_TIM_IRQHandler>

}
 800d480:	bf00      	nop
 800d482:	bd80      	pop	{r7, pc}
 800d484:	20000ab8 	.word	0x20000ab8

0800d488 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	USART_RTO_IRQHandler(&htim3);
 800d48c:	4803      	ldr	r0, [pc, #12]	; (800d49c <TIM3_IRQHandler+0x14>)
 800d48e:	f7fd ffef 	bl	800b470 <USART_RTO_IRQHandler>
	HAL_TIM_IRQHandler(&htim3);
 800d492:	4802      	ldr	r0, [pc, #8]	; (800d49c <TIM3_IRQHandler+0x14>)
 800d494:	f7f7 ffd8 	bl	8005448 <HAL_TIM_IRQHandler>
}
 800d498:	bf00      	nop
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	20003644 	.word	0x20003644

0800d4a0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800d4a4:	4802      	ldr	r0, [pc, #8]	; (800d4b0 <USART2_IRQHandler+0x10>)
 800d4a6:	f7f9 fe2d 	bl	8007104 <HAL_UART_IRQHandler>

}
 800d4aa:	bf00      	nop
 800d4ac:	bd80      	pop	{r7, pc}
 800d4ae:	bf00      	nop
 800d4b0:	200037c0 	.word	0x200037c0

0800d4b4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 800d4b8:	4802      	ldr	r0, [pc, #8]	; (800d4c4 <UART4_IRQHandler+0x10>)
 800d4ba:	f7fd f88f 	bl	800a5dc <USART_GPS_IRQHandler>

}
 800d4be:	bf00      	nop
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	20000ab8 	.word	0x20000ab8

0800d4c8 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  USART_Iridium_IRQHandler(&huart5);
 800d4cc:	4802      	ldr	r0, [pc, #8]	; (800d4d8 <UART5_IRQHandler+0x10>)
 800d4ce:	f7fe f827 	bl	800b520 <USART_Iridium_IRQHandler>
}
 800d4d2:	bf00      	nop
 800d4d4:	bd80      	pop	{r7, pc}
 800d4d6:	bf00      	nop
 800d4d8:	2000368c 	.word	0x2000368c

0800d4dc <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800d4e0:	4803      	ldr	r0, [pc, #12]	; (800d4f0 <DMA2_Channel2_IRQHandler+0x14>)
 800d4e2:	f7f4 fa46 	bl	8001972 <HAL_DMA_IRQHandler>
  DMA_Iridium_Periph_IRQHandler(&huart5);
 800d4e6:	4803      	ldr	r0, [pc, #12]	; (800d4f4 <DMA2_Channel2_IRQHandler+0x18>)
 800d4e8:	f7fd fed8 	bl	800b29c <DMA_Iridium_Periph_IRQHandler>
}
 800d4ec:	bf00      	nop
 800d4ee:	bd80      	pop	{r7, pc}
 800d4f0:	2000375c 	.word	0x2000375c
 800d4f4:	2000368c 	.word	0x2000368c

0800d4f8 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800d4fc:	4802      	ldr	r0, [pc, #8]	; (800d508 <DMA2_Channel3_IRQHandler+0x10>)
 800d4fe:	f7f4 fa38 	bl	8001972 <HAL_DMA_IRQHandler>

}
 800d502:	bf00      	nop
 800d504:	bd80      	pop	{r7, pc}
 800d506:	bf00      	nop
 800d508:	20001c00 	.word	0x20001c00

0800d50c <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 800d510:	4802      	ldr	r0, [pc, #8]	; (800d51c <DMA2_Channel5_IRQHandler+0x10>)
 800d512:	f7fc ffc3 	bl	800a49c <DMA_GNSS_Periph_IRQHandler>
}
 800d516:	bf00      	nop
 800d518:	bd80      	pop	{r7, pc}
 800d51a:	bf00      	nop
 800d51c:	20000ab8 	.word	0x20000ab8

0800d520 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800d524:	4803      	ldr	r0, [pc, #12]	; (800d534 <DMA1_Channel1_IRQHandler+0x14>)
 800d526:	f7f4 fa24 	bl	8001972 <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 800d52a:	4803      	ldr	r0, [pc, #12]	; (800d538 <DMA1_Channel1_IRQHandler+0x18>)
 800d52c:	f7fc fede 	bl	800a2ec <DMA_GNSS_MEM_IRQHandler>

}
 800d530:	bf00      	nop
 800d532:	bd80      	pop	{r7, pc}
 800d534:	20000af0 	.word	0x20000af0
 800d538:	20000ab8 	.word	0x20000ab8

0800d53c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 800d540:	4803      	ldr	r0, [pc, #12]	; (800d550 <DMA1_Channel2_IRQHandler+0x14>)
 800d542:	f7f4 fa16 	bl	8001972 <HAL_DMA_IRQHandler>
  DMA_Iridium_MEM_IRQHandler(&hdma_memtomem_dma1_channel2);
 800d546:	4802      	ldr	r0, [pc, #8]	; (800d550 <DMA1_Channel2_IRQHandler+0x14>)
 800d548:	f7fd ff1e 	bl	800b388 <DMA_Iridium_MEM_IRQHandler>

}
 800d54c:	bf00      	nop
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	20003710 	.word	0x20003710

0800d554 <EXTI15_10_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */
void EXTI15_10_IRQHandler(void)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 800d558:	4b07      	ldr	r3, [pc, #28]	; (800d578 <EXTI15_10_IRQHandler+0x24>)
 800d55a:	695b      	ldr	r3, [r3, #20]
 800d55c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d560:	2b00      	cmp	r3, #0
 800d562:	d005      	beq.n	800d570 <EXTI15_10_IRQHandler+0x1c>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 800d564:	4b04      	ldr	r3, [pc, #16]	; (800d578 <EXTI15_10_IRQHandler+0x24>)
 800d566:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d56a:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event
		Routine_ASYNC_IRIDIUM_RX();
 800d56c:	f7fe fd72 	bl	800c054 <Routine_ASYNC_IRIDIUM_RX>
	}

	/* Iridium Control Pin Handlers */

	Iridium_ControlPin_IRQHandler();
 800d570:	f7fe f8c4 	bl	800b6fc <Iridium_ControlPin_IRQHandler>
}
 800d574:	bf00      	nop
 800d576:	bd80      	pop	{r7, pc}
 800d578:	40010400 	.word	0x40010400

0800d57c <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 800d580:	4b06      	ldr	r3, [pc, #24]	; (800d59c <EXTI9_5_IRQHandler+0x20>)
 800d582:	695b      	ldr	r3, [r3, #20]
 800d584:	f003 0320 	and.w	r3, r3, #32
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d004      	beq.n	800d596 <EXTI9_5_IRQHandler+0x1a>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 800d58c:	4b03      	ldr	r3, [pc, #12]	; (800d59c <EXTI9_5_IRQHandler+0x20>)
 800d58e:	2220      	movs	r2, #32
 800d590:	615a      	str	r2, [r3, #20]

		//ROUTINE START
		Routine_Async_IMUevent_Sample();
 800d592:	f7fe fd85 	bl	800c0a0 <Routine_Async_IMUevent_Sample>
	}

}
 800d596:	bf00      	nop
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	40010400 	.word	0x40010400

0800d5a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800d5a0:	b590      	push	{r4, r7, lr}
 800d5a2:	b087      	sub	sp, #28
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	617b      	str	r3, [r7, #20]
 800d5b0:	e00a      	b.n	800d5c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800d5b2:	68bc      	ldr	r4, [r7, #8]
 800d5b4:	1c63      	adds	r3, r4, #1
 800d5b6:	60bb      	str	r3, [r7, #8]
 800d5b8:	f3af 8000 	nop.w
 800d5bc:	4603      	mov	r3, r0
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	617b      	str	r3, [r7, #20]
 800d5c8:	697a      	ldr	r2, [r7, #20]
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	429a      	cmp	r2, r3
 800d5ce:	dbf0      	blt.n	800d5b2 <_read+0x12>
	}

return len;
 800d5d0:	687b      	ldr	r3, [r7, #4]
}
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	371c      	adds	r7, #28
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd90      	pop	{r4, r7, pc}

0800d5da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800d5da:	b580      	push	{r7, lr}
 800d5dc:	b086      	sub	sp, #24
 800d5de:	af00      	add	r7, sp, #0
 800d5e0:	60f8      	str	r0, [r7, #12]
 800d5e2:	60b9      	str	r1, [r7, #8]
 800d5e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	617b      	str	r3, [r7, #20]
 800d5ea:	e009      	b.n	800d600 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	1c5a      	adds	r2, r3, #1
 800d5f0:	60ba      	str	r2, [r7, #8]
 800d5f2:	781b      	ldrb	r3, [r3, #0]
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	f7fe faf1 	bl	800bbdc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	3301      	adds	r3, #1
 800d5fe:	617b      	str	r3, [r7, #20]
 800d600:	697a      	ldr	r2, [r7, #20]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	429a      	cmp	r2, r3
 800d606:	dbf1      	blt.n	800d5ec <_write+0x12>
	}
	return len;
 800d608:	687b      	ldr	r3, [r7, #4]
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3718      	adds	r7, #24
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
	...

0800d614 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b084      	sub	sp, #16
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800d61c:	4b11      	ldr	r3, [pc, #68]	; (800d664 <_sbrk+0x50>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d102      	bne.n	800d62a <_sbrk+0x16>
		heap_end = &end;
 800d624:	4b0f      	ldr	r3, [pc, #60]	; (800d664 <_sbrk+0x50>)
 800d626:	4a10      	ldr	r2, [pc, #64]	; (800d668 <_sbrk+0x54>)
 800d628:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800d62a:	4b0e      	ldr	r3, [pc, #56]	; (800d664 <_sbrk+0x50>)
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800d630:	4b0c      	ldr	r3, [pc, #48]	; (800d664 <_sbrk+0x50>)
 800d632:	681a      	ldr	r2, [r3, #0]
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4413      	add	r3, r2
 800d638:	466a      	mov	r2, sp
 800d63a:	4293      	cmp	r3, r2
 800d63c:	d907      	bls.n	800d64e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800d63e:	f000 f879 	bl	800d734 <__errno>
 800d642:	4602      	mov	r2, r0
 800d644:	230c      	movs	r3, #12
 800d646:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800d648:	f04f 33ff 	mov.w	r3, #4294967295
 800d64c:	e006      	b.n	800d65c <_sbrk+0x48>
	}

	heap_end += incr;
 800d64e:	4b05      	ldr	r3, [pc, #20]	; (800d664 <_sbrk+0x50>)
 800d650:	681a      	ldr	r2, [r3, #0]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	4413      	add	r3, r2
 800d656:	4a03      	ldr	r2, [pc, #12]	; (800d664 <_sbrk+0x50>)
 800d658:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800d65a:	68fb      	ldr	r3, [r7, #12]
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3710      	adds	r7, #16
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}
 800d664:	20000920 	.word	0x20000920
 800d668:	20003878 	.word	0x20003878

0800d66c <_close>:

int _close(int file)
{
 800d66c:	b480      	push	{r7}
 800d66e:	b083      	sub	sp, #12
 800d670:	af00      	add	r7, sp, #0
 800d672:	6078      	str	r0, [r7, #4]
	return -1;
 800d674:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d678:	4618      	mov	r0, r3
 800d67a:	370c      	adds	r7, #12
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bc80      	pop	{r7}
 800d680:	4770      	bx	lr

0800d682 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800d682:	b480      	push	{r7}
 800d684:	b083      	sub	sp, #12
 800d686:	af00      	add	r7, sp, #0
 800d688:	6078      	str	r0, [r7, #4]
 800d68a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800d692:	605a      	str	r2, [r3, #4]
	return 0;
 800d694:	2300      	movs	r3, #0
}
 800d696:	4618      	mov	r0, r3
 800d698:	370c      	adds	r7, #12
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bc80      	pop	{r7}
 800d69e:	4770      	bx	lr

0800d6a0 <_isatty>:

int _isatty(int file)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
	return 1;
 800d6a8:	2301      	movs	r3, #1
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	370c      	adds	r7, #12
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bc80      	pop	{r7}
 800d6b2:	4770      	bx	lr

0800d6b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	60f8      	str	r0, [r7, #12]
 800d6bc:	60b9      	str	r1, [r7, #8]
 800d6be:	607a      	str	r2, [r7, #4]
	return 0;
 800d6c0:	2300      	movs	r3, #0
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3714      	adds	r7, #20
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bc80      	pop	{r7}
 800d6ca:	4770      	bx	lr

0800d6cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800d6cc:	b480      	push	{r7}
 800d6ce:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800d6d0:	4a12      	ldr	r2, [pc, #72]	; (800d71c <SystemInit+0x50>)
 800d6d2:	4b12      	ldr	r3, [pc, #72]	; (800d71c <SystemInit+0x50>)
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	f043 0301 	orr.w	r3, r3, #1
 800d6da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800d6dc:	4b0f      	ldr	r3, [pc, #60]	; (800d71c <SystemInit+0x50>)
 800d6de:	2200      	movs	r2, #0
 800d6e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800d6e2:	4a0e      	ldr	r2, [pc, #56]	; (800d71c <SystemInit+0x50>)
 800d6e4:	4b0d      	ldr	r3, [pc, #52]	; (800d71c <SystemInit+0x50>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800d6ec:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800d6f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800d6f2:	4b0a      	ldr	r3, [pc, #40]	; (800d71c <SystemInit+0x50>)
 800d6f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d6f8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800d6fa:	4a08      	ldr	r2, [pc, #32]	; (800d71c <SystemInit+0x50>)
 800d6fc:	4b07      	ldr	r3, [pc, #28]	; (800d71c <SystemInit+0x50>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d704:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800d706:	4b05      	ldr	r3, [pc, #20]	; (800d71c <SystemInit+0x50>)
 800d708:	2200      	movs	r2, #0
 800d70a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800d70c:	4b04      	ldr	r3, [pc, #16]	; (800d720 <SystemInit+0x54>)
 800d70e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d712:	609a      	str	r2, [r3, #8]
#endif
}
 800d714:	bf00      	nop
 800d716:	46bd      	mov	sp, r7
 800d718:	bc80      	pop	{r7}
 800d71a:	4770      	bx	lr
 800d71c:	40021000 	.word	0x40021000
 800d720:	e000ed00 	.word	0xe000ed00

0800d724 <atof>:
 800d724:	2100      	movs	r1, #0
 800d726:	f001 bd6b 	b.w	800f200 <strtod>

0800d72a <atoi>:
 800d72a:	220a      	movs	r2, #10
 800d72c:	2100      	movs	r1, #0
 800d72e:	f001 be61 	b.w	800f3f4 <strtol>
	...

0800d734 <__errno>:
 800d734:	4b01      	ldr	r3, [pc, #4]	; (800d73c <__errno+0x8>)
 800d736:	6818      	ldr	r0, [r3, #0]
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop
 800d73c:	20000014 	.word	0x20000014

0800d740 <__libc_init_array>:
 800d740:	b570      	push	{r4, r5, r6, lr}
 800d742:	4e0d      	ldr	r6, [pc, #52]	; (800d778 <__libc_init_array+0x38>)
 800d744:	4c0d      	ldr	r4, [pc, #52]	; (800d77c <__libc_init_array+0x3c>)
 800d746:	1ba4      	subs	r4, r4, r6
 800d748:	10a4      	asrs	r4, r4, #2
 800d74a:	2500      	movs	r5, #0
 800d74c:	42a5      	cmp	r5, r4
 800d74e:	d109      	bne.n	800d764 <__libc_init_array+0x24>
 800d750:	4e0b      	ldr	r6, [pc, #44]	; (800d780 <__libc_init_array+0x40>)
 800d752:	4c0c      	ldr	r4, [pc, #48]	; (800d784 <__libc_init_array+0x44>)
 800d754:	f008 f86c 	bl	8015830 <_init>
 800d758:	1ba4      	subs	r4, r4, r6
 800d75a:	10a4      	asrs	r4, r4, #2
 800d75c:	2500      	movs	r5, #0
 800d75e:	42a5      	cmp	r5, r4
 800d760:	d105      	bne.n	800d76e <__libc_init_array+0x2e>
 800d762:	bd70      	pop	{r4, r5, r6, pc}
 800d764:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d768:	4798      	blx	r3
 800d76a:	3501      	adds	r5, #1
 800d76c:	e7ee      	b.n	800d74c <__libc_init_array+0xc>
 800d76e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d772:	4798      	blx	r3
 800d774:	3501      	adds	r5, #1
 800d776:	e7f2      	b.n	800d75e <__libc_init_array+0x1e>
 800d778:	08016378 	.word	0x08016378
 800d77c:	08016378 	.word	0x08016378
 800d780:	08016378 	.word	0x08016378
 800d784:	0801637c 	.word	0x0801637c

0800d788 <localtime>:
 800d788:	b538      	push	{r3, r4, r5, lr}
 800d78a:	4b07      	ldr	r3, [pc, #28]	; (800d7a8 <localtime+0x20>)
 800d78c:	681c      	ldr	r4, [r3, #0]
 800d78e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d790:	4605      	mov	r5, r0
 800d792:	b91b      	cbnz	r3, 800d79c <localtime+0x14>
 800d794:	2024      	movs	r0, #36	; 0x24
 800d796:	f000 f8ed 	bl	800d974 <malloc>
 800d79a:	63e0      	str	r0, [r4, #60]	; 0x3c
 800d79c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d79e:	4628      	mov	r0, r5
 800d7a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7a4:	f000 b802 	b.w	800d7ac <localtime_r>
 800d7a8:	20000014 	.word	0x20000014

0800d7ac <localtime_r>:
 800d7ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7b0:	460c      	mov	r4, r1
 800d7b2:	4680      	mov	r8, r0
 800d7b4:	f005 ff4a 	bl	801364c <__gettzinfo>
 800d7b8:	4621      	mov	r1, r4
 800d7ba:	4607      	mov	r7, r0
 800d7bc:	4640      	mov	r0, r8
 800d7be:	f005 ff49 	bl	8013654 <gmtime_r>
 800d7c2:	6946      	ldr	r6, [r0, #20]
 800d7c4:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800d7c8:	07b3      	lsls	r3, r6, #30
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	d105      	bne.n	800d7da <localtime_r+0x2e>
 800d7ce:	2264      	movs	r2, #100	; 0x64
 800d7d0:	fb96 f3f2 	sdiv	r3, r6, r2
 800d7d4:	fb02 6313 	mls	r3, r2, r3, r6
 800d7d8:	b9fb      	cbnz	r3, 800d81a <localtime_r+0x6e>
 800d7da:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800d7de:	fb96 f5f3 	sdiv	r5, r6, r3
 800d7e2:	fb03 6515 	mls	r5, r3, r5, r6
 800d7e6:	fab5 f585 	clz	r5, r5
 800d7ea:	096d      	lsrs	r5, r5, #5
 800d7ec:	4b5f      	ldr	r3, [pc, #380]	; (800d96c <localtime_r+0x1c0>)
 800d7ee:	2230      	movs	r2, #48	; 0x30
 800d7f0:	fb02 3505 	mla	r5, r2, r5, r3
 800d7f4:	f002 fea0 	bl	8010538 <__tz_lock>
 800d7f8:	f002 feaa 	bl	8010550 <_tzset_unlocked>
 800d7fc:	4b5c      	ldr	r3, [pc, #368]	; (800d970 <localtime_r+0x1c4>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	b1e3      	cbz	r3, 800d83c <localtime_r+0x90>
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	429e      	cmp	r6, r3
 800d806:	d10a      	bne.n	800d81e <localtime_r+0x72>
 800d808:	6839      	ldr	r1, [r7, #0]
 800d80a:	f8d8 3000 	ldr.w	r3, [r8]
 800d80e:	69fa      	ldr	r2, [r7, #28]
 800d810:	b969      	cbnz	r1, 800d82e <localtime_r+0x82>
 800d812:	4293      	cmp	r3, r2
 800d814:	db0d      	blt.n	800d832 <localtime_r+0x86>
 800d816:	2301      	movs	r3, #1
 800d818:	e010      	b.n	800d83c <localtime_r+0x90>
 800d81a:	2501      	movs	r5, #1
 800d81c:	e7e6      	b.n	800d7ec <localtime_r+0x40>
 800d81e:	4630      	mov	r0, r6
 800d820:	f002 fde2 	bl	80103e8 <__tzcalc_limits>
 800d824:	2800      	cmp	r0, #0
 800d826:	d1ef      	bne.n	800d808 <localtime_r+0x5c>
 800d828:	f04f 33ff 	mov.w	r3, #4294967295
 800d82c:	e006      	b.n	800d83c <localtime_r+0x90>
 800d82e:	4293      	cmp	r3, r2
 800d830:	db55      	blt.n	800d8de <localtime_r+0x132>
 800d832:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d834:	4293      	cmp	r3, r2
 800d836:	bfac      	ite	ge
 800d838:	2300      	movge	r3, #0
 800d83a:	2301      	movlt	r3, #1
 800d83c:	6223      	str	r3, [r4, #32]
 800d83e:	6a23      	ldr	r3, [r4, #32]
 800d840:	2b01      	cmp	r3, #1
 800d842:	bf0c      	ite	eq
 800d844:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800d846:	6a39      	ldrne	r1, [r7, #32]
 800d848:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800d84c:	203c      	movs	r0, #60	; 0x3c
 800d84e:	fb91 f6f3 	sdiv	r6, r1, r3
 800d852:	fb03 1316 	mls	r3, r3, r6, r1
 800d856:	6861      	ldr	r1, [r4, #4]
 800d858:	fb93 f2f0 	sdiv	r2, r3, r0
 800d85c:	fb00 3012 	mls	r0, r0, r2, r3
 800d860:	6823      	ldr	r3, [r4, #0]
 800d862:	1a89      	subs	r1, r1, r2
 800d864:	68a2      	ldr	r2, [r4, #8]
 800d866:	6061      	str	r1, [r4, #4]
 800d868:	1a1b      	subs	r3, r3, r0
 800d86a:	1b92      	subs	r2, r2, r6
 800d86c:	2b3b      	cmp	r3, #59	; 0x3b
 800d86e:	6023      	str	r3, [r4, #0]
 800d870:	60a2      	str	r2, [r4, #8]
 800d872:	dd36      	ble.n	800d8e2 <localtime_r+0x136>
 800d874:	3101      	adds	r1, #1
 800d876:	6061      	str	r1, [r4, #4]
 800d878:	3b3c      	subs	r3, #60	; 0x3c
 800d87a:	6023      	str	r3, [r4, #0]
 800d87c:	6863      	ldr	r3, [r4, #4]
 800d87e:	2b3b      	cmp	r3, #59	; 0x3b
 800d880:	dd35      	ble.n	800d8ee <localtime_r+0x142>
 800d882:	3201      	adds	r2, #1
 800d884:	60a2      	str	r2, [r4, #8]
 800d886:	3b3c      	subs	r3, #60	; 0x3c
 800d888:	6063      	str	r3, [r4, #4]
 800d88a:	68a3      	ldr	r3, [r4, #8]
 800d88c:	2b17      	cmp	r3, #23
 800d88e:	dd34      	ble.n	800d8fa <localtime_r+0x14e>
 800d890:	69e2      	ldr	r2, [r4, #28]
 800d892:	3201      	adds	r2, #1
 800d894:	61e2      	str	r2, [r4, #28]
 800d896:	69a2      	ldr	r2, [r4, #24]
 800d898:	3201      	adds	r2, #1
 800d89a:	2a06      	cmp	r2, #6
 800d89c:	bfc8      	it	gt
 800d89e:	2200      	movgt	r2, #0
 800d8a0:	61a2      	str	r2, [r4, #24]
 800d8a2:	68e2      	ldr	r2, [r4, #12]
 800d8a4:	3b18      	subs	r3, #24
 800d8a6:	3201      	adds	r2, #1
 800d8a8:	60a3      	str	r3, [r4, #8]
 800d8aa:	6923      	ldr	r3, [r4, #16]
 800d8ac:	60e2      	str	r2, [r4, #12]
 800d8ae:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800d8b2:	428a      	cmp	r2, r1
 800d8b4:	dd0e      	ble.n	800d8d4 <localtime_r+0x128>
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	2b0c      	cmp	r3, #12
 800d8ba:	bf0c      	ite	eq
 800d8bc:	6963      	ldreq	r3, [r4, #20]
 800d8be:	6123      	strne	r3, [r4, #16]
 800d8c0:	eba2 0201 	sub.w	r2, r2, r1
 800d8c4:	60e2      	str	r2, [r4, #12]
 800d8c6:	bf01      	itttt	eq
 800d8c8:	3301      	addeq	r3, #1
 800d8ca:	2200      	moveq	r2, #0
 800d8cc:	6122      	streq	r2, [r4, #16]
 800d8ce:	6163      	streq	r3, [r4, #20]
 800d8d0:	bf08      	it	eq
 800d8d2:	61e2      	streq	r2, [r4, #28]
 800d8d4:	f002 fe36 	bl	8010544 <__tz_unlock>
 800d8d8:	4620      	mov	r0, r4
 800d8da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8de:	2300      	movs	r3, #0
 800d8e0:	e7ac      	b.n	800d83c <localtime_r+0x90>
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	daca      	bge.n	800d87c <localtime_r+0xd0>
 800d8e6:	3901      	subs	r1, #1
 800d8e8:	6061      	str	r1, [r4, #4]
 800d8ea:	333c      	adds	r3, #60	; 0x3c
 800d8ec:	e7c5      	b.n	800d87a <localtime_r+0xce>
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	dacb      	bge.n	800d88a <localtime_r+0xde>
 800d8f2:	3a01      	subs	r2, #1
 800d8f4:	60a2      	str	r2, [r4, #8]
 800d8f6:	333c      	adds	r3, #60	; 0x3c
 800d8f8:	e7c6      	b.n	800d888 <localtime_r+0xdc>
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	daea      	bge.n	800d8d4 <localtime_r+0x128>
 800d8fe:	69e2      	ldr	r2, [r4, #28]
 800d900:	3a01      	subs	r2, #1
 800d902:	61e2      	str	r2, [r4, #28]
 800d904:	69a2      	ldr	r2, [r4, #24]
 800d906:	3a01      	subs	r2, #1
 800d908:	bf48      	it	mi
 800d90a:	2206      	movmi	r2, #6
 800d90c:	61a2      	str	r2, [r4, #24]
 800d90e:	68e2      	ldr	r2, [r4, #12]
 800d910:	3318      	adds	r3, #24
 800d912:	3a01      	subs	r2, #1
 800d914:	60e2      	str	r2, [r4, #12]
 800d916:	60a3      	str	r3, [r4, #8]
 800d918:	2a00      	cmp	r2, #0
 800d91a:	d1db      	bne.n	800d8d4 <localtime_r+0x128>
 800d91c:	6923      	ldr	r3, [r4, #16]
 800d91e:	3b01      	subs	r3, #1
 800d920:	d405      	bmi.n	800d92e <localtime_r+0x182>
 800d922:	6123      	str	r3, [r4, #16]
 800d924:	6923      	ldr	r3, [r4, #16]
 800d926:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800d92a:	60e3      	str	r3, [r4, #12]
 800d92c:	e7d2      	b.n	800d8d4 <localtime_r+0x128>
 800d92e:	230b      	movs	r3, #11
 800d930:	6123      	str	r3, [r4, #16]
 800d932:	6963      	ldr	r3, [r4, #20]
 800d934:	1e5a      	subs	r2, r3, #1
 800d936:	f012 0f03 	tst.w	r2, #3
 800d93a:	6162      	str	r2, [r4, #20]
 800d93c:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800d940:	d105      	bne.n	800d94e <localtime_r+0x1a2>
 800d942:	2164      	movs	r1, #100	; 0x64
 800d944:	fb92 f3f1 	sdiv	r3, r2, r1
 800d948:	fb01 2313 	mls	r3, r1, r3, r2
 800d94c:	b963      	cbnz	r3, 800d968 <localtime_r+0x1bc>
 800d94e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800d952:	fb92 f3f1 	sdiv	r3, r2, r1
 800d956:	fb01 2313 	mls	r3, r1, r3, r2
 800d95a:	fab3 f383 	clz	r3, r3
 800d95e:	095b      	lsrs	r3, r3, #5
 800d960:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800d964:	61e3      	str	r3, [r4, #28]
 800d966:	e7dd      	b.n	800d924 <localtime_r+0x178>
 800d968:	2301      	movs	r3, #1
 800d96a:	e7f9      	b.n	800d960 <localtime_r+0x1b4>
 800d96c:	08015f6c 	.word	0x08015f6c
 800d970:	20000974 	.word	0x20000974

0800d974 <malloc>:
 800d974:	4b02      	ldr	r3, [pc, #8]	; (800d980 <malloc+0xc>)
 800d976:	4601      	mov	r1, r0
 800d978:	6818      	ldr	r0, [r3, #0]
 800d97a:	f000 b80b 	b.w	800d994 <_malloc_r>
 800d97e:	bf00      	nop
 800d980:	20000014 	.word	0x20000014

0800d984 <free>:
 800d984:	4b02      	ldr	r3, [pc, #8]	; (800d990 <free+0xc>)
 800d986:	4601      	mov	r1, r0
 800d988:	6818      	ldr	r0, [r3, #0]
 800d98a:	f005 b8bf 	b.w	8012b0c <_free_r>
 800d98e:	bf00      	nop
 800d990:	20000014 	.word	0x20000014

0800d994 <_malloc_r>:
 800d994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d998:	f101 040b 	add.w	r4, r1, #11
 800d99c:	2c16      	cmp	r4, #22
 800d99e:	4681      	mov	r9, r0
 800d9a0:	d907      	bls.n	800d9b2 <_malloc_r+0x1e>
 800d9a2:	f034 0407 	bics.w	r4, r4, #7
 800d9a6:	d505      	bpl.n	800d9b4 <_malloc_r+0x20>
 800d9a8:	230c      	movs	r3, #12
 800d9aa:	f8c9 3000 	str.w	r3, [r9]
 800d9ae:	2600      	movs	r6, #0
 800d9b0:	e131      	b.n	800dc16 <_malloc_r+0x282>
 800d9b2:	2410      	movs	r4, #16
 800d9b4:	428c      	cmp	r4, r1
 800d9b6:	d3f7      	bcc.n	800d9a8 <_malloc_r+0x14>
 800d9b8:	4648      	mov	r0, r9
 800d9ba:	f000 fc69 	bl	800e290 <__malloc_lock>
 800d9be:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800d9c2:	4d9c      	ldr	r5, [pc, #624]	; (800dc34 <_malloc_r+0x2a0>)
 800d9c4:	d236      	bcs.n	800da34 <_malloc_r+0xa0>
 800d9c6:	f104 0208 	add.w	r2, r4, #8
 800d9ca:	442a      	add	r2, r5
 800d9cc:	f1a2 0108 	sub.w	r1, r2, #8
 800d9d0:	6856      	ldr	r6, [r2, #4]
 800d9d2:	428e      	cmp	r6, r1
 800d9d4:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800d9d8:	d102      	bne.n	800d9e0 <_malloc_r+0x4c>
 800d9da:	68d6      	ldr	r6, [r2, #12]
 800d9dc:	42b2      	cmp	r2, r6
 800d9de:	d010      	beq.n	800da02 <_malloc_r+0x6e>
 800d9e0:	6873      	ldr	r3, [r6, #4]
 800d9e2:	68f2      	ldr	r2, [r6, #12]
 800d9e4:	68b1      	ldr	r1, [r6, #8]
 800d9e6:	f023 0303 	bic.w	r3, r3, #3
 800d9ea:	60ca      	str	r2, [r1, #12]
 800d9ec:	4433      	add	r3, r6
 800d9ee:	6091      	str	r1, [r2, #8]
 800d9f0:	685a      	ldr	r2, [r3, #4]
 800d9f2:	f042 0201 	orr.w	r2, r2, #1
 800d9f6:	605a      	str	r2, [r3, #4]
 800d9f8:	4648      	mov	r0, r9
 800d9fa:	f000 fc4f 	bl	800e29c <__malloc_unlock>
 800d9fe:	3608      	adds	r6, #8
 800da00:	e109      	b.n	800dc16 <_malloc_r+0x282>
 800da02:	3302      	adds	r3, #2
 800da04:	4a8c      	ldr	r2, [pc, #560]	; (800dc38 <_malloc_r+0x2a4>)
 800da06:	692e      	ldr	r6, [r5, #16]
 800da08:	4296      	cmp	r6, r2
 800da0a:	4611      	mov	r1, r2
 800da0c:	d06d      	beq.n	800daea <_malloc_r+0x156>
 800da0e:	6870      	ldr	r0, [r6, #4]
 800da10:	f020 0003 	bic.w	r0, r0, #3
 800da14:	1b07      	subs	r7, r0, r4
 800da16:	2f0f      	cmp	r7, #15
 800da18:	dd47      	ble.n	800daaa <_malloc_r+0x116>
 800da1a:	1933      	adds	r3, r6, r4
 800da1c:	f044 0401 	orr.w	r4, r4, #1
 800da20:	6074      	str	r4, [r6, #4]
 800da22:	616b      	str	r3, [r5, #20]
 800da24:	612b      	str	r3, [r5, #16]
 800da26:	60da      	str	r2, [r3, #12]
 800da28:	609a      	str	r2, [r3, #8]
 800da2a:	f047 0201 	orr.w	r2, r7, #1
 800da2e:	605a      	str	r2, [r3, #4]
 800da30:	5037      	str	r7, [r6, r0]
 800da32:	e7e1      	b.n	800d9f8 <_malloc_r+0x64>
 800da34:	0a63      	lsrs	r3, r4, #9
 800da36:	d02a      	beq.n	800da8e <_malloc_r+0xfa>
 800da38:	2b04      	cmp	r3, #4
 800da3a:	d812      	bhi.n	800da62 <_malloc_r+0xce>
 800da3c:	09a3      	lsrs	r3, r4, #6
 800da3e:	3338      	adds	r3, #56	; 0x38
 800da40:	1c5a      	adds	r2, r3, #1
 800da42:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800da46:	f1a2 0008 	sub.w	r0, r2, #8
 800da4a:	6856      	ldr	r6, [r2, #4]
 800da4c:	4286      	cmp	r6, r0
 800da4e:	d006      	beq.n	800da5e <_malloc_r+0xca>
 800da50:	6872      	ldr	r2, [r6, #4]
 800da52:	f022 0203 	bic.w	r2, r2, #3
 800da56:	1b11      	subs	r1, r2, r4
 800da58:	290f      	cmp	r1, #15
 800da5a:	dd1c      	ble.n	800da96 <_malloc_r+0x102>
 800da5c:	3b01      	subs	r3, #1
 800da5e:	3301      	adds	r3, #1
 800da60:	e7d0      	b.n	800da04 <_malloc_r+0x70>
 800da62:	2b14      	cmp	r3, #20
 800da64:	d801      	bhi.n	800da6a <_malloc_r+0xd6>
 800da66:	335b      	adds	r3, #91	; 0x5b
 800da68:	e7ea      	b.n	800da40 <_malloc_r+0xac>
 800da6a:	2b54      	cmp	r3, #84	; 0x54
 800da6c:	d802      	bhi.n	800da74 <_malloc_r+0xe0>
 800da6e:	0b23      	lsrs	r3, r4, #12
 800da70:	336e      	adds	r3, #110	; 0x6e
 800da72:	e7e5      	b.n	800da40 <_malloc_r+0xac>
 800da74:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800da78:	d802      	bhi.n	800da80 <_malloc_r+0xec>
 800da7a:	0be3      	lsrs	r3, r4, #15
 800da7c:	3377      	adds	r3, #119	; 0x77
 800da7e:	e7df      	b.n	800da40 <_malloc_r+0xac>
 800da80:	f240 5254 	movw	r2, #1364	; 0x554
 800da84:	4293      	cmp	r3, r2
 800da86:	d804      	bhi.n	800da92 <_malloc_r+0xfe>
 800da88:	0ca3      	lsrs	r3, r4, #18
 800da8a:	337c      	adds	r3, #124	; 0x7c
 800da8c:	e7d8      	b.n	800da40 <_malloc_r+0xac>
 800da8e:	233f      	movs	r3, #63	; 0x3f
 800da90:	e7d6      	b.n	800da40 <_malloc_r+0xac>
 800da92:	237e      	movs	r3, #126	; 0x7e
 800da94:	e7d4      	b.n	800da40 <_malloc_r+0xac>
 800da96:	2900      	cmp	r1, #0
 800da98:	68f1      	ldr	r1, [r6, #12]
 800da9a:	db04      	blt.n	800daa6 <_malloc_r+0x112>
 800da9c:	68b3      	ldr	r3, [r6, #8]
 800da9e:	60d9      	str	r1, [r3, #12]
 800daa0:	608b      	str	r3, [r1, #8]
 800daa2:	18b3      	adds	r3, r6, r2
 800daa4:	e7a4      	b.n	800d9f0 <_malloc_r+0x5c>
 800daa6:	460e      	mov	r6, r1
 800daa8:	e7d0      	b.n	800da4c <_malloc_r+0xb8>
 800daaa:	2f00      	cmp	r7, #0
 800daac:	616a      	str	r2, [r5, #20]
 800daae:	612a      	str	r2, [r5, #16]
 800dab0:	db05      	blt.n	800dabe <_malloc_r+0x12a>
 800dab2:	4430      	add	r0, r6
 800dab4:	6843      	ldr	r3, [r0, #4]
 800dab6:	f043 0301 	orr.w	r3, r3, #1
 800daba:	6043      	str	r3, [r0, #4]
 800dabc:	e79c      	b.n	800d9f8 <_malloc_r+0x64>
 800dabe:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800dac2:	d244      	bcs.n	800db4e <_malloc_r+0x1ba>
 800dac4:	08c0      	lsrs	r0, r0, #3
 800dac6:	1087      	asrs	r7, r0, #2
 800dac8:	2201      	movs	r2, #1
 800daca:	fa02 f707 	lsl.w	r7, r2, r7
 800dace:	686a      	ldr	r2, [r5, #4]
 800dad0:	3001      	adds	r0, #1
 800dad2:	433a      	orrs	r2, r7
 800dad4:	606a      	str	r2, [r5, #4]
 800dad6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800dada:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800dade:	60b7      	str	r7, [r6, #8]
 800dae0:	3a08      	subs	r2, #8
 800dae2:	60f2      	str	r2, [r6, #12]
 800dae4:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800dae8:	60fe      	str	r6, [r7, #12]
 800daea:	2001      	movs	r0, #1
 800daec:	109a      	asrs	r2, r3, #2
 800daee:	fa00 f202 	lsl.w	r2, r0, r2
 800daf2:	6868      	ldr	r0, [r5, #4]
 800daf4:	4282      	cmp	r2, r0
 800daf6:	f200 80a1 	bhi.w	800dc3c <_malloc_r+0x2a8>
 800dafa:	4202      	tst	r2, r0
 800dafc:	d106      	bne.n	800db0c <_malloc_r+0x178>
 800dafe:	f023 0303 	bic.w	r3, r3, #3
 800db02:	0052      	lsls	r2, r2, #1
 800db04:	4202      	tst	r2, r0
 800db06:	f103 0304 	add.w	r3, r3, #4
 800db0a:	d0fa      	beq.n	800db02 <_malloc_r+0x16e>
 800db0c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800db10:	46e0      	mov	r8, ip
 800db12:	469e      	mov	lr, r3
 800db14:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800db18:	4546      	cmp	r6, r8
 800db1a:	d153      	bne.n	800dbc4 <_malloc_r+0x230>
 800db1c:	f10e 0e01 	add.w	lr, lr, #1
 800db20:	f01e 0f03 	tst.w	lr, #3
 800db24:	f108 0808 	add.w	r8, r8, #8
 800db28:	d1f4      	bne.n	800db14 <_malloc_r+0x180>
 800db2a:	0798      	lsls	r0, r3, #30
 800db2c:	d179      	bne.n	800dc22 <_malloc_r+0x28e>
 800db2e:	686b      	ldr	r3, [r5, #4]
 800db30:	ea23 0302 	bic.w	r3, r3, r2
 800db34:	606b      	str	r3, [r5, #4]
 800db36:	6868      	ldr	r0, [r5, #4]
 800db38:	0052      	lsls	r2, r2, #1
 800db3a:	4282      	cmp	r2, r0
 800db3c:	d87e      	bhi.n	800dc3c <_malloc_r+0x2a8>
 800db3e:	2a00      	cmp	r2, #0
 800db40:	d07c      	beq.n	800dc3c <_malloc_r+0x2a8>
 800db42:	4673      	mov	r3, lr
 800db44:	4202      	tst	r2, r0
 800db46:	d1e1      	bne.n	800db0c <_malloc_r+0x178>
 800db48:	3304      	adds	r3, #4
 800db4a:	0052      	lsls	r2, r2, #1
 800db4c:	e7fa      	b.n	800db44 <_malloc_r+0x1b0>
 800db4e:	0a42      	lsrs	r2, r0, #9
 800db50:	2a04      	cmp	r2, #4
 800db52:	d815      	bhi.n	800db80 <_malloc_r+0x1ec>
 800db54:	0982      	lsrs	r2, r0, #6
 800db56:	3238      	adds	r2, #56	; 0x38
 800db58:	1c57      	adds	r7, r2, #1
 800db5a:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800db5e:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800db62:	45be      	cmp	lr, r7
 800db64:	d126      	bne.n	800dbb4 <_malloc_r+0x220>
 800db66:	2001      	movs	r0, #1
 800db68:	1092      	asrs	r2, r2, #2
 800db6a:	fa00 f202 	lsl.w	r2, r0, r2
 800db6e:	6868      	ldr	r0, [r5, #4]
 800db70:	4310      	orrs	r0, r2
 800db72:	6068      	str	r0, [r5, #4]
 800db74:	f8c6 e00c 	str.w	lr, [r6, #12]
 800db78:	60b7      	str	r7, [r6, #8]
 800db7a:	f8ce 6008 	str.w	r6, [lr, #8]
 800db7e:	e7b3      	b.n	800dae8 <_malloc_r+0x154>
 800db80:	2a14      	cmp	r2, #20
 800db82:	d801      	bhi.n	800db88 <_malloc_r+0x1f4>
 800db84:	325b      	adds	r2, #91	; 0x5b
 800db86:	e7e7      	b.n	800db58 <_malloc_r+0x1c4>
 800db88:	2a54      	cmp	r2, #84	; 0x54
 800db8a:	d802      	bhi.n	800db92 <_malloc_r+0x1fe>
 800db8c:	0b02      	lsrs	r2, r0, #12
 800db8e:	326e      	adds	r2, #110	; 0x6e
 800db90:	e7e2      	b.n	800db58 <_malloc_r+0x1c4>
 800db92:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800db96:	d802      	bhi.n	800db9e <_malloc_r+0x20a>
 800db98:	0bc2      	lsrs	r2, r0, #15
 800db9a:	3277      	adds	r2, #119	; 0x77
 800db9c:	e7dc      	b.n	800db58 <_malloc_r+0x1c4>
 800db9e:	f240 5754 	movw	r7, #1364	; 0x554
 800dba2:	42ba      	cmp	r2, r7
 800dba4:	bf9a      	itte	ls
 800dba6:	0c82      	lsrls	r2, r0, #18
 800dba8:	327c      	addls	r2, #124	; 0x7c
 800dbaa:	227e      	movhi	r2, #126	; 0x7e
 800dbac:	e7d4      	b.n	800db58 <_malloc_r+0x1c4>
 800dbae:	68bf      	ldr	r7, [r7, #8]
 800dbb0:	45be      	cmp	lr, r7
 800dbb2:	d004      	beq.n	800dbbe <_malloc_r+0x22a>
 800dbb4:	687a      	ldr	r2, [r7, #4]
 800dbb6:	f022 0203 	bic.w	r2, r2, #3
 800dbba:	4290      	cmp	r0, r2
 800dbbc:	d3f7      	bcc.n	800dbae <_malloc_r+0x21a>
 800dbbe:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800dbc2:	e7d7      	b.n	800db74 <_malloc_r+0x1e0>
 800dbc4:	6870      	ldr	r0, [r6, #4]
 800dbc6:	68f7      	ldr	r7, [r6, #12]
 800dbc8:	f020 0003 	bic.w	r0, r0, #3
 800dbcc:	eba0 0a04 	sub.w	sl, r0, r4
 800dbd0:	f1ba 0f0f 	cmp.w	sl, #15
 800dbd4:	dd10      	ble.n	800dbf8 <_malloc_r+0x264>
 800dbd6:	68b2      	ldr	r2, [r6, #8]
 800dbd8:	1933      	adds	r3, r6, r4
 800dbda:	f044 0401 	orr.w	r4, r4, #1
 800dbde:	6074      	str	r4, [r6, #4]
 800dbe0:	60d7      	str	r7, [r2, #12]
 800dbe2:	60ba      	str	r2, [r7, #8]
 800dbe4:	f04a 0201 	orr.w	r2, sl, #1
 800dbe8:	616b      	str	r3, [r5, #20]
 800dbea:	612b      	str	r3, [r5, #16]
 800dbec:	60d9      	str	r1, [r3, #12]
 800dbee:	6099      	str	r1, [r3, #8]
 800dbf0:	605a      	str	r2, [r3, #4]
 800dbf2:	f846 a000 	str.w	sl, [r6, r0]
 800dbf6:	e6ff      	b.n	800d9f8 <_malloc_r+0x64>
 800dbf8:	f1ba 0f00 	cmp.w	sl, #0
 800dbfc:	db0f      	blt.n	800dc1e <_malloc_r+0x28a>
 800dbfe:	4430      	add	r0, r6
 800dc00:	6843      	ldr	r3, [r0, #4]
 800dc02:	f043 0301 	orr.w	r3, r3, #1
 800dc06:	6043      	str	r3, [r0, #4]
 800dc08:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800dc0c:	4648      	mov	r0, r9
 800dc0e:	60df      	str	r7, [r3, #12]
 800dc10:	60bb      	str	r3, [r7, #8]
 800dc12:	f000 fb43 	bl	800e29c <__malloc_unlock>
 800dc16:	4630      	mov	r0, r6
 800dc18:	b003      	add	sp, #12
 800dc1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc1e:	463e      	mov	r6, r7
 800dc20:	e77a      	b.n	800db18 <_malloc_r+0x184>
 800dc22:	f85c 0908 	ldr.w	r0, [ip], #-8
 800dc26:	4584      	cmp	ip, r0
 800dc28:	f103 33ff 	add.w	r3, r3, #4294967295
 800dc2c:	f43f af7d 	beq.w	800db2a <_malloc_r+0x196>
 800dc30:	e781      	b.n	800db36 <_malloc_r+0x1a2>
 800dc32:	bf00      	nop
 800dc34:	20000108 	.word	0x20000108
 800dc38:	20000110 	.word	0x20000110
 800dc3c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800dc40:	f8db 6004 	ldr.w	r6, [fp, #4]
 800dc44:	f026 0603 	bic.w	r6, r6, #3
 800dc48:	42b4      	cmp	r4, r6
 800dc4a:	d803      	bhi.n	800dc54 <_malloc_r+0x2c0>
 800dc4c:	1b33      	subs	r3, r6, r4
 800dc4e:	2b0f      	cmp	r3, #15
 800dc50:	f300 8096 	bgt.w	800dd80 <_malloc_r+0x3ec>
 800dc54:	4a4f      	ldr	r2, [pc, #316]	; (800dd94 <_malloc_r+0x400>)
 800dc56:	6817      	ldr	r7, [r2, #0]
 800dc58:	4a4f      	ldr	r2, [pc, #316]	; (800dd98 <_malloc_r+0x404>)
 800dc5a:	6811      	ldr	r1, [r2, #0]
 800dc5c:	3710      	adds	r7, #16
 800dc5e:	3101      	adds	r1, #1
 800dc60:	eb0b 0306 	add.w	r3, fp, r6
 800dc64:	4427      	add	r7, r4
 800dc66:	d005      	beq.n	800dc74 <_malloc_r+0x2e0>
 800dc68:	494c      	ldr	r1, [pc, #304]	; (800dd9c <_malloc_r+0x408>)
 800dc6a:	3901      	subs	r1, #1
 800dc6c:	440f      	add	r7, r1
 800dc6e:	3101      	adds	r1, #1
 800dc70:	4249      	negs	r1, r1
 800dc72:	400f      	ands	r7, r1
 800dc74:	4639      	mov	r1, r7
 800dc76:	4648      	mov	r0, r9
 800dc78:	9201      	str	r2, [sp, #4]
 800dc7a:	9300      	str	r3, [sp, #0]
 800dc7c:	f000 fb94 	bl	800e3a8 <_sbrk_r>
 800dc80:	f1b0 3fff 	cmp.w	r0, #4294967295
 800dc84:	4680      	mov	r8, r0
 800dc86:	d056      	beq.n	800dd36 <_malloc_r+0x3a2>
 800dc88:	9b00      	ldr	r3, [sp, #0]
 800dc8a:	9a01      	ldr	r2, [sp, #4]
 800dc8c:	4283      	cmp	r3, r0
 800dc8e:	d901      	bls.n	800dc94 <_malloc_r+0x300>
 800dc90:	45ab      	cmp	fp, r5
 800dc92:	d150      	bne.n	800dd36 <_malloc_r+0x3a2>
 800dc94:	4842      	ldr	r0, [pc, #264]	; (800dda0 <_malloc_r+0x40c>)
 800dc96:	6801      	ldr	r1, [r0, #0]
 800dc98:	4543      	cmp	r3, r8
 800dc9a:	eb07 0e01 	add.w	lr, r7, r1
 800dc9e:	f8c0 e000 	str.w	lr, [r0]
 800dca2:	4940      	ldr	r1, [pc, #256]	; (800dda4 <_malloc_r+0x410>)
 800dca4:	4682      	mov	sl, r0
 800dca6:	d113      	bne.n	800dcd0 <_malloc_r+0x33c>
 800dca8:	420b      	tst	r3, r1
 800dcaa:	d111      	bne.n	800dcd0 <_malloc_r+0x33c>
 800dcac:	68ab      	ldr	r3, [r5, #8]
 800dcae:	443e      	add	r6, r7
 800dcb0:	f046 0601 	orr.w	r6, r6, #1
 800dcb4:	605e      	str	r6, [r3, #4]
 800dcb6:	4a3c      	ldr	r2, [pc, #240]	; (800dda8 <_malloc_r+0x414>)
 800dcb8:	f8da 3000 	ldr.w	r3, [sl]
 800dcbc:	6811      	ldr	r1, [r2, #0]
 800dcbe:	428b      	cmp	r3, r1
 800dcc0:	bf88      	it	hi
 800dcc2:	6013      	strhi	r3, [r2, #0]
 800dcc4:	4a39      	ldr	r2, [pc, #228]	; (800ddac <_malloc_r+0x418>)
 800dcc6:	6811      	ldr	r1, [r2, #0]
 800dcc8:	428b      	cmp	r3, r1
 800dcca:	bf88      	it	hi
 800dccc:	6013      	strhi	r3, [r2, #0]
 800dcce:	e032      	b.n	800dd36 <_malloc_r+0x3a2>
 800dcd0:	6810      	ldr	r0, [r2, #0]
 800dcd2:	3001      	adds	r0, #1
 800dcd4:	bf1b      	ittet	ne
 800dcd6:	eba8 0303 	subne.w	r3, r8, r3
 800dcda:	4473      	addne	r3, lr
 800dcdc:	f8c2 8000 	streq.w	r8, [r2]
 800dce0:	f8ca 3000 	strne.w	r3, [sl]
 800dce4:	f018 0007 	ands.w	r0, r8, #7
 800dce8:	bf1c      	itt	ne
 800dcea:	f1c0 0008 	rsbne	r0, r0, #8
 800dcee:	4480      	addne	r8, r0
 800dcf0:	4b2a      	ldr	r3, [pc, #168]	; (800dd9c <_malloc_r+0x408>)
 800dcf2:	4447      	add	r7, r8
 800dcf4:	4418      	add	r0, r3
 800dcf6:	400f      	ands	r7, r1
 800dcf8:	1bc7      	subs	r7, r0, r7
 800dcfa:	4639      	mov	r1, r7
 800dcfc:	4648      	mov	r0, r9
 800dcfe:	f000 fb53 	bl	800e3a8 <_sbrk_r>
 800dd02:	1c43      	adds	r3, r0, #1
 800dd04:	bf08      	it	eq
 800dd06:	4640      	moveq	r0, r8
 800dd08:	f8da 3000 	ldr.w	r3, [sl]
 800dd0c:	f8c5 8008 	str.w	r8, [r5, #8]
 800dd10:	bf08      	it	eq
 800dd12:	2700      	moveq	r7, #0
 800dd14:	eba0 0008 	sub.w	r0, r0, r8
 800dd18:	443b      	add	r3, r7
 800dd1a:	4407      	add	r7, r0
 800dd1c:	f047 0701 	orr.w	r7, r7, #1
 800dd20:	45ab      	cmp	fp, r5
 800dd22:	f8ca 3000 	str.w	r3, [sl]
 800dd26:	f8c8 7004 	str.w	r7, [r8, #4]
 800dd2a:	d0c4      	beq.n	800dcb6 <_malloc_r+0x322>
 800dd2c:	2e0f      	cmp	r6, #15
 800dd2e:	d810      	bhi.n	800dd52 <_malloc_r+0x3be>
 800dd30:	2301      	movs	r3, #1
 800dd32:	f8c8 3004 	str.w	r3, [r8, #4]
 800dd36:	68ab      	ldr	r3, [r5, #8]
 800dd38:	685a      	ldr	r2, [r3, #4]
 800dd3a:	f022 0203 	bic.w	r2, r2, #3
 800dd3e:	4294      	cmp	r4, r2
 800dd40:	eba2 0304 	sub.w	r3, r2, r4
 800dd44:	d801      	bhi.n	800dd4a <_malloc_r+0x3b6>
 800dd46:	2b0f      	cmp	r3, #15
 800dd48:	dc1a      	bgt.n	800dd80 <_malloc_r+0x3ec>
 800dd4a:	4648      	mov	r0, r9
 800dd4c:	f000 faa6 	bl	800e29c <__malloc_unlock>
 800dd50:	e62d      	b.n	800d9ae <_malloc_r+0x1a>
 800dd52:	f8db 3004 	ldr.w	r3, [fp, #4]
 800dd56:	3e0c      	subs	r6, #12
 800dd58:	f026 0607 	bic.w	r6, r6, #7
 800dd5c:	f003 0301 	and.w	r3, r3, #1
 800dd60:	4333      	orrs	r3, r6
 800dd62:	f8cb 3004 	str.w	r3, [fp, #4]
 800dd66:	eb0b 0306 	add.w	r3, fp, r6
 800dd6a:	2205      	movs	r2, #5
 800dd6c:	2e0f      	cmp	r6, #15
 800dd6e:	605a      	str	r2, [r3, #4]
 800dd70:	609a      	str	r2, [r3, #8]
 800dd72:	d9a0      	bls.n	800dcb6 <_malloc_r+0x322>
 800dd74:	f10b 0108 	add.w	r1, fp, #8
 800dd78:	4648      	mov	r0, r9
 800dd7a:	f004 fec7 	bl	8012b0c <_free_r>
 800dd7e:	e79a      	b.n	800dcb6 <_malloc_r+0x322>
 800dd80:	68ae      	ldr	r6, [r5, #8]
 800dd82:	f044 0201 	orr.w	r2, r4, #1
 800dd86:	4434      	add	r4, r6
 800dd88:	f043 0301 	orr.w	r3, r3, #1
 800dd8c:	6072      	str	r2, [r6, #4]
 800dd8e:	60ac      	str	r4, [r5, #8]
 800dd90:	6063      	str	r3, [r4, #4]
 800dd92:	e631      	b.n	800d9f8 <_malloc_r+0x64>
 800dd94:	20000954 	.word	0x20000954
 800dd98:	20000510 	.word	0x20000510
 800dd9c:	00000080 	.word	0x00000080
 800dda0:	20000924 	.word	0x20000924
 800dda4:	0000007f 	.word	0x0000007f
 800dda8:	2000094c 	.word	0x2000094c
 800ddac:	20000950 	.word	0x20000950

0800ddb0 <memcpy>:
 800ddb0:	b510      	push	{r4, lr}
 800ddb2:	1e43      	subs	r3, r0, #1
 800ddb4:	440a      	add	r2, r1
 800ddb6:	4291      	cmp	r1, r2
 800ddb8:	d100      	bne.n	800ddbc <memcpy+0xc>
 800ddba:	bd10      	pop	{r4, pc}
 800ddbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ddc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ddc4:	e7f7      	b.n	800ddb6 <memcpy+0x6>

0800ddc6 <memset>:
 800ddc6:	4402      	add	r2, r0
 800ddc8:	4603      	mov	r3, r0
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	d100      	bne.n	800ddd0 <memset+0xa>
 800ddce:	4770      	bx	lr
 800ddd0:	f803 1b01 	strb.w	r1, [r3], #1
 800ddd4:	e7f9      	b.n	800ddca <memset+0x4>
	...

0800ddd8 <validate_structure>:
 800ddd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddda:	6801      	ldr	r1, [r0, #0]
 800dddc:	293b      	cmp	r1, #59	; 0x3b
 800ddde:	4604      	mov	r4, r0
 800dde0:	d911      	bls.n	800de06 <validate_structure+0x2e>
 800dde2:	223c      	movs	r2, #60	; 0x3c
 800dde4:	4668      	mov	r0, sp
 800dde6:	f003 fe21 	bl	8011a2c <div>
 800ddea:	9a01      	ldr	r2, [sp, #4]
 800ddec:	6863      	ldr	r3, [r4, #4]
 800ddee:	9900      	ldr	r1, [sp, #0]
 800ddf0:	2a00      	cmp	r2, #0
 800ddf2:	440b      	add	r3, r1
 800ddf4:	6063      	str	r3, [r4, #4]
 800ddf6:	bfbb      	ittet	lt
 800ddf8:	323c      	addlt	r2, #60	; 0x3c
 800ddfa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800ddfe:	6022      	strge	r2, [r4, #0]
 800de00:	6022      	strlt	r2, [r4, #0]
 800de02:	bfb8      	it	lt
 800de04:	6063      	strlt	r3, [r4, #4]
 800de06:	6861      	ldr	r1, [r4, #4]
 800de08:	293b      	cmp	r1, #59	; 0x3b
 800de0a:	d911      	bls.n	800de30 <validate_structure+0x58>
 800de0c:	223c      	movs	r2, #60	; 0x3c
 800de0e:	4668      	mov	r0, sp
 800de10:	f003 fe0c 	bl	8011a2c <div>
 800de14:	9a01      	ldr	r2, [sp, #4]
 800de16:	68a3      	ldr	r3, [r4, #8]
 800de18:	9900      	ldr	r1, [sp, #0]
 800de1a:	2a00      	cmp	r2, #0
 800de1c:	440b      	add	r3, r1
 800de1e:	60a3      	str	r3, [r4, #8]
 800de20:	bfbb      	ittet	lt
 800de22:	323c      	addlt	r2, #60	; 0x3c
 800de24:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800de28:	6062      	strge	r2, [r4, #4]
 800de2a:	6062      	strlt	r2, [r4, #4]
 800de2c:	bfb8      	it	lt
 800de2e:	60a3      	strlt	r3, [r4, #8]
 800de30:	68a1      	ldr	r1, [r4, #8]
 800de32:	2917      	cmp	r1, #23
 800de34:	d911      	bls.n	800de5a <validate_structure+0x82>
 800de36:	2218      	movs	r2, #24
 800de38:	4668      	mov	r0, sp
 800de3a:	f003 fdf7 	bl	8011a2c <div>
 800de3e:	9a01      	ldr	r2, [sp, #4]
 800de40:	68e3      	ldr	r3, [r4, #12]
 800de42:	9900      	ldr	r1, [sp, #0]
 800de44:	2a00      	cmp	r2, #0
 800de46:	440b      	add	r3, r1
 800de48:	60e3      	str	r3, [r4, #12]
 800de4a:	bfbb      	ittet	lt
 800de4c:	3218      	addlt	r2, #24
 800de4e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800de52:	60a2      	strge	r2, [r4, #8]
 800de54:	60a2      	strlt	r2, [r4, #8]
 800de56:	bfb8      	it	lt
 800de58:	60e3      	strlt	r3, [r4, #12]
 800de5a:	6921      	ldr	r1, [r4, #16]
 800de5c:	290b      	cmp	r1, #11
 800de5e:	d911      	bls.n	800de84 <validate_structure+0xac>
 800de60:	220c      	movs	r2, #12
 800de62:	4668      	mov	r0, sp
 800de64:	f003 fde2 	bl	8011a2c <div>
 800de68:	9a01      	ldr	r2, [sp, #4]
 800de6a:	6963      	ldr	r3, [r4, #20]
 800de6c:	9900      	ldr	r1, [sp, #0]
 800de6e:	2a00      	cmp	r2, #0
 800de70:	440b      	add	r3, r1
 800de72:	6163      	str	r3, [r4, #20]
 800de74:	bfbb      	ittet	lt
 800de76:	320c      	addlt	r2, #12
 800de78:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800de7c:	6122      	strge	r2, [r4, #16]
 800de7e:	6122      	strlt	r2, [r4, #16]
 800de80:	bfb8      	it	lt
 800de82:	6163      	strlt	r3, [r4, #20]
 800de84:	6963      	ldr	r3, [r4, #20]
 800de86:	0799      	lsls	r1, r3, #30
 800de88:	d143      	bne.n	800df12 <validate_structure+0x13a>
 800de8a:	2164      	movs	r1, #100	; 0x64
 800de8c:	fb93 f2f1 	sdiv	r2, r3, r1
 800de90:	fb01 3212 	mls	r2, r1, r2, r3
 800de94:	2a00      	cmp	r2, #0
 800de96:	d13e      	bne.n	800df16 <validate_structure+0x13e>
 800de98:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800de9c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800dea0:	fb93 f2f1 	sdiv	r2, r3, r1
 800dea4:	fb01 3312 	mls	r3, r1, r2, r3
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	bf14      	ite	ne
 800deac:	231c      	movne	r3, #28
 800deae:	231d      	moveq	r3, #29
 800deb0:	68e2      	ldr	r2, [r4, #12]
 800deb2:	2a00      	cmp	r2, #0
 800deb4:	dd31      	ble.n	800df1a <validate_structure+0x142>
 800deb6:	4f37      	ldr	r7, [pc, #220]	; (800df94 <validate_structure+0x1bc>)
 800deb8:	2602      	movs	r6, #2
 800deba:	f04f 0e00 	mov.w	lr, #0
 800debe:	2064      	movs	r0, #100	; 0x64
 800dec0:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800dec4:	6921      	ldr	r1, [r4, #16]
 800dec6:	68e2      	ldr	r2, [r4, #12]
 800dec8:	2901      	cmp	r1, #1
 800deca:	d05d      	beq.n	800df88 <validate_structure+0x1b0>
 800decc:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 800ded0:	4562      	cmp	r2, ip
 800ded2:	dd2c      	ble.n	800df2e <validate_structure+0x156>
 800ded4:	3101      	adds	r1, #1
 800ded6:	eba2 020c 	sub.w	r2, r2, ip
 800deda:	290c      	cmp	r1, #12
 800dedc:	60e2      	str	r2, [r4, #12]
 800dede:	6121      	str	r1, [r4, #16]
 800dee0:	d1f0      	bne.n	800dec4 <validate_structure+0xec>
 800dee2:	6963      	ldr	r3, [r4, #20]
 800dee4:	f8c4 e010 	str.w	lr, [r4, #16]
 800dee8:	1c5a      	adds	r2, r3, #1
 800deea:	0791      	lsls	r1, r2, #30
 800deec:	6162      	str	r2, [r4, #20]
 800deee:	d147      	bne.n	800df80 <validate_structure+0x1a8>
 800def0:	fb92 f1f0 	sdiv	r1, r2, r0
 800def4:	fb00 2211 	mls	r2, r0, r1, r2
 800def8:	2a00      	cmp	r2, #0
 800defa:	d143      	bne.n	800df84 <validate_structure+0x1ac>
 800defc:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800df00:	fb93 f2f5 	sdiv	r2, r3, r5
 800df04:	fb05 3312 	mls	r3, r5, r2, r3
 800df08:	2b00      	cmp	r3, #0
 800df0a:	bf14      	ite	ne
 800df0c:	231c      	movne	r3, #28
 800df0e:	231d      	moveq	r3, #29
 800df10:	e7d8      	b.n	800dec4 <validate_structure+0xec>
 800df12:	231c      	movs	r3, #28
 800df14:	e7cc      	b.n	800deb0 <validate_structure+0xd8>
 800df16:	231d      	movs	r3, #29
 800df18:	e7ca      	b.n	800deb0 <validate_structure+0xd8>
 800df1a:	4f1e      	ldr	r7, [pc, #120]	; (800df94 <validate_structure+0x1bc>)
 800df1c:	260b      	movs	r6, #11
 800df1e:	2064      	movs	r0, #100	; 0x64
 800df20:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800df24:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800df28:	f1be 0f00 	cmp.w	lr, #0
 800df2c:	dd01      	ble.n	800df32 <validate_structure+0x15a>
 800df2e:	b003      	add	sp, #12
 800df30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df32:	6921      	ldr	r1, [r4, #16]
 800df34:	3901      	subs	r1, #1
 800df36:	6121      	str	r1, [r4, #16]
 800df38:	3101      	adds	r1, #1
 800df3a:	d114      	bne.n	800df66 <validate_structure+0x18e>
 800df3c:	6963      	ldr	r3, [r4, #20]
 800df3e:	6126      	str	r6, [r4, #16]
 800df40:	1e59      	subs	r1, r3, #1
 800df42:	078a      	lsls	r2, r1, #30
 800df44:	6161      	str	r1, [r4, #20]
 800df46:	d117      	bne.n	800df78 <validate_structure+0x1a0>
 800df48:	fb91 f2f0 	sdiv	r2, r1, r0
 800df4c:	fb00 1112 	mls	r1, r0, r2, r1
 800df50:	b9a1      	cbnz	r1, 800df7c <validate_structure+0x1a4>
 800df52:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800df56:	fb93 f2f5 	sdiv	r2, r3, r5
 800df5a:	fb05 3312 	mls	r3, r5, r2, r3
 800df5e:	2b00      	cmp	r3, #0
 800df60:	bf14      	ite	ne
 800df62:	231c      	movne	r3, #28
 800df64:	231d      	moveq	r3, #29
 800df66:	6922      	ldr	r2, [r4, #16]
 800df68:	2a01      	cmp	r2, #1
 800df6a:	bf14      	ite	ne
 800df6c:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800df70:	461a      	moveq	r2, r3
 800df72:	4472      	add	r2, lr
 800df74:	60e2      	str	r2, [r4, #12]
 800df76:	e7d5      	b.n	800df24 <validate_structure+0x14c>
 800df78:	231c      	movs	r3, #28
 800df7a:	e7f4      	b.n	800df66 <validate_structure+0x18e>
 800df7c:	231d      	movs	r3, #29
 800df7e:	e7f2      	b.n	800df66 <validate_structure+0x18e>
 800df80:	231c      	movs	r3, #28
 800df82:	e79f      	b.n	800dec4 <validate_structure+0xec>
 800df84:	231d      	movs	r3, #29
 800df86:	e79d      	b.n	800dec4 <validate_structure+0xec>
 800df88:	4293      	cmp	r3, r2
 800df8a:	dad0      	bge.n	800df2e <validate_structure+0x156>
 800df8c:	1ad2      	subs	r2, r2, r3
 800df8e:	60e2      	str	r2, [r4, #12]
 800df90:	6126      	str	r6, [r4, #16]
 800df92:	e797      	b.n	800dec4 <validate_structure+0xec>
 800df94:	08015f0c 	.word	0x08015f0c

0800df98 <mktime>:
 800df98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df9c:	4681      	mov	r9, r0
 800df9e:	f005 fb55 	bl	801364c <__gettzinfo>
 800dfa2:	4680      	mov	r8, r0
 800dfa4:	4648      	mov	r0, r9
 800dfa6:	f7ff ff17 	bl	800ddd8 <validate_structure>
 800dfaa:	e899 0081 	ldmia.w	r9, {r0, r7}
 800dfae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dfb2:	4ab4      	ldr	r2, [pc, #720]	; (800e284 <mktime+0x2ec>)
 800dfb4:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800dfb8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800dfbc:	253c      	movs	r5, #60	; 0x3c
 800dfbe:	fb05 0707 	mla	r7, r5, r7, r0
 800dfc2:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800dfc6:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 800dfca:	3c01      	subs	r4, #1
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	fb05 7000 	mla	r0, r5, r0, r7
 800dfd2:	4414      	add	r4, r2
 800dfd4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800dfd8:	dd11      	ble.n	800dffe <mktime+0x66>
 800dfda:	0799      	lsls	r1, r3, #30
 800dfdc:	d10f      	bne.n	800dffe <mktime+0x66>
 800dfde:	2164      	movs	r1, #100	; 0x64
 800dfe0:	fb93 f2f1 	sdiv	r2, r3, r1
 800dfe4:	fb01 3212 	mls	r2, r1, r2, r3
 800dfe8:	b942      	cbnz	r2, 800dffc <mktime+0x64>
 800dfea:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800dfee:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800dff2:	fb95 f2f1 	sdiv	r2, r5, r1
 800dff6:	fb01 5212 	mls	r2, r1, r2, r5
 800dffa:	b902      	cbnz	r2, 800dffe <mktime+0x66>
 800dffc:	3401      	adds	r4, #1
 800dffe:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 800e002:	3210      	adds	r2, #16
 800e004:	f644 6120 	movw	r1, #20000	; 0x4e20
 800e008:	428a      	cmp	r2, r1
 800e00a:	f8c9 401c 	str.w	r4, [r9, #28]
 800e00e:	f200 812d 	bhi.w	800e26c <mktime+0x2d4>
 800e012:	2b46      	cmp	r3, #70	; 0x46
 800e014:	dd70      	ble.n	800e0f8 <mktime+0x160>
 800e016:	2546      	movs	r5, #70	; 0x46
 800e018:	f240 176d 	movw	r7, #365	; 0x16d
 800e01c:	2164      	movs	r1, #100	; 0x64
 800e01e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800e022:	07aa      	lsls	r2, r5, #30
 800e024:	d162      	bne.n	800e0ec <mktime+0x154>
 800e026:	fb95 f2f1 	sdiv	r2, r5, r1
 800e02a:	fb01 5212 	mls	r2, r1, r2, r5
 800e02e:	2a00      	cmp	r2, #0
 800e030:	d15f      	bne.n	800e0f2 <mktime+0x15a>
 800e032:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 800e036:	fb9e f2f6 	sdiv	r2, lr, r6
 800e03a:	fb06 e212 	mls	r2, r6, r2, lr
 800e03e:	2a00      	cmp	r2, #0
 800e040:	bf14      	ite	ne
 800e042:	463a      	movne	r2, r7
 800e044:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800e048:	3501      	adds	r5, #1
 800e04a:	42ab      	cmp	r3, r5
 800e04c:	4414      	add	r4, r2
 800e04e:	d1e8      	bne.n	800e022 <mktime+0x8a>
 800e050:	4f8d      	ldr	r7, [pc, #564]	; (800e288 <mktime+0x2f0>)
 800e052:	fb07 0704 	mla	r7, r7, r4, r0
 800e056:	f002 fa6f 	bl	8010538 <__tz_lock>
 800e05a:	f002 fa79 	bl	8010550 <_tzset_unlocked>
 800e05e:	4b8b      	ldr	r3, [pc, #556]	; (800e28c <mktime+0x2f4>)
 800e060:	681e      	ldr	r6, [r3, #0]
 800e062:	2e00      	cmp	r6, #0
 800e064:	f000 810a 	beq.w	800e27c <mktime+0x2e4>
 800e068:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800e06c:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800e070:	2b01      	cmp	r3, #1
 800e072:	bfa8      	it	ge
 800e074:	2301      	movge	r3, #1
 800e076:	469a      	mov	sl, r3
 800e078:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e07c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800e080:	4298      	cmp	r0, r3
 800e082:	d17c      	bne.n	800e17e <mktime+0x1e6>
 800e084:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 800e088:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800e08c:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 800e090:	f8d8 101c 	ldr.w	r1, [r8, #28]
 800e094:	1ad6      	subs	r6, r2, r3
 800e096:	42b7      	cmp	r7, r6
 800e098:	eba1 0100 	sub.w	r1, r1, r0
 800e09c:	da76      	bge.n	800e18c <mktime+0x1f4>
 800e09e:	f8d8 2000 	ldr.w	r2, [r8]
 800e0a2:	2a00      	cmp	r2, #0
 800e0a4:	d076      	beq.n	800e194 <mktime+0x1fc>
 800e0a6:	428f      	cmp	r7, r1
 800e0a8:	f2c0 80e3 	blt.w	800e272 <mktime+0x2da>
 800e0ac:	42b7      	cmp	r7, r6
 800e0ae:	bfac      	ite	ge
 800e0b0:	2600      	movge	r6, #0
 800e0b2:	2601      	movlt	r6, #1
 800e0b4:	f1ba 0f00 	cmp.w	sl, #0
 800e0b8:	da72      	bge.n	800e1a0 <mktime+0x208>
 800e0ba:	2e01      	cmp	r6, #1
 800e0bc:	f040 80de 	bne.w	800e27c <mktime+0x2e4>
 800e0c0:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 800e0c4:	2601      	movs	r6, #1
 800e0c6:	443d      	add	r5, r7
 800e0c8:	f002 fa3c 	bl	8010544 <__tz_unlock>
 800e0cc:	3404      	adds	r4, #4
 800e0ce:	2307      	movs	r3, #7
 800e0d0:	fb94 f3f3 	sdiv	r3, r4, r3
 800e0d4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800e0d8:	1ae4      	subs	r4, r4, r3
 800e0da:	bf48      	it	mi
 800e0dc:	3407      	addmi	r4, #7
 800e0de:	f8c9 6020 	str.w	r6, [r9, #32]
 800e0e2:	f8c9 4018 	str.w	r4, [r9, #24]
 800e0e6:	4628      	mov	r0, r5
 800e0e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0ec:	f240 126d 	movw	r2, #365	; 0x16d
 800e0f0:	e7aa      	b.n	800e048 <mktime+0xb0>
 800e0f2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800e0f6:	e7a7      	b.n	800e048 <mktime+0xb0>
 800e0f8:	d01e      	beq.n	800e138 <mktime+0x1a0>
 800e0fa:	2245      	movs	r2, #69	; 0x45
 800e0fc:	f240 176d 	movw	r7, #365	; 0x16d
 800e100:	2564      	movs	r5, #100	; 0x64
 800e102:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800e106:	429a      	cmp	r2, r3
 800e108:	dc18      	bgt.n	800e13c <mktime+0x1a4>
 800e10a:	079d      	lsls	r5, r3, #30
 800e10c:	d131      	bne.n	800e172 <mktime+0x1da>
 800e10e:	2164      	movs	r1, #100	; 0x64
 800e110:	fb93 f2f1 	sdiv	r2, r3, r1
 800e114:	fb01 3212 	mls	r2, r1, r2, r3
 800e118:	bb72      	cbnz	r2, 800e178 <mktime+0x1e0>
 800e11a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800e11e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800e122:	fb95 f2f1 	sdiv	r2, r5, r1
 800e126:	fb01 5212 	mls	r2, r1, r2, r5
 800e12a:	2a00      	cmp	r2, #0
 800e12c:	f240 126d 	movw	r2, #365	; 0x16d
 800e130:	bf08      	it	eq
 800e132:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800e136:	1aa4      	subs	r4, r4, r2
 800e138:	461d      	mov	r5, r3
 800e13a:	e789      	b.n	800e050 <mktime+0xb8>
 800e13c:	0791      	lsls	r1, r2, #30
 800e13e:	d112      	bne.n	800e166 <mktime+0x1ce>
 800e140:	fb92 f1f5 	sdiv	r1, r2, r5
 800e144:	fb05 2111 	mls	r1, r5, r1, r2
 800e148:	b981      	cbnz	r1, 800e16c <mktime+0x1d4>
 800e14a:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 800e14e:	fb9e f1f6 	sdiv	r1, lr, r6
 800e152:	fb06 e111 	mls	r1, r6, r1, lr
 800e156:	2900      	cmp	r1, #0
 800e158:	bf14      	ite	ne
 800e15a:	4639      	movne	r1, r7
 800e15c:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 800e160:	1a64      	subs	r4, r4, r1
 800e162:	3a01      	subs	r2, #1
 800e164:	e7cf      	b.n	800e106 <mktime+0x16e>
 800e166:	f240 116d 	movw	r1, #365	; 0x16d
 800e16a:	e7f9      	b.n	800e160 <mktime+0x1c8>
 800e16c:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800e170:	e7f6      	b.n	800e160 <mktime+0x1c8>
 800e172:	f240 126d 	movw	r2, #365	; 0x16d
 800e176:	e7de      	b.n	800e136 <mktime+0x19e>
 800e178:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800e17c:	e7db      	b.n	800e136 <mktime+0x19e>
 800e17e:	f002 f933 	bl	80103e8 <__tzcalc_limits>
 800e182:	2800      	cmp	r0, #0
 800e184:	f47f af7e 	bne.w	800e084 <mktime+0xec>
 800e188:	4656      	mov	r6, sl
 800e18a:	e796      	b.n	800e0ba <mktime+0x122>
 800e18c:	1a12      	subs	r2, r2, r0
 800e18e:	4297      	cmp	r7, r2
 800e190:	dbfa      	blt.n	800e188 <mktime+0x1f0>
 800e192:	e784      	b.n	800e09e <mktime+0x106>
 800e194:	428f      	cmp	r7, r1
 800e196:	db89      	blt.n	800e0ac <mktime+0x114>
 800e198:	f1ba 0f00 	cmp.w	sl, #0
 800e19c:	db90      	blt.n	800e0c0 <mktime+0x128>
 800e19e:	2601      	movs	r6, #1
 800e1a0:	ea8a 0a06 	eor.w	sl, sl, r6
 800e1a4:	f1ba 0f01 	cmp.w	sl, #1
 800e1a8:	d187      	bne.n	800e0ba <mktime+0x122>
 800e1aa:	1a1b      	subs	r3, r3, r0
 800e1ac:	b906      	cbnz	r6, 800e1b0 <mktime+0x218>
 800e1ae:	425b      	negs	r3, r3
 800e1b0:	f8d9 2000 	ldr.w	r2, [r9]
 800e1b4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800e1b8:	441a      	add	r2, r3
 800e1ba:	f8c9 2000 	str.w	r2, [r9]
 800e1be:	4648      	mov	r0, r9
 800e1c0:	441f      	add	r7, r3
 800e1c2:	f7ff fe09 	bl	800ddd8 <validate_structure>
 800e1c6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800e1ca:	ebb3 030a 	subs.w	r3, r3, sl
 800e1ce:	f43f af74 	beq.w	800e0ba <mktime+0x122>
 800e1d2:	2b01      	cmp	r3, #1
 800e1d4:	dc21      	bgt.n	800e21a <mktime+0x282>
 800e1d6:	1c98      	adds	r0, r3, #2
 800e1d8:	bfd8      	it	le
 800e1da:	2301      	movle	r3, #1
 800e1dc:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800e1e0:	441c      	add	r4, r3
 800e1e2:	189b      	adds	r3, r3, r2
 800e1e4:	d522      	bpl.n	800e22c <mktime+0x294>
 800e1e6:	1e6a      	subs	r2, r5, #1
 800e1e8:	0791      	lsls	r1, r2, #30
 800e1ea:	d119      	bne.n	800e220 <mktime+0x288>
 800e1ec:	2164      	movs	r1, #100	; 0x64
 800e1ee:	fb92 f3f1 	sdiv	r3, r2, r1
 800e1f2:	fb01 2313 	mls	r3, r1, r3, r2
 800e1f6:	b9b3      	cbnz	r3, 800e226 <mktime+0x28e>
 800e1f8:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 800e1fc:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800e200:	fb95 f3f2 	sdiv	r3, r5, r2
 800e204:	fb02 5513 	mls	r5, r2, r3, r5
 800e208:	2d00      	cmp	r5, #0
 800e20a:	f240 136d 	movw	r3, #365	; 0x16d
 800e20e:	bf18      	it	ne
 800e210:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800e214:	f8c9 301c 	str.w	r3, [r9, #28]
 800e218:	e74f      	b.n	800e0ba <mktime+0x122>
 800e21a:	f04f 33ff 	mov.w	r3, #4294967295
 800e21e:	e7dd      	b.n	800e1dc <mktime+0x244>
 800e220:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800e224:	e7f6      	b.n	800e214 <mktime+0x27c>
 800e226:	f240 136d 	movw	r3, #365	; 0x16d
 800e22a:	e7f3      	b.n	800e214 <mktime+0x27c>
 800e22c:	07aa      	lsls	r2, r5, #30
 800e22e:	d117      	bne.n	800e260 <mktime+0x2c8>
 800e230:	2164      	movs	r1, #100	; 0x64
 800e232:	fb95 f2f1 	sdiv	r2, r5, r1
 800e236:	fb01 5212 	mls	r2, r1, r2, r5
 800e23a:	b9a2      	cbnz	r2, 800e266 <mktime+0x2ce>
 800e23c:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 800e240:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800e244:	fb95 f2f1 	sdiv	r2, r5, r1
 800e248:	fb01 5512 	mls	r5, r1, r2, r5
 800e24c:	2d00      	cmp	r5, #0
 800e24e:	f240 126d 	movw	r2, #365	; 0x16d
 800e252:	bf08      	it	eq
 800e254:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800e258:	429a      	cmp	r2, r3
 800e25a:	bfd8      	it	le
 800e25c:	1a9b      	suble	r3, r3, r2
 800e25e:	e7d9      	b.n	800e214 <mktime+0x27c>
 800e260:	f240 126d 	movw	r2, #365	; 0x16d
 800e264:	e7f8      	b.n	800e258 <mktime+0x2c0>
 800e266:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800e26a:	e7f5      	b.n	800e258 <mktime+0x2c0>
 800e26c:	f04f 35ff 	mov.w	r5, #4294967295
 800e270:	e739      	b.n	800e0e6 <mktime+0x14e>
 800e272:	f1ba 0f00 	cmp.w	sl, #0
 800e276:	f04f 0600 	mov.w	r6, #0
 800e27a:	da91      	bge.n	800e1a0 <mktime+0x208>
 800e27c:	f8d8 5020 	ldr.w	r5, [r8, #32]
 800e280:	443d      	add	r5, r7
 800e282:	e721      	b.n	800e0c8 <mktime+0x130>
 800e284:	08015f3c 	.word	0x08015f3c
 800e288:	00015180 	.word	0x00015180
 800e28c:	20000974 	.word	0x20000974

0800e290 <__malloc_lock>:
 800e290:	4801      	ldr	r0, [pc, #4]	; (800e298 <__malloc_lock+0x8>)
 800e292:	f005 baac 	b.w	80137ee <__retarget_lock_acquire_recursive>
 800e296:	bf00      	nop
 800e298:	2000386c 	.word	0x2000386c

0800e29c <__malloc_unlock>:
 800e29c:	4801      	ldr	r0, [pc, #4]	; (800e2a4 <__malloc_unlock+0x8>)
 800e29e:	f005 baa8 	b.w	80137f2 <__retarget_lock_release_recursive>
 800e2a2:	bf00      	nop
 800e2a4:	2000386c 	.word	0x2000386c

0800e2a8 <printf>:
 800e2a8:	b40f      	push	{r0, r1, r2, r3}
 800e2aa:	4b0a      	ldr	r3, [pc, #40]	; (800e2d4 <printf+0x2c>)
 800e2ac:	b513      	push	{r0, r1, r4, lr}
 800e2ae:	681c      	ldr	r4, [r3, #0]
 800e2b0:	b124      	cbz	r4, 800e2bc <printf+0x14>
 800e2b2:	69a3      	ldr	r3, [r4, #24]
 800e2b4:	b913      	cbnz	r3, 800e2bc <printf+0x14>
 800e2b6:	4620      	mov	r0, r4
 800e2b8:	f004 fb52 	bl	8012960 <__sinit>
 800e2bc:	ab05      	add	r3, sp, #20
 800e2be:	9a04      	ldr	r2, [sp, #16]
 800e2c0:	68a1      	ldr	r1, [r4, #8]
 800e2c2:	9301      	str	r3, [sp, #4]
 800e2c4:	4620      	mov	r0, r4
 800e2c6:	f002 facb 	bl	8010860 <_vfprintf_r>
 800e2ca:	b002      	add	sp, #8
 800e2cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2d0:	b004      	add	sp, #16
 800e2d2:	4770      	bx	lr
 800e2d4:	20000014 	.word	0x20000014

0800e2d8 <_puts_r>:
 800e2d8:	b530      	push	{r4, r5, lr}
 800e2da:	4605      	mov	r5, r0
 800e2dc:	b089      	sub	sp, #36	; 0x24
 800e2de:	4608      	mov	r0, r1
 800e2e0:	460c      	mov	r4, r1
 800e2e2:	f7f1 ff7f 	bl	80001e4 <strlen>
 800e2e6:	4b28      	ldr	r3, [pc, #160]	; (800e388 <_puts_r+0xb0>)
 800e2e8:	9306      	str	r3, [sp, #24]
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	9005      	str	r0, [sp, #20]
 800e2ee:	9307      	str	r3, [sp, #28]
 800e2f0:	4418      	add	r0, r3
 800e2f2:	ab04      	add	r3, sp, #16
 800e2f4:	9301      	str	r3, [sp, #4]
 800e2f6:	2302      	movs	r3, #2
 800e2f8:	9404      	str	r4, [sp, #16]
 800e2fa:	9003      	str	r0, [sp, #12]
 800e2fc:	9302      	str	r3, [sp, #8]
 800e2fe:	b125      	cbz	r5, 800e30a <_puts_r+0x32>
 800e300:	69ab      	ldr	r3, [r5, #24]
 800e302:	b913      	cbnz	r3, 800e30a <_puts_r+0x32>
 800e304:	4628      	mov	r0, r5
 800e306:	f004 fb2b 	bl	8012960 <__sinit>
 800e30a:	69ab      	ldr	r3, [r5, #24]
 800e30c:	68ac      	ldr	r4, [r5, #8]
 800e30e:	b913      	cbnz	r3, 800e316 <_puts_r+0x3e>
 800e310:	4628      	mov	r0, r5
 800e312:	f004 fb25 	bl	8012960 <__sinit>
 800e316:	4b1d      	ldr	r3, [pc, #116]	; (800e38c <_puts_r+0xb4>)
 800e318:	429c      	cmp	r4, r3
 800e31a:	d12a      	bne.n	800e372 <_puts_r+0x9a>
 800e31c:	686c      	ldr	r4, [r5, #4]
 800e31e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e320:	07db      	lsls	r3, r3, #31
 800e322:	d405      	bmi.n	800e330 <_puts_r+0x58>
 800e324:	89a3      	ldrh	r3, [r4, #12]
 800e326:	0598      	lsls	r0, r3, #22
 800e328:	d402      	bmi.n	800e330 <_puts_r+0x58>
 800e32a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e32c:	f005 fa5f 	bl	80137ee <__retarget_lock_acquire_recursive>
 800e330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e334:	0499      	lsls	r1, r3, #18
 800e336:	d406      	bmi.n	800e346 <_puts_r+0x6e>
 800e338:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e33c:	81a3      	strh	r3, [r4, #12]
 800e33e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e340:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e344:	6663      	str	r3, [r4, #100]	; 0x64
 800e346:	4628      	mov	r0, r5
 800e348:	aa01      	add	r2, sp, #4
 800e34a:	4621      	mov	r1, r4
 800e34c:	f004 fc9a 	bl	8012c84 <__sfvwrite_r>
 800e350:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e352:	2800      	cmp	r0, #0
 800e354:	bf14      	ite	ne
 800e356:	f04f 35ff 	movne.w	r5, #4294967295
 800e35a:	250a      	moveq	r5, #10
 800e35c:	07da      	lsls	r2, r3, #31
 800e35e:	d405      	bmi.n	800e36c <_puts_r+0x94>
 800e360:	89a3      	ldrh	r3, [r4, #12]
 800e362:	059b      	lsls	r3, r3, #22
 800e364:	d402      	bmi.n	800e36c <_puts_r+0x94>
 800e366:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e368:	f005 fa43 	bl	80137f2 <__retarget_lock_release_recursive>
 800e36c:	4628      	mov	r0, r5
 800e36e:	b009      	add	sp, #36	; 0x24
 800e370:	bd30      	pop	{r4, r5, pc}
 800e372:	4b07      	ldr	r3, [pc, #28]	; (800e390 <_puts_r+0xb8>)
 800e374:	429c      	cmp	r4, r3
 800e376:	d101      	bne.n	800e37c <_puts_r+0xa4>
 800e378:	68ac      	ldr	r4, [r5, #8]
 800e37a:	e7d0      	b.n	800e31e <_puts_r+0x46>
 800e37c:	4b05      	ldr	r3, [pc, #20]	; (800e394 <_puts_r+0xbc>)
 800e37e:	429c      	cmp	r4, r3
 800e380:	bf08      	it	eq
 800e382:	68ec      	ldreq	r4, [r5, #12]
 800e384:	e7cb      	b.n	800e31e <_puts_r+0x46>
 800e386:	bf00      	nop
 800e388:	08015fcc 	.word	0x08015fcc
 800e38c:	08016100 	.word	0x08016100
 800e390:	08016120 	.word	0x08016120
 800e394:	080160e0 	.word	0x080160e0

0800e398 <puts>:
 800e398:	4b02      	ldr	r3, [pc, #8]	; (800e3a4 <puts+0xc>)
 800e39a:	4601      	mov	r1, r0
 800e39c:	6818      	ldr	r0, [r3, #0]
 800e39e:	f7ff bf9b 	b.w	800e2d8 <_puts_r>
 800e3a2:	bf00      	nop
 800e3a4:	20000014 	.word	0x20000014

0800e3a8 <_sbrk_r>:
 800e3a8:	b538      	push	{r3, r4, r5, lr}
 800e3aa:	4c06      	ldr	r4, [pc, #24]	; (800e3c4 <_sbrk_r+0x1c>)
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	4605      	mov	r5, r0
 800e3b0:	4608      	mov	r0, r1
 800e3b2:	6023      	str	r3, [r4, #0]
 800e3b4:	f7ff f92e 	bl	800d614 <_sbrk>
 800e3b8:	1c43      	adds	r3, r0, #1
 800e3ba:	d102      	bne.n	800e3c2 <_sbrk_r+0x1a>
 800e3bc:	6823      	ldr	r3, [r4, #0]
 800e3be:	b103      	cbz	r3, 800e3c2 <_sbrk_r+0x1a>
 800e3c0:	602b      	str	r3, [r5, #0]
 800e3c2:	bd38      	pop	{r3, r4, r5, pc}
 800e3c4:	20003874 	.word	0x20003874

0800e3c8 <setbuf>:
 800e3c8:	2900      	cmp	r1, #0
 800e3ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3ce:	bf0c      	ite	eq
 800e3d0:	2202      	moveq	r2, #2
 800e3d2:	2200      	movne	r2, #0
 800e3d4:	f000 b800 	b.w	800e3d8 <setvbuf>

0800e3d8 <setvbuf>:
 800e3d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3dc:	461d      	mov	r5, r3
 800e3de:	4b60      	ldr	r3, [pc, #384]	; (800e560 <setvbuf+0x188>)
 800e3e0:	681e      	ldr	r6, [r3, #0]
 800e3e2:	4604      	mov	r4, r0
 800e3e4:	460f      	mov	r7, r1
 800e3e6:	4690      	mov	r8, r2
 800e3e8:	b126      	cbz	r6, 800e3f4 <setvbuf+0x1c>
 800e3ea:	69b3      	ldr	r3, [r6, #24]
 800e3ec:	b913      	cbnz	r3, 800e3f4 <setvbuf+0x1c>
 800e3ee:	4630      	mov	r0, r6
 800e3f0:	f004 fab6 	bl	8012960 <__sinit>
 800e3f4:	4b5b      	ldr	r3, [pc, #364]	; (800e564 <setvbuf+0x18c>)
 800e3f6:	429c      	cmp	r4, r3
 800e3f8:	d166      	bne.n	800e4c8 <setvbuf+0xf0>
 800e3fa:	6874      	ldr	r4, [r6, #4]
 800e3fc:	f1b8 0f02 	cmp.w	r8, #2
 800e400:	d006      	beq.n	800e410 <setvbuf+0x38>
 800e402:	f1b8 0f01 	cmp.w	r8, #1
 800e406:	f200 80a7 	bhi.w	800e558 <setvbuf+0x180>
 800e40a:	2d00      	cmp	r5, #0
 800e40c:	f2c0 80a4 	blt.w	800e558 <setvbuf+0x180>
 800e410:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e412:	07da      	lsls	r2, r3, #31
 800e414:	d405      	bmi.n	800e422 <setvbuf+0x4a>
 800e416:	89a3      	ldrh	r3, [r4, #12]
 800e418:	059b      	lsls	r3, r3, #22
 800e41a:	d402      	bmi.n	800e422 <setvbuf+0x4a>
 800e41c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e41e:	f005 f9e6 	bl	80137ee <__retarget_lock_acquire_recursive>
 800e422:	4621      	mov	r1, r4
 800e424:	4630      	mov	r0, r6
 800e426:	f004 fa07 	bl	8012838 <_fflush_r>
 800e42a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e42c:	b141      	cbz	r1, 800e440 <setvbuf+0x68>
 800e42e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e432:	4299      	cmp	r1, r3
 800e434:	d002      	beq.n	800e43c <setvbuf+0x64>
 800e436:	4630      	mov	r0, r6
 800e438:	f004 fb68 	bl	8012b0c <_free_r>
 800e43c:	2300      	movs	r3, #0
 800e43e:	6363      	str	r3, [r4, #52]	; 0x34
 800e440:	2300      	movs	r3, #0
 800e442:	61a3      	str	r3, [r4, #24]
 800e444:	6063      	str	r3, [r4, #4]
 800e446:	89a3      	ldrh	r3, [r4, #12]
 800e448:	0618      	lsls	r0, r3, #24
 800e44a:	d503      	bpl.n	800e454 <setvbuf+0x7c>
 800e44c:	6921      	ldr	r1, [r4, #16]
 800e44e:	4630      	mov	r0, r6
 800e450:	f004 fb5c 	bl	8012b0c <_free_r>
 800e454:	89a3      	ldrh	r3, [r4, #12]
 800e456:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800e45a:	f023 0303 	bic.w	r3, r3, #3
 800e45e:	f1b8 0f02 	cmp.w	r8, #2
 800e462:	81a3      	strh	r3, [r4, #12]
 800e464:	d072      	beq.n	800e54c <setvbuf+0x174>
 800e466:	ab01      	add	r3, sp, #4
 800e468:	466a      	mov	r2, sp
 800e46a:	4621      	mov	r1, r4
 800e46c:	4630      	mov	r0, r6
 800e46e:	f005 f9c1 	bl	80137f4 <__swhatbuf_r>
 800e472:	89a3      	ldrh	r3, [r4, #12]
 800e474:	4318      	orrs	r0, r3
 800e476:	81a0      	strh	r0, [r4, #12]
 800e478:	2d00      	cmp	r5, #0
 800e47a:	d12f      	bne.n	800e4dc <setvbuf+0x104>
 800e47c:	9d00      	ldr	r5, [sp, #0]
 800e47e:	4628      	mov	r0, r5
 800e480:	f7ff fa78 	bl	800d974 <malloc>
 800e484:	4607      	mov	r7, r0
 800e486:	2800      	cmp	r0, #0
 800e488:	d162      	bne.n	800e550 <setvbuf+0x178>
 800e48a:	f8dd 9000 	ldr.w	r9, [sp]
 800e48e:	45a9      	cmp	r9, r5
 800e490:	d150      	bne.n	800e534 <setvbuf+0x15c>
 800e492:	f04f 35ff 	mov.w	r5, #4294967295
 800e496:	2200      	movs	r2, #0
 800e498:	60a2      	str	r2, [r4, #8]
 800e49a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800e49e:	6022      	str	r2, [r4, #0]
 800e4a0:	6122      	str	r2, [r4, #16]
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4a8:	6162      	str	r2, [r4, #20]
 800e4aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e4ac:	f043 0302 	orr.w	r3, r3, #2
 800e4b0:	07d1      	lsls	r1, r2, #31
 800e4b2:	81a3      	strh	r3, [r4, #12]
 800e4b4:	d404      	bmi.n	800e4c0 <setvbuf+0xe8>
 800e4b6:	059b      	lsls	r3, r3, #22
 800e4b8:	d402      	bmi.n	800e4c0 <setvbuf+0xe8>
 800e4ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4bc:	f005 f999 	bl	80137f2 <__retarget_lock_release_recursive>
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	b003      	add	sp, #12
 800e4c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4c8:	4b27      	ldr	r3, [pc, #156]	; (800e568 <setvbuf+0x190>)
 800e4ca:	429c      	cmp	r4, r3
 800e4cc:	d101      	bne.n	800e4d2 <setvbuf+0xfa>
 800e4ce:	68b4      	ldr	r4, [r6, #8]
 800e4d0:	e794      	b.n	800e3fc <setvbuf+0x24>
 800e4d2:	4b26      	ldr	r3, [pc, #152]	; (800e56c <setvbuf+0x194>)
 800e4d4:	429c      	cmp	r4, r3
 800e4d6:	bf08      	it	eq
 800e4d8:	68f4      	ldreq	r4, [r6, #12]
 800e4da:	e78f      	b.n	800e3fc <setvbuf+0x24>
 800e4dc:	2f00      	cmp	r7, #0
 800e4de:	d0ce      	beq.n	800e47e <setvbuf+0xa6>
 800e4e0:	69b3      	ldr	r3, [r6, #24]
 800e4e2:	b913      	cbnz	r3, 800e4ea <setvbuf+0x112>
 800e4e4:	4630      	mov	r0, r6
 800e4e6:	f004 fa3b 	bl	8012960 <__sinit>
 800e4ea:	9b00      	ldr	r3, [sp, #0]
 800e4ec:	6127      	str	r7, [r4, #16]
 800e4ee:	429d      	cmp	r5, r3
 800e4f0:	bf18      	it	ne
 800e4f2:	89a3      	ldrhne	r3, [r4, #12]
 800e4f4:	6027      	str	r7, [r4, #0]
 800e4f6:	bf1c      	itt	ne
 800e4f8:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800e4fc:	81a3      	strhne	r3, [r4, #12]
 800e4fe:	f1b8 0f01 	cmp.w	r8, #1
 800e502:	bf08      	it	eq
 800e504:	89a3      	ldrheq	r3, [r4, #12]
 800e506:	6165      	str	r5, [r4, #20]
 800e508:	bf04      	itt	eq
 800e50a:	f043 0301 	orreq.w	r3, r3, #1
 800e50e:	81a3      	strheq	r3, [r4, #12]
 800e510:	89a3      	ldrh	r3, [r4, #12]
 800e512:	f013 0208 	ands.w	r2, r3, #8
 800e516:	d01d      	beq.n	800e554 <setvbuf+0x17c>
 800e518:	07da      	lsls	r2, r3, #31
 800e51a:	bf41      	itttt	mi
 800e51c:	2200      	movmi	r2, #0
 800e51e:	426d      	negmi	r5, r5
 800e520:	60a2      	strmi	r2, [r4, #8]
 800e522:	61a5      	strmi	r5, [r4, #24]
 800e524:	bf58      	it	pl
 800e526:	60a5      	strpl	r5, [r4, #8]
 800e528:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e52a:	f015 0501 	ands.w	r5, r5, #1
 800e52e:	d0c2      	beq.n	800e4b6 <setvbuf+0xde>
 800e530:	2500      	movs	r5, #0
 800e532:	e7c5      	b.n	800e4c0 <setvbuf+0xe8>
 800e534:	4648      	mov	r0, r9
 800e536:	f7ff fa1d 	bl	800d974 <malloc>
 800e53a:	4607      	mov	r7, r0
 800e53c:	2800      	cmp	r0, #0
 800e53e:	d0a8      	beq.n	800e492 <setvbuf+0xba>
 800e540:	89a3      	ldrh	r3, [r4, #12]
 800e542:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e546:	81a3      	strh	r3, [r4, #12]
 800e548:	464d      	mov	r5, r9
 800e54a:	e7c9      	b.n	800e4e0 <setvbuf+0x108>
 800e54c:	2500      	movs	r5, #0
 800e54e:	e7a2      	b.n	800e496 <setvbuf+0xbe>
 800e550:	46a9      	mov	r9, r5
 800e552:	e7f5      	b.n	800e540 <setvbuf+0x168>
 800e554:	60a2      	str	r2, [r4, #8]
 800e556:	e7e7      	b.n	800e528 <setvbuf+0x150>
 800e558:	f04f 35ff 	mov.w	r5, #4294967295
 800e55c:	e7b0      	b.n	800e4c0 <setvbuf+0xe8>
 800e55e:	bf00      	nop
 800e560:	20000014 	.word	0x20000014
 800e564:	08016100 	.word	0x08016100
 800e568:	08016120 	.word	0x08016120
 800e56c:	080160e0 	.word	0x080160e0

0800e570 <sprintf>:
 800e570:	b40e      	push	{r1, r2, r3}
 800e572:	b500      	push	{lr}
 800e574:	b09c      	sub	sp, #112	; 0x70
 800e576:	f44f 7102 	mov.w	r1, #520	; 0x208
 800e57a:	ab1d      	add	r3, sp, #116	; 0x74
 800e57c:	f8ad 1014 	strh.w	r1, [sp, #20]
 800e580:	9002      	str	r0, [sp, #8]
 800e582:	9006      	str	r0, [sp, #24]
 800e584:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e588:	480a      	ldr	r0, [pc, #40]	; (800e5b4 <sprintf+0x44>)
 800e58a:	9104      	str	r1, [sp, #16]
 800e58c:	9107      	str	r1, [sp, #28]
 800e58e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800e592:	f853 2b04 	ldr.w	r2, [r3], #4
 800e596:	f8ad 1016 	strh.w	r1, [sp, #22]
 800e59a:	6800      	ldr	r0, [r0, #0]
 800e59c:	9301      	str	r3, [sp, #4]
 800e59e:	a902      	add	r1, sp, #8
 800e5a0:	f000 ff3e 	bl	800f420 <_svfprintf_r>
 800e5a4:	9b02      	ldr	r3, [sp, #8]
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	701a      	strb	r2, [r3, #0]
 800e5aa:	b01c      	add	sp, #112	; 0x70
 800e5ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5b0:	b003      	add	sp, #12
 800e5b2:	4770      	bx	lr
 800e5b4:	20000014 	.word	0x20000014

0800e5b8 <strchr>:
 800e5b8:	b2c9      	uxtb	r1, r1
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5c0:	b11a      	cbz	r2, 800e5ca <strchr+0x12>
 800e5c2:	4291      	cmp	r1, r2
 800e5c4:	d1f9      	bne.n	800e5ba <strchr+0x2>
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	4770      	bx	lr
 800e5ca:	2900      	cmp	r1, #0
 800e5cc:	bf0c      	ite	eq
 800e5ce:	4618      	moveq	r0, r3
 800e5d0:	2000      	movne	r0, #0
 800e5d2:	4770      	bx	lr

0800e5d4 <sulp>:
 800e5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d8:	460f      	mov	r7, r1
 800e5da:	4690      	mov	r8, r2
 800e5dc:	f005 fc62 	bl	8013ea4 <__ulp>
 800e5e0:	4604      	mov	r4, r0
 800e5e2:	460d      	mov	r5, r1
 800e5e4:	f1b8 0f00 	cmp.w	r8, #0
 800e5e8:	d011      	beq.n	800e60e <sulp+0x3a>
 800e5ea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800e5ee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	dd0b      	ble.n	800e60e <sulp+0x3a>
 800e5f6:	051b      	lsls	r3, r3, #20
 800e5f8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e5fc:	2400      	movs	r4, #0
 800e5fe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e602:	4622      	mov	r2, r4
 800e604:	462b      	mov	r3, r5
 800e606:	f7f2 f803 	bl	8000610 <__aeabi_dmul>
 800e60a:	4604      	mov	r4, r0
 800e60c:	460d      	mov	r5, r1
 800e60e:	4620      	mov	r0, r4
 800e610:	4629      	mov	r1, r5
 800e612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800e618 <_strtod_l>:
 800e618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e61c:	4699      	mov	r9, r3
 800e61e:	b09f      	sub	sp, #124	; 0x7c
 800e620:	2300      	movs	r3, #0
 800e622:	4680      	mov	r8, r0
 800e624:	4648      	mov	r0, r9
 800e626:	460c      	mov	r4, r1
 800e628:	9215      	str	r2, [sp, #84]	; 0x54
 800e62a:	931a      	str	r3, [sp, #104]	; 0x68
 800e62c:	f005 f8cc 	bl	80137c8 <__localeconv_l>
 800e630:	4607      	mov	r7, r0
 800e632:	6800      	ldr	r0, [r0, #0]
 800e634:	f7f1 fdd6 	bl	80001e4 <strlen>
 800e638:	f04f 0a00 	mov.w	sl, #0
 800e63c:	4605      	mov	r5, r0
 800e63e:	f04f 0b00 	mov.w	fp, #0
 800e642:	9419      	str	r4, [sp, #100]	; 0x64
 800e644:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e646:	781a      	ldrb	r2, [r3, #0]
 800e648:	2a0d      	cmp	r2, #13
 800e64a:	d833      	bhi.n	800e6b4 <_strtod_l+0x9c>
 800e64c:	2a09      	cmp	r2, #9
 800e64e:	d237      	bcs.n	800e6c0 <_strtod_l+0xa8>
 800e650:	2a00      	cmp	r2, #0
 800e652:	d03f      	beq.n	800e6d4 <_strtod_l+0xbc>
 800e654:	2300      	movs	r3, #0
 800e656:	9309      	str	r3, [sp, #36]	; 0x24
 800e658:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800e65a:	7833      	ldrb	r3, [r6, #0]
 800e65c:	2b30      	cmp	r3, #48	; 0x30
 800e65e:	f040 8101 	bne.w	800e864 <_strtod_l+0x24c>
 800e662:	7873      	ldrb	r3, [r6, #1]
 800e664:	2b58      	cmp	r3, #88	; 0x58
 800e666:	d001      	beq.n	800e66c <_strtod_l+0x54>
 800e668:	2b78      	cmp	r3, #120	; 0x78
 800e66a:	d16b      	bne.n	800e744 <_strtod_l+0x12c>
 800e66c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e66e:	9301      	str	r3, [sp, #4]
 800e670:	ab1a      	add	r3, sp, #104	; 0x68
 800e672:	9300      	str	r3, [sp, #0]
 800e674:	f8cd 9008 	str.w	r9, [sp, #8]
 800e678:	ab1b      	add	r3, sp, #108	; 0x6c
 800e67a:	4aaa      	ldr	r2, [pc, #680]	; (800e924 <_strtod_l+0x30c>)
 800e67c:	a919      	add	r1, sp, #100	; 0x64
 800e67e:	4640      	mov	r0, r8
 800e680:	f004 fcb6 	bl	8012ff0 <__gethex>
 800e684:	f010 0407 	ands.w	r4, r0, #7
 800e688:	4605      	mov	r5, r0
 800e68a:	d005      	beq.n	800e698 <_strtod_l+0x80>
 800e68c:	2c06      	cmp	r4, #6
 800e68e:	d12b      	bne.n	800e6e8 <_strtod_l+0xd0>
 800e690:	3601      	adds	r6, #1
 800e692:	2300      	movs	r3, #0
 800e694:	9619      	str	r6, [sp, #100]	; 0x64
 800e696:	9309      	str	r3, [sp, #36]	; 0x24
 800e698:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	f040 8599 	bne.w	800f1d2 <_strtod_l+0xbba>
 800e6a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6a2:	b1e3      	cbz	r3, 800e6de <_strtod_l+0xc6>
 800e6a4:	4652      	mov	r2, sl
 800e6a6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e6aa:	4610      	mov	r0, r2
 800e6ac:	4619      	mov	r1, r3
 800e6ae:	b01f      	add	sp, #124	; 0x7c
 800e6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6b4:	2a2b      	cmp	r2, #43	; 0x2b
 800e6b6:	d006      	beq.n	800e6c6 <_strtod_l+0xae>
 800e6b8:	2a2d      	cmp	r2, #45	; 0x2d
 800e6ba:	d013      	beq.n	800e6e4 <_strtod_l+0xcc>
 800e6bc:	2a20      	cmp	r2, #32
 800e6be:	d1c9      	bne.n	800e654 <_strtod_l+0x3c>
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	9319      	str	r3, [sp, #100]	; 0x64
 800e6c4:	e7be      	b.n	800e644 <_strtod_l+0x2c>
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	9209      	str	r2, [sp, #36]	; 0x24
 800e6ca:	1c5a      	adds	r2, r3, #1
 800e6cc:	9219      	str	r2, [sp, #100]	; 0x64
 800e6ce:	785b      	ldrb	r3, [r3, #1]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d1c1      	bne.n	800e658 <_strtod_l+0x40>
 800e6d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e6d6:	9419      	str	r4, [sp, #100]	; 0x64
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	f040 8578 	bne.w	800f1ce <_strtod_l+0xbb6>
 800e6de:	4652      	mov	r2, sl
 800e6e0:	465b      	mov	r3, fp
 800e6e2:	e7e2      	b.n	800e6aa <_strtod_l+0x92>
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	e7ef      	b.n	800e6c8 <_strtod_l+0xb0>
 800e6e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e6ea:	b13a      	cbz	r2, 800e6fc <_strtod_l+0xe4>
 800e6ec:	2135      	movs	r1, #53	; 0x35
 800e6ee:	a81c      	add	r0, sp, #112	; 0x70
 800e6f0:	f005 fcc5 	bl	801407e <__copybits>
 800e6f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800e6f6:	4640      	mov	r0, r8
 800e6f8:	f005 f948 	bl	801398c <_Bfree>
 800e6fc:	3c01      	subs	r4, #1
 800e6fe:	2c04      	cmp	r4, #4
 800e700:	d808      	bhi.n	800e714 <_strtod_l+0xfc>
 800e702:	e8df f004 	tbb	[pc, r4]
 800e706:	030c      	.short	0x030c
 800e708:	1a17      	.short	0x1a17
 800e70a:	0c          	.byte	0x0c
 800e70b:	00          	.byte	0x00
 800e70c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800e710:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800e714:	0729      	lsls	r1, r5, #28
 800e716:	d5bf      	bpl.n	800e698 <_strtod_l+0x80>
 800e718:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e71c:	e7bc      	b.n	800e698 <_strtod_l+0x80>
 800e71e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e720:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e722:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800e726:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e72a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e72e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e732:	e7ef      	b.n	800e714 <_strtod_l+0xfc>
 800e734:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 800e930 <_strtod_l+0x318>
 800e738:	e7ec      	b.n	800e714 <_strtod_l+0xfc>
 800e73a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e73e:	f04f 3aff 	mov.w	sl, #4294967295
 800e742:	e7e7      	b.n	800e714 <_strtod_l+0xfc>
 800e744:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e746:	1c5a      	adds	r2, r3, #1
 800e748:	9219      	str	r2, [sp, #100]	; 0x64
 800e74a:	785b      	ldrb	r3, [r3, #1]
 800e74c:	2b30      	cmp	r3, #48	; 0x30
 800e74e:	d0f9      	beq.n	800e744 <_strtod_l+0x12c>
 800e750:	2b00      	cmp	r3, #0
 800e752:	d0a1      	beq.n	800e698 <_strtod_l+0x80>
 800e754:	2301      	movs	r3, #1
 800e756:	9308      	str	r3, [sp, #32]
 800e758:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e75a:	930a      	str	r3, [sp, #40]	; 0x28
 800e75c:	2300      	movs	r3, #0
 800e75e:	9305      	str	r3, [sp, #20]
 800e760:	9306      	str	r3, [sp, #24]
 800e762:	9304      	str	r3, [sp, #16]
 800e764:	220a      	movs	r2, #10
 800e766:	9819      	ldr	r0, [sp, #100]	; 0x64
 800e768:	7806      	ldrb	r6, [r0, #0]
 800e76a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e76e:	b2d9      	uxtb	r1, r3
 800e770:	2909      	cmp	r1, #9
 800e772:	d979      	bls.n	800e868 <_strtod_l+0x250>
 800e774:	462a      	mov	r2, r5
 800e776:	6839      	ldr	r1, [r7, #0]
 800e778:	f005 feb3 	bl	80144e2 <strncmp>
 800e77c:	2800      	cmp	r0, #0
 800e77e:	f000 8085 	beq.w	800e88c <_strtod_l+0x274>
 800e782:	2000      	movs	r0, #0
 800e784:	9d04      	ldr	r5, [sp, #16]
 800e786:	4633      	mov	r3, r6
 800e788:	4602      	mov	r2, r0
 800e78a:	4601      	mov	r1, r0
 800e78c:	2b65      	cmp	r3, #101	; 0x65
 800e78e:	d002      	beq.n	800e796 <_strtod_l+0x17e>
 800e790:	2b45      	cmp	r3, #69	; 0x45
 800e792:	f040 80ef 	bne.w	800e974 <_strtod_l+0x35c>
 800e796:	b925      	cbnz	r5, 800e7a2 <_strtod_l+0x18a>
 800e798:	b910      	cbnz	r0, 800e7a0 <_strtod_l+0x188>
 800e79a:	9b08      	ldr	r3, [sp, #32]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d099      	beq.n	800e6d4 <_strtod_l+0xbc>
 800e7a0:	2500      	movs	r5, #0
 800e7a2:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800e7a4:	1c63      	adds	r3, r4, #1
 800e7a6:	9319      	str	r3, [sp, #100]	; 0x64
 800e7a8:	7863      	ldrb	r3, [r4, #1]
 800e7aa:	2b2b      	cmp	r3, #43	; 0x2b
 800e7ac:	f000 80cf 	beq.w	800e94e <_strtod_l+0x336>
 800e7b0:	2b2d      	cmp	r3, #45	; 0x2d
 800e7b2:	f000 80d2 	beq.w	800e95a <_strtod_l+0x342>
 800e7b6:	2600      	movs	r6, #0
 800e7b8:	9607      	str	r6, [sp, #28]
 800e7ba:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800e7be:	2e09      	cmp	r6, #9
 800e7c0:	f200 80d7 	bhi.w	800e972 <_strtod_l+0x35a>
 800e7c4:	2b30      	cmp	r3, #48	; 0x30
 800e7c6:	f000 80ca 	beq.w	800e95e <_strtod_l+0x346>
 800e7ca:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800e7ce:	2e08      	cmp	r6, #8
 800e7d0:	f200 80d0 	bhi.w	800e974 <_strtod_l+0x35c>
 800e7d4:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800e7d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e7da:	f04f 0c0a 	mov.w	ip, #10
 800e7de:	461f      	mov	r7, r3
 800e7e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e7e2:	1c5e      	adds	r6, r3, #1
 800e7e4:	9619      	str	r6, [sp, #100]	; 0x64
 800e7e6:	785b      	ldrb	r3, [r3, #1]
 800e7e8:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 800e7ec:	f1b9 0f09 	cmp.w	r9, #9
 800e7f0:	f240 80ba 	bls.w	800e968 <_strtod_l+0x350>
 800e7f4:	1bf6      	subs	r6, r6, r7
 800e7f6:	2e08      	cmp	r6, #8
 800e7f8:	f644 691f 	movw	r9, #19999	; 0x4e1f
 800e7fc:	dc02      	bgt.n	800e804 <_strtod_l+0x1ec>
 800e7fe:	45f1      	cmp	r9, lr
 800e800:	bfa8      	it	ge
 800e802:	46f1      	movge	r9, lr
 800e804:	9e07      	ldr	r6, [sp, #28]
 800e806:	b10e      	cbz	r6, 800e80c <_strtod_l+0x1f4>
 800e808:	f1c9 0900 	rsb	r9, r9, #0
 800e80c:	2d00      	cmp	r5, #0
 800e80e:	f040 80d7 	bne.w	800e9c0 <_strtod_l+0x3a8>
 800e812:	2800      	cmp	r0, #0
 800e814:	f47f af40 	bne.w	800e698 <_strtod_l+0x80>
 800e818:	9a08      	ldr	r2, [sp, #32]
 800e81a:	2a00      	cmp	r2, #0
 800e81c:	f47f af3c 	bne.w	800e698 <_strtod_l+0x80>
 800e820:	2900      	cmp	r1, #0
 800e822:	f47f af57 	bne.w	800e6d4 <_strtod_l+0xbc>
 800e826:	2b4e      	cmp	r3, #78	; 0x4e
 800e828:	f000 80ad 	beq.w	800e986 <_strtod_l+0x36e>
 800e82c:	f300 80a5 	bgt.w	800e97a <_strtod_l+0x362>
 800e830:	2b49      	cmp	r3, #73	; 0x49
 800e832:	f47f af4f 	bne.w	800e6d4 <_strtod_l+0xbc>
 800e836:	493c      	ldr	r1, [pc, #240]	; (800e928 <_strtod_l+0x310>)
 800e838:	a819      	add	r0, sp, #100	; 0x64
 800e83a:	f004 fe09 	bl	8013450 <__match>
 800e83e:	2800      	cmp	r0, #0
 800e840:	f43f af48 	beq.w	800e6d4 <_strtod_l+0xbc>
 800e844:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e846:	4939      	ldr	r1, [pc, #228]	; (800e92c <_strtod_l+0x314>)
 800e848:	3b01      	subs	r3, #1
 800e84a:	a819      	add	r0, sp, #100	; 0x64
 800e84c:	9319      	str	r3, [sp, #100]	; 0x64
 800e84e:	f004 fdff 	bl	8013450 <__match>
 800e852:	b910      	cbnz	r0, 800e85a <_strtod_l+0x242>
 800e854:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e856:	3301      	adds	r3, #1
 800e858:	9319      	str	r3, [sp, #100]	; 0x64
 800e85a:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 800e930 <_strtod_l+0x318>
 800e85e:	f04f 0a00 	mov.w	sl, #0
 800e862:	e719      	b.n	800e698 <_strtod_l+0x80>
 800e864:	2300      	movs	r3, #0
 800e866:	e776      	b.n	800e756 <_strtod_l+0x13e>
 800e868:	9904      	ldr	r1, [sp, #16]
 800e86a:	2908      	cmp	r1, #8
 800e86c:	bfd5      	itete	le
 800e86e:	9906      	ldrle	r1, [sp, #24]
 800e870:	9905      	ldrgt	r1, [sp, #20]
 800e872:	fb02 3301 	mlale	r3, r2, r1, r3
 800e876:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e87a:	bfd4      	ite	le
 800e87c:	9306      	strle	r3, [sp, #24]
 800e87e:	9305      	strgt	r3, [sp, #20]
 800e880:	9b04      	ldr	r3, [sp, #16]
 800e882:	3001      	adds	r0, #1
 800e884:	3301      	adds	r3, #1
 800e886:	9304      	str	r3, [sp, #16]
 800e888:	9019      	str	r0, [sp, #100]	; 0x64
 800e88a:	e76c      	b.n	800e766 <_strtod_l+0x14e>
 800e88c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e88e:	195a      	adds	r2, r3, r5
 800e890:	9219      	str	r2, [sp, #100]	; 0x64
 800e892:	9a04      	ldr	r2, [sp, #16]
 800e894:	5d5b      	ldrb	r3, [r3, r5]
 800e896:	2a00      	cmp	r2, #0
 800e898:	d154      	bne.n	800e944 <_strtod_l+0x32c>
 800e89a:	4610      	mov	r0, r2
 800e89c:	2b30      	cmp	r3, #48	; 0x30
 800e89e:	d02a      	beq.n	800e8f6 <_strtod_l+0x2de>
 800e8a0:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800e8a4:	2a08      	cmp	r2, #8
 800e8a6:	f200 8499 	bhi.w	800f1dc <_strtod_l+0xbc4>
 800e8aa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e8ac:	920a      	str	r2, [sp, #40]	; 0x28
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	4605      	mov	r5, r0
 800e8b4:	3b30      	subs	r3, #48	; 0x30
 800e8b6:	f100 0101 	add.w	r1, r0, #1
 800e8ba:	d011      	beq.n	800e8e0 <_strtod_l+0x2c8>
 800e8bc:	440a      	add	r2, r1
 800e8be:	eb00 0c05 	add.w	ip, r0, r5
 800e8c2:	4629      	mov	r1, r5
 800e8c4:	260a      	movs	r6, #10
 800e8c6:	4561      	cmp	r1, ip
 800e8c8:	d11b      	bne.n	800e902 <_strtod_l+0x2ea>
 800e8ca:	4428      	add	r0, r5
 800e8cc:	2808      	cmp	r0, #8
 800e8ce:	f100 0501 	add.w	r5, r0, #1
 800e8d2:	dc2f      	bgt.n	800e934 <_strtod_l+0x31c>
 800e8d4:	9806      	ldr	r0, [sp, #24]
 800e8d6:	210a      	movs	r1, #10
 800e8d8:	fb01 3300 	mla	r3, r1, r0, r3
 800e8dc:	9306      	str	r3, [sp, #24]
 800e8de:	2100      	movs	r1, #0
 800e8e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e8e2:	1c58      	adds	r0, r3, #1
 800e8e4:	9019      	str	r0, [sp, #100]	; 0x64
 800e8e6:	785b      	ldrb	r3, [r3, #1]
 800e8e8:	4608      	mov	r0, r1
 800e8ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e8ee:	2909      	cmp	r1, #9
 800e8f0:	d9e0      	bls.n	800e8b4 <_strtod_l+0x29c>
 800e8f2:	2101      	movs	r1, #1
 800e8f4:	e74a      	b.n	800e78c <_strtod_l+0x174>
 800e8f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e8f8:	1c5a      	adds	r2, r3, #1
 800e8fa:	9219      	str	r2, [sp, #100]	; 0x64
 800e8fc:	3001      	adds	r0, #1
 800e8fe:	785b      	ldrb	r3, [r3, #1]
 800e900:	e7cc      	b.n	800e89c <_strtod_l+0x284>
 800e902:	3101      	adds	r1, #1
 800e904:	f101 3eff 	add.w	lr, r1, #4294967295
 800e908:	f1be 0f08 	cmp.w	lr, #8
 800e90c:	dc03      	bgt.n	800e916 <_strtod_l+0x2fe>
 800e90e:	9f06      	ldr	r7, [sp, #24]
 800e910:	4377      	muls	r7, r6
 800e912:	9706      	str	r7, [sp, #24]
 800e914:	e7d7      	b.n	800e8c6 <_strtod_l+0x2ae>
 800e916:	2910      	cmp	r1, #16
 800e918:	bfde      	ittt	le
 800e91a:	9f05      	ldrle	r7, [sp, #20]
 800e91c:	4377      	mulle	r7, r6
 800e91e:	9705      	strle	r7, [sp, #20]
 800e920:	e7d1      	b.n	800e8c6 <_strtod_l+0x2ae>
 800e922:	bf00      	nop
 800e924:	08015fd0 	.word	0x08015fd0
 800e928:	08016025 	.word	0x08016025
 800e92c:	080160d3 	.word	0x080160d3
 800e930:	7ff00000 	.word	0x7ff00000
 800e934:	2d10      	cmp	r5, #16
 800e936:	bfdf      	itttt	le
 800e938:	9805      	ldrle	r0, [sp, #20]
 800e93a:	210a      	movle	r1, #10
 800e93c:	fb01 3300 	mlale	r3, r1, r0, r3
 800e940:	9305      	strle	r3, [sp, #20]
 800e942:	e7cc      	b.n	800e8de <_strtod_l+0x2c6>
 800e944:	4602      	mov	r2, r0
 800e946:	9d04      	ldr	r5, [sp, #16]
 800e948:	e7cf      	b.n	800e8ea <_strtod_l+0x2d2>
 800e94a:	2101      	movs	r1, #1
 800e94c:	e724      	b.n	800e798 <_strtod_l+0x180>
 800e94e:	2300      	movs	r3, #0
 800e950:	9307      	str	r3, [sp, #28]
 800e952:	1ca3      	adds	r3, r4, #2
 800e954:	9319      	str	r3, [sp, #100]	; 0x64
 800e956:	78a3      	ldrb	r3, [r4, #2]
 800e958:	e72f      	b.n	800e7ba <_strtod_l+0x1a2>
 800e95a:	2301      	movs	r3, #1
 800e95c:	e7f8      	b.n	800e950 <_strtod_l+0x338>
 800e95e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e960:	1c5e      	adds	r6, r3, #1
 800e962:	9619      	str	r6, [sp, #100]	; 0x64
 800e964:	785b      	ldrb	r3, [r3, #1]
 800e966:	e72d      	b.n	800e7c4 <_strtod_l+0x1ac>
 800e968:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800e96c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e970:	e736      	b.n	800e7e0 <_strtod_l+0x1c8>
 800e972:	9419      	str	r4, [sp, #100]	; 0x64
 800e974:	f04f 0900 	mov.w	r9, #0
 800e978:	e748      	b.n	800e80c <_strtod_l+0x1f4>
 800e97a:	2b69      	cmp	r3, #105	; 0x69
 800e97c:	f43f af5b 	beq.w	800e836 <_strtod_l+0x21e>
 800e980:	2b6e      	cmp	r3, #110	; 0x6e
 800e982:	f47f aea7 	bne.w	800e6d4 <_strtod_l+0xbc>
 800e986:	498c      	ldr	r1, [pc, #560]	; (800ebb8 <_strtod_l+0x5a0>)
 800e988:	a819      	add	r0, sp, #100	; 0x64
 800e98a:	f004 fd61 	bl	8013450 <__match>
 800e98e:	2800      	cmp	r0, #0
 800e990:	f43f aea0 	beq.w	800e6d4 <_strtod_l+0xbc>
 800e994:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e996:	781b      	ldrb	r3, [r3, #0]
 800e998:	2b28      	cmp	r3, #40	; 0x28
 800e99a:	d10e      	bne.n	800e9ba <_strtod_l+0x3a2>
 800e99c:	aa1c      	add	r2, sp, #112	; 0x70
 800e99e:	4987      	ldr	r1, [pc, #540]	; (800ebbc <_strtod_l+0x5a4>)
 800e9a0:	a819      	add	r0, sp, #100	; 0x64
 800e9a2:	f004 fd68 	bl	8013476 <__hexnan>
 800e9a6:	2805      	cmp	r0, #5
 800e9a8:	d107      	bne.n	800e9ba <_strtod_l+0x3a2>
 800e9aa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e9ac:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800e9b0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e9b4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e9b8:	e66e      	b.n	800e698 <_strtod_l+0x80>
 800e9ba:	f8df b210 	ldr.w	fp, [pc, #528]	; 800ebcc <_strtod_l+0x5b4>
 800e9be:	e74e      	b.n	800e85e <_strtod_l+0x246>
 800e9c0:	9b04      	ldr	r3, [sp, #16]
 800e9c2:	9806      	ldr	r0, [sp, #24]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	bf08      	it	eq
 800e9c8:	462b      	moveq	r3, r5
 800e9ca:	2d10      	cmp	r5, #16
 800e9cc:	462c      	mov	r4, r5
 800e9ce:	eba9 0902 	sub.w	r9, r9, r2
 800e9d2:	bfa8      	it	ge
 800e9d4:	2410      	movge	r4, #16
 800e9d6:	9304      	str	r3, [sp, #16]
 800e9d8:	f7f1 fda4 	bl	8000524 <__aeabi_ui2d>
 800e9dc:	2c09      	cmp	r4, #9
 800e9de:	4682      	mov	sl, r0
 800e9e0:	468b      	mov	fp, r1
 800e9e2:	dd13      	ble.n	800ea0c <_strtod_l+0x3f4>
 800e9e4:	4b76      	ldr	r3, [pc, #472]	; (800ebc0 <_strtod_l+0x5a8>)
 800e9e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e9ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e9ee:	f7f1 fe0f 	bl	8000610 <__aeabi_dmul>
 800e9f2:	4606      	mov	r6, r0
 800e9f4:	9805      	ldr	r0, [sp, #20]
 800e9f6:	460f      	mov	r7, r1
 800e9f8:	f7f1 fd94 	bl	8000524 <__aeabi_ui2d>
 800e9fc:	4602      	mov	r2, r0
 800e9fe:	460b      	mov	r3, r1
 800ea00:	4630      	mov	r0, r6
 800ea02:	4639      	mov	r1, r7
 800ea04:	f7f1 fc52 	bl	80002ac <__adddf3>
 800ea08:	4682      	mov	sl, r0
 800ea0a:	468b      	mov	fp, r1
 800ea0c:	2d0f      	cmp	r5, #15
 800ea0e:	dc36      	bgt.n	800ea7e <_strtod_l+0x466>
 800ea10:	f1b9 0f00 	cmp.w	r9, #0
 800ea14:	f43f ae40 	beq.w	800e698 <_strtod_l+0x80>
 800ea18:	dd24      	ble.n	800ea64 <_strtod_l+0x44c>
 800ea1a:	f1b9 0f16 	cmp.w	r9, #22
 800ea1e:	dc0b      	bgt.n	800ea38 <_strtod_l+0x420>
 800ea20:	4d67      	ldr	r5, [pc, #412]	; (800ebc0 <_strtod_l+0x5a8>)
 800ea22:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 800ea26:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ea2a:	4652      	mov	r2, sl
 800ea2c:	465b      	mov	r3, fp
 800ea2e:	f7f1 fdef 	bl	8000610 <__aeabi_dmul>
 800ea32:	4682      	mov	sl, r0
 800ea34:	468b      	mov	fp, r1
 800ea36:	e62f      	b.n	800e698 <_strtod_l+0x80>
 800ea38:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800ea3c:	4599      	cmp	r9, r3
 800ea3e:	dc1e      	bgt.n	800ea7e <_strtod_l+0x466>
 800ea40:	4c5f      	ldr	r4, [pc, #380]	; (800ebc0 <_strtod_l+0x5a8>)
 800ea42:	f1c5 050f 	rsb	r5, r5, #15
 800ea46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ea4a:	eba9 0505 	sub.w	r5, r9, r5
 800ea4e:	4652      	mov	r2, sl
 800ea50:	465b      	mov	r3, fp
 800ea52:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea56:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ea5a:	f7f1 fdd9 	bl	8000610 <__aeabi_dmul>
 800ea5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ea62:	e7e4      	b.n	800ea2e <_strtod_l+0x416>
 800ea64:	f119 0f16 	cmn.w	r9, #22
 800ea68:	db09      	blt.n	800ea7e <_strtod_l+0x466>
 800ea6a:	4d55      	ldr	r5, [pc, #340]	; (800ebc0 <_strtod_l+0x5a8>)
 800ea6c:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 800ea70:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ea74:	4650      	mov	r0, sl
 800ea76:	4659      	mov	r1, fp
 800ea78:	f7f1 fef4 	bl	8000864 <__aeabi_ddiv>
 800ea7c:	e7d9      	b.n	800ea32 <_strtod_l+0x41a>
 800ea7e:	1b2c      	subs	r4, r5, r4
 800ea80:	444c      	add	r4, r9
 800ea82:	2c00      	cmp	r4, #0
 800ea84:	dd73      	ble.n	800eb6e <_strtod_l+0x556>
 800ea86:	f014 030f 	ands.w	r3, r4, #15
 800ea8a:	d00a      	beq.n	800eaa2 <_strtod_l+0x48a>
 800ea8c:	494c      	ldr	r1, [pc, #304]	; (800ebc0 <_strtod_l+0x5a8>)
 800ea8e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ea92:	4652      	mov	r2, sl
 800ea94:	465b      	mov	r3, fp
 800ea96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea9a:	f7f1 fdb9 	bl	8000610 <__aeabi_dmul>
 800ea9e:	4682      	mov	sl, r0
 800eaa0:	468b      	mov	fp, r1
 800eaa2:	f034 040f 	bics.w	r4, r4, #15
 800eaa6:	d054      	beq.n	800eb52 <_strtod_l+0x53a>
 800eaa8:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800eaac:	dd27      	ble.n	800eafe <_strtod_l+0x4e6>
 800eaae:	f04f 0900 	mov.w	r9, #0
 800eab2:	f8cd 9010 	str.w	r9, [sp, #16]
 800eab6:	f8cd 901c 	str.w	r9, [sp, #28]
 800eaba:	f8cd 9018 	str.w	r9, [sp, #24]
 800eabe:	2322      	movs	r3, #34	; 0x22
 800eac0:	f8df b10c 	ldr.w	fp, [pc, #268]	; 800ebd0 <_strtod_l+0x5b8>
 800eac4:	f8c8 3000 	str.w	r3, [r8]
 800eac8:	f04f 0a00 	mov.w	sl, #0
 800eacc:	9b07      	ldr	r3, [sp, #28]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	f43f ade2 	beq.w	800e698 <_strtod_l+0x80>
 800ead4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ead6:	4640      	mov	r0, r8
 800ead8:	f004 ff58 	bl	801398c <_Bfree>
 800eadc:	9906      	ldr	r1, [sp, #24]
 800eade:	4640      	mov	r0, r8
 800eae0:	f004 ff54 	bl	801398c <_Bfree>
 800eae4:	9904      	ldr	r1, [sp, #16]
 800eae6:	4640      	mov	r0, r8
 800eae8:	f004 ff50 	bl	801398c <_Bfree>
 800eaec:	9907      	ldr	r1, [sp, #28]
 800eaee:	4640      	mov	r0, r8
 800eaf0:	f004 ff4c 	bl	801398c <_Bfree>
 800eaf4:	4649      	mov	r1, r9
 800eaf6:	4640      	mov	r0, r8
 800eaf8:	f004 ff48 	bl	801398c <_Bfree>
 800eafc:	e5cc      	b.n	800e698 <_strtod_l+0x80>
 800eafe:	2300      	movs	r3, #0
 800eb00:	4e30      	ldr	r6, [pc, #192]	; (800ebc4 <_strtod_l+0x5ac>)
 800eb02:	1124      	asrs	r4, r4, #4
 800eb04:	4650      	mov	r0, sl
 800eb06:	4659      	mov	r1, fp
 800eb08:	461f      	mov	r7, r3
 800eb0a:	2c01      	cmp	r4, #1
 800eb0c:	dc24      	bgt.n	800eb58 <_strtod_l+0x540>
 800eb0e:	b10b      	cbz	r3, 800eb14 <_strtod_l+0x4fc>
 800eb10:	4682      	mov	sl, r0
 800eb12:	468b      	mov	fp, r1
 800eb14:	4b2b      	ldr	r3, [pc, #172]	; (800ebc4 <_strtod_l+0x5ac>)
 800eb16:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800eb1a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800eb1e:	4652      	mov	r2, sl
 800eb20:	465b      	mov	r3, fp
 800eb22:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eb26:	f7f1 fd73 	bl	8000610 <__aeabi_dmul>
 800eb2a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eb2e:	468b      	mov	fp, r1
 800eb30:	460a      	mov	r2, r1
 800eb32:	0d1b      	lsrs	r3, r3, #20
 800eb34:	4924      	ldr	r1, [pc, #144]	; (800ebc8 <_strtod_l+0x5b0>)
 800eb36:	051b      	lsls	r3, r3, #20
 800eb38:	428b      	cmp	r3, r1
 800eb3a:	4682      	mov	sl, r0
 800eb3c:	d8b7      	bhi.n	800eaae <_strtod_l+0x496>
 800eb3e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800eb42:	428b      	cmp	r3, r1
 800eb44:	bf86      	itte	hi
 800eb46:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 800ebd4 <_strtod_l+0x5bc>
 800eb4a:	f04f 3aff 	movhi.w	sl, #4294967295
 800eb4e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800eb52:	2300      	movs	r3, #0
 800eb54:	9305      	str	r3, [sp, #20]
 800eb56:	e070      	b.n	800ec3a <_strtod_l+0x622>
 800eb58:	07e2      	lsls	r2, r4, #31
 800eb5a:	d504      	bpl.n	800eb66 <_strtod_l+0x54e>
 800eb5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eb60:	f7f1 fd56 	bl	8000610 <__aeabi_dmul>
 800eb64:	2301      	movs	r3, #1
 800eb66:	3701      	adds	r7, #1
 800eb68:	1064      	asrs	r4, r4, #1
 800eb6a:	3608      	adds	r6, #8
 800eb6c:	e7cd      	b.n	800eb0a <_strtod_l+0x4f2>
 800eb6e:	d0f0      	beq.n	800eb52 <_strtod_l+0x53a>
 800eb70:	4264      	negs	r4, r4
 800eb72:	f014 020f 	ands.w	r2, r4, #15
 800eb76:	d00a      	beq.n	800eb8e <_strtod_l+0x576>
 800eb78:	4b11      	ldr	r3, [pc, #68]	; (800ebc0 <_strtod_l+0x5a8>)
 800eb7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eb7e:	4650      	mov	r0, sl
 800eb80:	4659      	mov	r1, fp
 800eb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb86:	f7f1 fe6d 	bl	8000864 <__aeabi_ddiv>
 800eb8a:	4682      	mov	sl, r0
 800eb8c:	468b      	mov	fp, r1
 800eb8e:	1124      	asrs	r4, r4, #4
 800eb90:	d0df      	beq.n	800eb52 <_strtod_l+0x53a>
 800eb92:	2c1f      	cmp	r4, #31
 800eb94:	dd20      	ble.n	800ebd8 <_strtod_l+0x5c0>
 800eb96:	f04f 0900 	mov.w	r9, #0
 800eb9a:	f8cd 9010 	str.w	r9, [sp, #16]
 800eb9e:	f8cd 901c 	str.w	r9, [sp, #28]
 800eba2:	f8cd 9018 	str.w	r9, [sp, #24]
 800eba6:	2322      	movs	r3, #34	; 0x22
 800eba8:	f04f 0a00 	mov.w	sl, #0
 800ebac:	f04f 0b00 	mov.w	fp, #0
 800ebb0:	f8c8 3000 	str.w	r3, [r8]
 800ebb4:	e78a      	b.n	800eacc <_strtod_l+0x4b4>
 800ebb6:	bf00      	nop
 800ebb8:	0801602d 	.word	0x0801602d
 800ebbc:	08015fe4 	.word	0x08015fe4
 800ebc0:	08016178 	.word	0x08016178
 800ebc4:	08016150 	.word	0x08016150
 800ebc8:	7ca00000 	.word	0x7ca00000
 800ebcc:	fff80000 	.word	0xfff80000
 800ebd0:	7ff00000 	.word	0x7ff00000
 800ebd4:	7fefffff 	.word	0x7fefffff
 800ebd8:	f014 0310 	ands.w	r3, r4, #16
 800ebdc:	bf18      	it	ne
 800ebde:	236a      	movne	r3, #106	; 0x6a
 800ebe0:	4e9f      	ldr	r6, [pc, #636]	; (800ee60 <_strtod_l+0x848>)
 800ebe2:	9305      	str	r3, [sp, #20]
 800ebe4:	4650      	mov	r0, sl
 800ebe6:	4659      	mov	r1, fp
 800ebe8:	2300      	movs	r3, #0
 800ebea:	2c00      	cmp	r4, #0
 800ebec:	f300 8106 	bgt.w	800edfc <_strtod_l+0x7e4>
 800ebf0:	b10b      	cbz	r3, 800ebf6 <_strtod_l+0x5de>
 800ebf2:	4682      	mov	sl, r0
 800ebf4:	468b      	mov	fp, r1
 800ebf6:	9b05      	ldr	r3, [sp, #20]
 800ebf8:	b1bb      	cbz	r3, 800ec2a <_strtod_l+0x612>
 800ebfa:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ebfe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	4659      	mov	r1, fp
 800ec06:	dd10      	ble.n	800ec2a <_strtod_l+0x612>
 800ec08:	2b1f      	cmp	r3, #31
 800ec0a:	f340 8101 	ble.w	800ee10 <_strtod_l+0x7f8>
 800ec0e:	2b34      	cmp	r3, #52	; 0x34
 800ec10:	bfde      	ittt	le
 800ec12:	3b20      	suble	r3, #32
 800ec14:	f04f 32ff 	movle.w	r2, #4294967295
 800ec18:	fa02 f303 	lslle.w	r3, r2, r3
 800ec1c:	f04f 0a00 	mov.w	sl, #0
 800ec20:	bfcc      	ite	gt
 800ec22:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ec26:	ea03 0b01 	andle.w	fp, r3, r1
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	4650      	mov	r0, sl
 800ec30:	4659      	mov	r1, fp
 800ec32:	f7f1 ff55 	bl	8000ae0 <__aeabi_dcmpeq>
 800ec36:	2800      	cmp	r0, #0
 800ec38:	d1ad      	bne.n	800eb96 <_strtod_l+0x57e>
 800ec3a:	9b06      	ldr	r3, [sp, #24]
 800ec3c:	9300      	str	r3, [sp, #0]
 800ec3e:	9a04      	ldr	r2, [sp, #16]
 800ec40:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ec42:	462b      	mov	r3, r5
 800ec44:	4640      	mov	r0, r8
 800ec46:	f004 fef3 	bl	8013a30 <__s2b>
 800ec4a:	9007      	str	r0, [sp, #28]
 800ec4c:	2800      	cmp	r0, #0
 800ec4e:	f43f af2e 	beq.w	800eaae <_strtod_l+0x496>
 800ec52:	f1b9 0f00 	cmp.w	r9, #0
 800ec56:	f1c9 0300 	rsb	r3, r9, #0
 800ec5a:	bfa8      	it	ge
 800ec5c:	2300      	movge	r3, #0
 800ec5e:	930e      	str	r3, [sp, #56]	; 0x38
 800ec60:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 800ec64:	f04f 0900 	mov.w	r9, #0
 800ec68:	930f      	str	r3, [sp, #60]	; 0x3c
 800ec6a:	f8cd 9010 	str.w	r9, [sp, #16]
 800ec6e:	9b07      	ldr	r3, [sp, #28]
 800ec70:	4640      	mov	r0, r8
 800ec72:	6859      	ldr	r1, [r3, #4]
 800ec74:	f004 fe56 	bl	8013924 <_Balloc>
 800ec78:	9006      	str	r0, [sp, #24]
 800ec7a:	2800      	cmp	r0, #0
 800ec7c:	f43f af1f 	beq.w	800eabe <_strtod_l+0x4a6>
 800ec80:	9b07      	ldr	r3, [sp, #28]
 800ec82:	691a      	ldr	r2, [r3, #16]
 800ec84:	3202      	adds	r2, #2
 800ec86:	f103 010c 	add.w	r1, r3, #12
 800ec8a:	0092      	lsls	r2, r2, #2
 800ec8c:	300c      	adds	r0, #12
 800ec8e:	f7ff f88f 	bl	800ddb0 <memcpy>
 800ec92:	ab1c      	add	r3, sp, #112	; 0x70
 800ec94:	9301      	str	r3, [sp, #4]
 800ec96:	ab1b      	add	r3, sp, #108	; 0x6c
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	4652      	mov	r2, sl
 800ec9c:	465b      	mov	r3, fp
 800ec9e:	4640      	mov	r0, r8
 800eca0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800eca4:	f005 f974 	bl	8013f90 <__d2b>
 800eca8:	901a      	str	r0, [sp, #104]	; 0x68
 800ecaa:	2800      	cmp	r0, #0
 800ecac:	f43f af07 	beq.w	800eabe <_strtod_l+0x4a6>
 800ecb0:	2101      	movs	r1, #1
 800ecb2:	4640      	mov	r0, r8
 800ecb4:	f004 ff48 	bl	8013b48 <__i2b>
 800ecb8:	9004      	str	r0, [sp, #16]
 800ecba:	4603      	mov	r3, r0
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	f43f aefe 	beq.w	800eabe <_strtod_l+0x4a6>
 800ecc2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ecc4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ecc6:	2d00      	cmp	r5, #0
 800ecc8:	bfab      	itete	ge
 800ecca:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800eccc:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800ecce:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 800ecd0:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800ecd2:	bfac      	ite	ge
 800ecd4:	195e      	addge	r6, r3, r5
 800ecd6:	1b5c      	sublt	r4, r3, r5
 800ecd8:	9b05      	ldr	r3, [sp, #20]
 800ecda:	1aed      	subs	r5, r5, r3
 800ecdc:	4415      	add	r5, r2
 800ecde:	4b61      	ldr	r3, [pc, #388]	; (800ee64 <_strtod_l+0x84c>)
 800ece0:	3d01      	subs	r5, #1
 800ece2:	429d      	cmp	r5, r3
 800ece4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ece8:	f280 80a4 	bge.w	800ee34 <_strtod_l+0x81c>
 800ecec:	1b5b      	subs	r3, r3, r5
 800ecee:	2b1f      	cmp	r3, #31
 800ecf0:	eba2 0203 	sub.w	r2, r2, r3
 800ecf4:	f04f 0701 	mov.w	r7, #1
 800ecf8:	f300 8091 	bgt.w	800ee1e <_strtod_l+0x806>
 800ecfc:	fa07 f303 	lsl.w	r3, r7, r3
 800ed00:	9314      	str	r3, [sp, #80]	; 0x50
 800ed02:	2500      	movs	r5, #0
 800ed04:	18b7      	adds	r7, r6, r2
 800ed06:	9b05      	ldr	r3, [sp, #20]
 800ed08:	42be      	cmp	r6, r7
 800ed0a:	4414      	add	r4, r2
 800ed0c:	441c      	add	r4, r3
 800ed0e:	4633      	mov	r3, r6
 800ed10:	bfa8      	it	ge
 800ed12:	463b      	movge	r3, r7
 800ed14:	42a3      	cmp	r3, r4
 800ed16:	bfa8      	it	ge
 800ed18:	4623      	movge	r3, r4
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	bfc2      	ittt	gt
 800ed1e:	1aff      	subgt	r7, r7, r3
 800ed20:	1ae4      	subgt	r4, r4, r3
 800ed22:	1af6      	subgt	r6, r6, r3
 800ed24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed26:	b1bb      	cbz	r3, 800ed58 <_strtod_l+0x740>
 800ed28:	461a      	mov	r2, r3
 800ed2a:	9904      	ldr	r1, [sp, #16]
 800ed2c:	4640      	mov	r0, r8
 800ed2e:	f004 ffa1 	bl	8013c74 <__pow5mult>
 800ed32:	9004      	str	r0, [sp, #16]
 800ed34:	2800      	cmp	r0, #0
 800ed36:	f43f aec2 	beq.w	800eabe <_strtod_l+0x4a6>
 800ed3a:	4601      	mov	r1, r0
 800ed3c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ed3e:	4640      	mov	r0, r8
 800ed40:	f004 ff0b 	bl	8013b5a <__multiply>
 800ed44:	9008      	str	r0, [sp, #32]
 800ed46:	2800      	cmp	r0, #0
 800ed48:	f43f aeb9 	beq.w	800eabe <_strtod_l+0x4a6>
 800ed4c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ed4e:	4640      	mov	r0, r8
 800ed50:	f004 fe1c 	bl	801398c <_Bfree>
 800ed54:	9b08      	ldr	r3, [sp, #32]
 800ed56:	931a      	str	r3, [sp, #104]	; 0x68
 800ed58:	2f00      	cmp	r7, #0
 800ed5a:	dc6f      	bgt.n	800ee3c <_strtod_l+0x824>
 800ed5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d175      	bne.n	800ee4e <_strtod_l+0x836>
 800ed62:	2c00      	cmp	r4, #0
 800ed64:	dd08      	ble.n	800ed78 <_strtod_l+0x760>
 800ed66:	4622      	mov	r2, r4
 800ed68:	9906      	ldr	r1, [sp, #24]
 800ed6a:	4640      	mov	r0, r8
 800ed6c:	f004 ffd0 	bl	8013d10 <__lshift>
 800ed70:	9006      	str	r0, [sp, #24]
 800ed72:	2800      	cmp	r0, #0
 800ed74:	f43f aea3 	beq.w	800eabe <_strtod_l+0x4a6>
 800ed78:	2e00      	cmp	r6, #0
 800ed7a:	dd08      	ble.n	800ed8e <_strtod_l+0x776>
 800ed7c:	4632      	mov	r2, r6
 800ed7e:	9904      	ldr	r1, [sp, #16]
 800ed80:	4640      	mov	r0, r8
 800ed82:	f004 ffc5 	bl	8013d10 <__lshift>
 800ed86:	9004      	str	r0, [sp, #16]
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	f43f ae98 	beq.w	800eabe <_strtod_l+0x4a6>
 800ed8e:	9a06      	ldr	r2, [sp, #24]
 800ed90:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ed92:	4640      	mov	r0, r8
 800ed94:	f005 f827 	bl	8013de6 <__mdiff>
 800ed98:	4681      	mov	r9, r0
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	f43f ae8f 	beq.w	800eabe <_strtod_l+0x4a6>
 800eda0:	2400      	movs	r4, #0
 800eda2:	68c3      	ldr	r3, [r0, #12]
 800eda4:	9904      	ldr	r1, [sp, #16]
 800eda6:	60c4      	str	r4, [r0, #12]
 800eda8:	9308      	str	r3, [sp, #32]
 800edaa:	f005 f802 	bl	8013db2 <__mcmp>
 800edae:	42a0      	cmp	r0, r4
 800edb0:	da5a      	bge.n	800ee68 <_strtod_l+0x850>
 800edb2:	9b08      	ldr	r3, [sp, #32]
 800edb4:	b9f3      	cbnz	r3, 800edf4 <_strtod_l+0x7dc>
 800edb6:	f1ba 0f00 	cmp.w	sl, #0
 800edba:	d11b      	bne.n	800edf4 <_strtod_l+0x7dc>
 800edbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edc0:	b9c3      	cbnz	r3, 800edf4 <_strtod_l+0x7dc>
 800edc2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800edc6:	0d1b      	lsrs	r3, r3, #20
 800edc8:	051b      	lsls	r3, r3, #20
 800edca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800edce:	d911      	bls.n	800edf4 <_strtod_l+0x7dc>
 800edd0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800edd4:	b91b      	cbnz	r3, 800edde <_strtod_l+0x7c6>
 800edd6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800edda:	2b01      	cmp	r3, #1
 800eddc:	dd0a      	ble.n	800edf4 <_strtod_l+0x7dc>
 800edde:	4649      	mov	r1, r9
 800ede0:	2201      	movs	r2, #1
 800ede2:	4640      	mov	r0, r8
 800ede4:	f004 ff94 	bl	8013d10 <__lshift>
 800ede8:	9904      	ldr	r1, [sp, #16]
 800edea:	4681      	mov	r9, r0
 800edec:	f004 ffe1 	bl	8013db2 <__mcmp>
 800edf0:	2800      	cmp	r0, #0
 800edf2:	dc6a      	bgt.n	800eeca <_strtod_l+0x8b2>
 800edf4:	9b05      	ldr	r3, [sp, #20]
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d174      	bne.n	800eee4 <_strtod_l+0x8cc>
 800edfa:	e66b      	b.n	800ead4 <_strtod_l+0x4bc>
 800edfc:	07e2      	lsls	r2, r4, #31
 800edfe:	d504      	bpl.n	800ee0a <_strtod_l+0x7f2>
 800ee00:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ee04:	f7f1 fc04 	bl	8000610 <__aeabi_dmul>
 800ee08:	2301      	movs	r3, #1
 800ee0a:	1064      	asrs	r4, r4, #1
 800ee0c:	3608      	adds	r6, #8
 800ee0e:	e6ec      	b.n	800ebea <_strtod_l+0x5d2>
 800ee10:	f04f 32ff 	mov.w	r2, #4294967295
 800ee14:	fa02 f303 	lsl.w	r3, r2, r3
 800ee18:	ea03 0a0a 	and.w	sl, r3, sl
 800ee1c:	e705      	b.n	800ec2a <_strtod_l+0x612>
 800ee1e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800ee22:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800ee26:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800ee2a:	35e2      	adds	r5, #226	; 0xe2
 800ee2c:	fa07 f505 	lsl.w	r5, r7, r5
 800ee30:	9714      	str	r7, [sp, #80]	; 0x50
 800ee32:	e767      	b.n	800ed04 <_strtod_l+0x6ec>
 800ee34:	2301      	movs	r3, #1
 800ee36:	2500      	movs	r5, #0
 800ee38:	9314      	str	r3, [sp, #80]	; 0x50
 800ee3a:	e763      	b.n	800ed04 <_strtod_l+0x6ec>
 800ee3c:	463a      	mov	r2, r7
 800ee3e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ee40:	4640      	mov	r0, r8
 800ee42:	f004 ff65 	bl	8013d10 <__lshift>
 800ee46:	901a      	str	r0, [sp, #104]	; 0x68
 800ee48:	2800      	cmp	r0, #0
 800ee4a:	d187      	bne.n	800ed5c <_strtod_l+0x744>
 800ee4c:	e637      	b.n	800eabe <_strtod_l+0x4a6>
 800ee4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ee50:	9906      	ldr	r1, [sp, #24]
 800ee52:	4640      	mov	r0, r8
 800ee54:	f004 ff0e 	bl	8013c74 <__pow5mult>
 800ee58:	9006      	str	r0, [sp, #24]
 800ee5a:	2800      	cmp	r0, #0
 800ee5c:	d181      	bne.n	800ed62 <_strtod_l+0x74a>
 800ee5e:	e62e      	b.n	800eabe <_strtod_l+0x4a6>
 800ee60:	08015ff8 	.word	0x08015ff8
 800ee64:	fffffc02 	.word	0xfffffc02
 800ee68:	f040 8086 	bne.w	800ef78 <_strtod_l+0x960>
 800ee6c:	9a08      	ldr	r2, [sp, #32]
 800ee6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee72:	b332      	cbz	r2, 800eec2 <_strtod_l+0x8aa>
 800ee74:	4aac      	ldr	r2, [pc, #688]	; (800f128 <_strtod_l+0xb10>)
 800ee76:	4293      	cmp	r3, r2
 800ee78:	4659      	mov	r1, fp
 800ee7a:	d152      	bne.n	800ef22 <_strtod_l+0x90a>
 800ee7c:	9b05      	ldr	r3, [sp, #20]
 800ee7e:	4650      	mov	r0, sl
 800ee80:	b1d3      	cbz	r3, 800eeb8 <_strtod_l+0x8a0>
 800ee82:	4aaa      	ldr	r2, [pc, #680]	; (800f12c <_strtod_l+0xb14>)
 800ee84:	400a      	ands	r2, r1
 800ee86:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ee8a:	f04f 34ff 	mov.w	r4, #4294967295
 800ee8e:	d816      	bhi.n	800eebe <_strtod_l+0x8a6>
 800ee90:	0d12      	lsrs	r2, r2, #20
 800ee92:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ee96:	fa04 f303 	lsl.w	r3, r4, r3
 800ee9a:	4283      	cmp	r3, r0
 800ee9c:	d141      	bne.n	800ef22 <_strtod_l+0x90a>
 800ee9e:	4aa4      	ldr	r2, [pc, #656]	; (800f130 <_strtod_l+0xb18>)
 800eea0:	4291      	cmp	r1, r2
 800eea2:	d102      	bne.n	800eeaa <_strtod_l+0x892>
 800eea4:	3301      	adds	r3, #1
 800eea6:	f43f ae0a 	beq.w	800eabe <_strtod_l+0x4a6>
 800eeaa:	4ba0      	ldr	r3, [pc, #640]	; (800f12c <_strtod_l+0xb14>)
 800eeac:	400b      	ands	r3, r1
 800eeae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800eeb2:	f04f 0a00 	mov.w	sl, #0
 800eeb6:	e79d      	b.n	800edf4 <_strtod_l+0x7dc>
 800eeb8:	f04f 33ff 	mov.w	r3, #4294967295
 800eebc:	e7ed      	b.n	800ee9a <_strtod_l+0x882>
 800eebe:	4623      	mov	r3, r4
 800eec0:	e7eb      	b.n	800ee9a <_strtod_l+0x882>
 800eec2:	bb73      	cbnz	r3, 800ef22 <_strtod_l+0x90a>
 800eec4:	f1ba 0f00 	cmp.w	sl, #0
 800eec8:	d12b      	bne.n	800ef22 <_strtod_l+0x90a>
 800eeca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eece:	9a05      	ldr	r2, [sp, #20]
 800eed0:	0d1b      	lsrs	r3, r3, #20
 800eed2:	051b      	lsls	r3, r3, #20
 800eed4:	b1e2      	cbz	r2, 800ef10 <_strtod_l+0x8f8>
 800eed6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800eeda:	dc19      	bgt.n	800ef10 <_strtod_l+0x8f8>
 800eedc:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800eee0:	f77f ae61 	ble.w	800eba6 <_strtod_l+0x58e>
 800eee4:	4b93      	ldr	r3, [pc, #588]	; (800f134 <_strtod_l+0xb1c>)
 800eee6:	930d      	str	r3, [sp, #52]	; 0x34
 800eee8:	2300      	movs	r3, #0
 800eeea:	930c      	str	r3, [sp, #48]	; 0x30
 800eeec:	4650      	mov	r0, sl
 800eeee:	4659      	mov	r1, fp
 800eef0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800eef4:	f7f1 fb8c 	bl	8000610 <__aeabi_dmul>
 800eef8:	4682      	mov	sl, r0
 800eefa:	468b      	mov	fp, r1
 800eefc:	2900      	cmp	r1, #0
 800eefe:	f47f ade9 	bne.w	800ead4 <_strtod_l+0x4bc>
 800ef02:	2800      	cmp	r0, #0
 800ef04:	f47f ade6 	bne.w	800ead4 <_strtod_l+0x4bc>
 800ef08:	2322      	movs	r3, #34	; 0x22
 800ef0a:	f8c8 3000 	str.w	r3, [r8]
 800ef0e:	e5e1      	b.n	800ead4 <_strtod_l+0x4bc>
 800ef10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ef14:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef1c:	f04f 3aff 	mov.w	sl, #4294967295
 800ef20:	e768      	b.n	800edf4 <_strtod_l+0x7dc>
 800ef22:	b19d      	cbz	r5, 800ef4c <_strtod_l+0x934>
 800ef24:	ea15 0f0b 	tst.w	r5, fp
 800ef28:	f43f af64 	beq.w	800edf4 <_strtod_l+0x7dc>
 800ef2c:	9b08      	ldr	r3, [sp, #32]
 800ef2e:	9a05      	ldr	r2, [sp, #20]
 800ef30:	4650      	mov	r0, sl
 800ef32:	4659      	mov	r1, fp
 800ef34:	b173      	cbz	r3, 800ef54 <_strtod_l+0x93c>
 800ef36:	f7ff fb4d 	bl	800e5d4 <sulp>
 800ef3a:	4602      	mov	r2, r0
 800ef3c:	460b      	mov	r3, r1
 800ef3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef42:	f7f1 f9b3 	bl	80002ac <__adddf3>
 800ef46:	4682      	mov	sl, r0
 800ef48:	468b      	mov	fp, r1
 800ef4a:	e753      	b.n	800edf4 <_strtod_l+0x7dc>
 800ef4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ef4e:	ea13 0f0a 	tst.w	r3, sl
 800ef52:	e7e9      	b.n	800ef28 <_strtod_l+0x910>
 800ef54:	f7ff fb3e 	bl	800e5d4 <sulp>
 800ef58:	4602      	mov	r2, r0
 800ef5a:	460b      	mov	r3, r1
 800ef5c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ef60:	f7f1 f9a2 	bl	80002a8 <__aeabi_dsub>
 800ef64:	2200      	movs	r2, #0
 800ef66:	2300      	movs	r3, #0
 800ef68:	4682      	mov	sl, r0
 800ef6a:	468b      	mov	fp, r1
 800ef6c:	f7f1 fdb8 	bl	8000ae0 <__aeabi_dcmpeq>
 800ef70:	2800      	cmp	r0, #0
 800ef72:	f47f ae18 	bne.w	800eba6 <_strtod_l+0x58e>
 800ef76:	e73d      	b.n	800edf4 <_strtod_l+0x7dc>
 800ef78:	9904      	ldr	r1, [sp, #16]
 800ef7a:	4648      	mov	r0, r9
 800ef7c:	f005 f857 	bl	801402e <__ratio>
 800ef80:	2200      	movs	r2, #0
 800ef82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ef86:	4606      	mov	r6, r0
 800ef88:	460f      	mov	r7, r1
 800ef8a:	f7f1 fdbd 	bl	8000b08 <__aeabi_dcmple>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	d070      	beq.n	800f074 <_strtod_l+0xa5c>
 800ef92:	9b08      	ldr	r3, [sp, #32]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d043      	beq.n	800f020 <_strtod_l+0xa08>
 800ef98:	4f67      	ldr	r7, [pc, #412]	; (800f138 <_strtod_l+0xb20>)
 800ef9a:	2600      	movs	r6, #0
 800ef9c:	4d66      	ldr	r5, [pc, #408]	; (800f138 <_strtod_l+0xb20>)
 800ef9e:	4b63      	ldr	r3, [pc, #396]	; (800f12c <_strtod_l+0xb14>)
 800efa0:	ea0b 0303 	and.w	r3, fp, r3
 800efa4:	9314      	str	r3, [sp, #80]	; 0x50
 800efa6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800efa8:	4b64      	ldr	r3, [pc, #400]	; (800f13c <_strtod_l+0xb24>)
 800efaa:	429a      	cmp	r2, r3
 800efac:	f040 80ce 	bne.w	800f14c <_strtod_l+0xb34>
 800efb0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800efb4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800efb8:	4650      	mov	r0, sl
 800efba:	4659      	mov	r1, fp
 800efbc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800efc0:	f004 ff70 	bl	8013ea4 <__ulp>
 800efc4:	4602      	mov	r2, r0
 800efc6:	460b      	mov	r3, r1
 800efc8:	4630      	mov	r0, r6
 800efca:	4639      	mov	r1, r7
 800efcc:	f7f1 fb20 	bl	8000610 <__aeabi_dmul>
 800efd0:	4652      	mov	r2, sl
 800efd2:	465b      	mov	r3, fp
 800efd4:	f7f1 f96a 	bl	80002ac <__adddf3>
 800efd8:	4a54      	ldr	r2, [pc, #336]	; (800f12c <_strtod_l+0xb14>)
 800efda:	4b59      	ldr	r3, [pc, #356]	; (800f140 <_strtod_l+0xb28>)
 800efdc:	400a      	ands	r2, r1
 800efde:	429a      	cmp	r2, r3
 800efe0:	4682      	mov	sl, r0
 800efe2:	d95d      	bls.n	800f0a0 <_strtod_l+0xa88>
 800efe4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800efe6:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800efea:	429a      	cmp	r2, r3
 800efec:	d103      	bne.n	800eff6 <_strtod_l+0x9de>
 800efee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eff0:	3301      	adds	r3, #1
 800eff2:	f43f ad64 	beq.w	800eabe <_strtod_l+0x4a6>
 800eff6:	f8df b138 	ldr.w	fp, [pc, #312]	; 800f130 <_strtod_l+0xb18>
 800effa:	f04f 3aff 	mov.w	sl, #4294967295
 800effe:	991a      	ldr	r1, [sp, #104]	; 0x68
 800f000:	4640      	mov	r0, r8
 800f002:	f004 fcc3 	bl	801398c <_Bfree>
 800f006:	9906      	ldr	r1, [sp, #24]
 800f008:	4640      	mov	r0, r8
 800f00a:	f004 fcbf 	bl	801398c <_Bfree>
 800f00e:	9904      	ldr	r1, [sp, #16]
 800f010:	4640      	mov	r0, r8
 800f012:	f004 fcbb 	bl	801398c <_Bfree>
 800f016:	4649      	mov	r1, r9
 800f018:	4640      	mov	r0, r8
 800f01a:	f004 fcb7 	bl	801398c <_Bfree>
 800f01e:	e626      	b.n	800ec6e <_strtod_l+0x656>
 800f020:	f1ba 0f00 	cmp.w	sl, #0
 800f024:	d118      	bne.n	800f058 <_strtod_l+0xa40>
 800f026:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f02a:	b9e3      	cbnz	r3, 800f066 <_strtod_l+0xa4e>
 800f02c:	2200      	movs	r2, #0
 800f02e:	4b42      	ldr	r3, [pc, #264]	; (800f138 <_strtod_l+0xb20>)
 800f030:	4630      	mov	r0, r6
 800f032:	4639      	mov	r1, r7
 800f034:	f7f1 fd5e 	bl	8000af4 <__aeabi_dcmplt>
 800f038:	b9c8      	cbnz	r0, 800f06e <_strtod_l+0xa56>
 800f03a:	2200      	movs	r2, #0
 800f03c:	4b41      	ldr	r3, [pc, #260]	; (800f144 <_strtod_l+0xb2c>)
 800f03e:	4630      	mov	r0, r6
 800f040:	4639      	mov	r1, r7
 800f042:	f7f1 fae5 	bl	8000610 <__aeabi_dmul>
 800f046:	4604      	mov	r4, r0
 800f048:	460d      	mov	r5, r1
 800f04a:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f04e:	9416      	str	r4, [sp, #88]	; 0x58
 800f050:	9317      	str	r3, [sp, #92]	; 0x5c
 800f052:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800f056:	e7a2      	b.n	800ef9e <_strtod_l+0x986>
 800f058:	f1ba 0f01 	cmp.w	sl, #1
 800f05c:	d103      	bne.n	800f066 <_strtod_l+0xa4e>
 800f05e:	f1bb 0f00 	cmp.w	fp, #0
 800f062:	f43f ada0 	beq.w	800eba6 <_strtod_l+0x58e>
 800f066:	2600      	movs	r6, #0
 800f068:	4f37      	ldr	r7, [pc, #220]	; (800f148 <_strtod_l+0xb30>)
 800f06a:	2400      	movs	r4, #0
 800f06c:	e796      	b.n	800ef9c <_strtod_l+0x984>
 800f06e:	9c08      	ldr	r4, [sp, #32]
 800f070:	4d34      	ldr	r5, [pc, #208]	; (800f144 <_strtod_l+0xb2c>)
 800f072:	e7ea      	b.n	800f04a <_strtod_l+0xa32>
 800f074:	4b33      	ldr	r3, [pc, #204]	; (800f144 <_strtod_l+0xb2c>)
 800f076:	2200      	movs	r2, #0
 800f078:	4630      	mov	r0, r6
 800f07a:	4639      	mov	r1, r7
 800f07c:	f7f1 fac8 	bl	8000610 <__aeabi_dmul>
 800f080:	9b08      	ldr	r3, [sp, #32]
 800f082:	4604      	mov	r4, r0
 800f084:	460d      	mov	r5, r1
 800f086:	b933      	cbnz	r3, 800f096 <_strtod_l+0xa7e>
 800f088:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f08c:	9010      	str	r0, [sp, #64]	; 0x40
 800f08e:	9311      	str	r3, [sp, #68]	; 0x44
 800f090:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f094:	e783      	b.n	800ef9e <_strtod_l+0x986>
 800f096:	4602      	mov	r2, r0
 800f098:	460b      	mov	r3, r1
 800f09a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800f09e:	e7f7      	b.n	800f090 <_strtod_l+0xa78>
 800f0a0:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800f0a4:	9b05      	ldr	r3, [sp, #20]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d1a9      	bne.n	800effe <_strtod_l+0x9e6>
 800f0aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f0ae:	0d1b      	lsrs	r3, r3, #20
 800f0b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f0b2:	051b      	lsls	r3, r3, #20
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	465e      	mov	r6, fp
 800f0b8:	d1a1      	bne.n	800effe <_strtod_l+0x9e6>
 800f0ba:	4629      	mov	r1, r5
 800f0bc:	4620      	mov	r0, r4
 800f0be:	f7f1 fd57 	bl	8000b70 <__aeabi_d2iz>
 800f0c2:	f7f1 fa3f 	bl	8000544 <__aeabi_i2d>
 800f0c6:	460b      	mov	r3, r1
 800f0c8:	4602      	mov	r2, r0
 800f0ca:	4629      	mov	r1, r5
 800f0cc:	4620      	mov	r0, r4
 800f0ce:	f7f1 f8eb 	bl	80002a8 <__aeabi_dsub>
 800f0d2:	9b08      	ldr	r3, [sp, #32]
 800f0d4:	4604      	mov	r4, r0
 800f0d6:	460d      	mov	r5, r1
 800f0d8:	b933      	cbnz	r3, 800f0e8 <_strtod_l+0xad0>
 800f0da:	f1ba 0f00 	cmp.w	sl, #0
 800f0de:	d103      	bne.n	800f0e8 <_strtod_l+0xad0>
 800f0e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f0e4:	2e00      	cmp	r6, #0
 800f0e6:	d06c      	beq.n	800f1c2 <_strtod_l+0xbaa>
 800f0e8:	a30b      	add	r3, pc, #44	; (adr r3, 800f118 <_strtod_l+0xb00>)
 800f0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ee:	4620      	mov	r0, r4
 800f0f0:	4629      	mov	r1, r5
 800f0f2:	f7f1 fcff 	bl	8000af4 <__aeabi_dcmplt>
 800f0f6:	2800      	cmp	r0, #0
 800f0f8:	f47f acec 	bne.w	800ead4 <_strtod_l+0x4bc>
 800f0fc:	a308      	add	r3, pc, #32	; (adr r3, 800f120 <_strtod_l+0xb08>)
 800f0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f102:	4620      	mov	r0, r4
 800f104:	4629      	mov	r1, r5
 800f106:	f7f1 fd13 	bl	8000b30 <__aeabi_dcmpgt>
 800f10a:	2800      	cmp	r0, #0
 800f10c:	f43f af77 	beq.w	800effe <_strtod_l+0x9e6>
 800f110:	e4e0      	b.n	800ead4 <_strtod_l+0x4bc>
 800f112:	bf00      	nop
 800f114:	f3af 8000 	nop.w
 800f118:	94a03595 	.word	0x94a03595
 800f11c:	3fdfffff 	.word	0x3fdfffff
 800f120:	35afe535 	.word	0x35afe535
 800f124:	3fe00000 	.word	0x3fe00000
 800f128:	000fffff 	.word	0x000fffff
 800f12c:	7ff00000 	.word	0x7ff00000
 800f130:	7fefffff 	.word	0x7fefffff
 800f134:	39500000 	.word	0x39500000
 800f138:	3ff00000 	.word	0x3ff00000
 800f13c:	7fe00000 	.word	0x7fe00000
 800f140:	7c9fffff 	.word	0x7c9fffff
 800f144:	3fe00000 	.word	0x3fe00000
 800f148:	bff00000 	.word	0xbff00000
 800f14c:	9b05      	ldr	r3, [sp, #20]
 800f14e:	b313      	cbz	r3, 800f196 <_strtod_l+0xb7e>
 800f150:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f152:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f156:	d81e      	bhi.n	800f196 <_strtod_l+0xb7e>
 800f158:	a325      	add	r3, pc, #148	; (adr r3, 800f1f0 <_strtod_l+0xbd8>)
 800f15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f15e:	4620      	mov	r0, r4
 800f160:	4629      	mov	r1, r5
 800f162:	f7f1 fcd1 	bl	8000b08 <__aeabi_dcmple>
 800f166:	b190      	cbz	r0, 800f18e <_strtod_l+0xb76>
 800f168:	4629      	mov	r1, r5
 800f16a:	4620      	mov	r0, r4
 800f16c:	f7f1 fd28 	bl	8000bc0 <__aeabi_d2uiz>
 800f170:	2800      	cmp	r0, #0
 800f172:	bf08      	it	eq
 800f174:	2001      	moveq	r0, #1
 800f176:	f7f1 f9d5 	bl	8000524 <__aeabi_ui2d>
 800f17a:	9b08      	ldr	r3, [sp, #32]
 800f17c:	4604      	mov	r4, r0
 800f17e:	460d      	mov	r5, r1
 800f180:	b9d3      	cbnz	r3, 800f1b8 <_strtod_l+0xba0>
 800f182:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f186:	9012      	str	r0, [sp, #72]	; 0x48
 800f188:	9313      	str	r3, [sp, #76]	; 0x4c
 800f18a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800f18e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f190:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800f194:	1a9f      	subs	r7, r3, r2
 800f196:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f19a:	f004 fe83 	bl	8013ea4 <__ulp>
 800f19e:	4602      	mov	r2, r0
 800f1a0:	460b      	mov	r3, r1
 800f1a2:	4630      	mov	r0, r6
 800f1a4:	4639      	mov	r1, r7
 800f1a6:	f7f1 fa33 	bl	8000610 <__aeabi_dmul>
 800f1aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f1ae:	f7f1 f87d 	bl	80002ac <__adddf3>
 800f1b2:	4682      	mov	sl, r0
 800f1b4:	468b      	mov	fp, r1
 800f1b6:	e775      	b.n	800f0a4 <_strtod_l+0xa8c>
 800f1b8:	4602      	mov	r2, r0
 800f1ba:	460b      	mov	r3, r1
 800f1bc:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800f1c0:	e7e3      	b.n	800f18a <_strtod_l+0xb72>
 800f1c2:	a30d      	add	r3, pc, #52	; (adr r3, 800f1f8 <_strtod_l+0xbe0>)
 800f1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1c8:	f7f1 fc94 	bl	8000af4 <__aeabi_dcmplt>
 800f1cc:	e79d      	b.n	800f10a <_strtod_l+0xaf2>
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	9309      	str	r3, [sp, #36]	; 0x24
 800f1d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f1d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f1d6:	6013      	str	r3, [r2, #0]
 800f1d8:	f7ff ba62 	b.w	800e6a0 <_strtod_l+0x88>
 800f1dc:	2b65      	cmp	r3, #101	; 0x65
 800f1de:	f04f 0200 	mov.w	r2, #0
 800f1e2:	f43f abb2 	beq.w	800e94a <_strtod_l+0x332>
 800f1e6:	4615      	mov	r5, r2
 800f1e8:	2101      	movs	r1, #1
 800f1ea:	f7ff bad1 	b.w	800e790 <_strtod_l+0x178>
 800f1ee:	bf00      	nop
 800f1f0:	ffc00000 	.word	0xffc00000
 800f1f4:	41dfffff 	.word	0x41dfffff
 800f1f8:	94a03595 	.word	0x94a03595
 800f1fc:	3fcfffff 	.word	0x3fcfffff

0800f200 <strtod>:
 800f200:	4b06      	ldr	r3, [pc, #24]	; (800f21c <strtod+0x1c>)
 800f202:	4a07      	ldr	r2, [pc, #28]	; (800f220 <strtod+0x20>)
 800f204:	b410      	push	{r4}
 800f206:	681c      	ldr	r4, [r3, #0]
 800f208:	6a23      	ldr	r3, [r4, #32]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	bf08      	it	eq
 800f20e:	4613      	moveq	r3, r2
 800f210:	460a      	mov	r2, r1
 800f212:	4601      	mov	r1, r0
 800f214:	4620      	mov	r0, r4
 800f216:	bc10      	pop	{r4}
 800f218:	f7ff b9fe 	b.w	800e618 <_strtod_l>
 800f21c:	20000014 	.word	0x20000014
 800f220:	20000560 	.word	0x20000560

0800f224 <strtok>:
 800f224:	4b14      	ldr	r3, [pc, #80]	; (800f278 <strtok+0x54>)
 800f226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f22a:	681d      	ldr	r5, [r3, #0]
 800f22c:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 800f230:	4606      	mov	r6, r0
 800f232:	460f      	mov	r7, r1
 800f234:	b9bc      	cbnz	r4, 800f266 <strtok+0x42>
 800f236:	2050      	movs	r0, #80	; 0x50
 800f238:	f7fe fb9c 	bl	800d974 <malloc>
 800f23c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 800f240:	6004      	str	r4, [r0, #0]
 800f242:	6044      	str	r4, [r0, #4]
 800f244:	6084      	str	r4, [r0, #8]
 800f246:	60c4      	str	r4, [r0, #12]
 800f248:	6104      	str	r4, [r0, #16]
 800f24a:	6144      	str	r4, [r0, #20]
 800f24c:	6184      	str	r4, [r0, #24]
 800f24e:	6284      	str	r4, [r0, #40]	; 0x28
 800f250:	62c4      	str	r4, [r0, #44]	; 0x2c
 800f252:	6304      	str	r4, [r0, #48]	; 0x30
 800f254:	6344      	str	r4, [r0, #52]	; 0x34
 800f256:	6384      	str	r4, [r0, #56]	; 0x38
 800f258:	63c4      	str	r4, [r0, #60]	; 0x3c
 800f25a:	6404      	str	r4, [r0, #64]	; 0x40
 800f25c:	6444      	str	r4, [r0, #68]	; 0x44
 800f25e:	6484      	str	r4, [r0, #72]	; 0x48
 800f260:	64c4      	str	r4, [r0, #76]	; 0x4c
 800f262:	7704      	strb	r4, [r0, #28]
 800f264:	6244      	str	r4, [r0, #36]	; 0x24
 800f266:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 800f26a:	4639      	mov	r1, r7
 800f26c:	4630      	mov	r0, r6
 800f26e:	2301      	movs	r3, #1
 800f270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f274:	f000 b802 	b.w	800f27c <__strtok_r>
 800f278:	20000014 	.word	0x20000014

0800f27c <__strtok_r>:
 800f27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f27e:	b918      	cbnz	r0, 800f288 <__strtok_r+0xc>
 800f280:	6810      	ldr	r0, [r2, #0]
 800f282:	b908      	cbnz	r0, 800f288 <__strtok_r+0xc>
 800f284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f286:	4620      	mov	r0, r4
 800f288:	4604      	mov	r4, r0
 800f28a:	460f      	mov	r7, r1
 800f28c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800f290:	f817 6b01 	ldrb.w	r6, [r7], #1
 800f294:	b91e      	cbnz	r6, 800f29e <__strtok_r+0x22>
 800f296:	b965      	cbnz	r5, 800f2b2 <__strtok_r+0x36>
 800f298:	6015      	str	r5, [r2, #0]
 800f29a:	4628      	mov	r0, r5
 800f29c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f29e:	42b5      	cmp	r5, r6
 800f2a0:	d1f6      	bne.n	800f290 <__strtok_r+0x14>
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d1ef      	bne.n	800f286 <__strtok_r+0xa>
 800f2a6:	6014      	str	r4, [r2, #0]
 800f2a8:	7003      	strb	r3, [r0, #0]
 800f2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f2ac:	461c      	mov	r4, r3
 800f2ae:	e00c      	b.n	800f2ca <__strtok_r+0x4e>
 800f2b0:	b915      	cbnz	r5, 800f2b8 <__strtok_r+0x3c>
 800f2b2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f2b6:	460e      	mov	r6, r1
 800f2b8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800f2bc:	42ab      	cmp	r3, r5
 800f2be:	d1f7      	bne.n	800f2b0 <__strtok_r+0x34>
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d0f3      	beq.n	800f2ac <__strtok_r+0x30>
 800f2c4:	2300      	movs	r3, #0
 800f2c6:	f804 3c01 	strb.w	r3, [r4, #-1]
 800f2ca:	6014      	str	r4, [r2, #0]
 800f2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f2ce <_strtol_l.isra.0>:
 800f2ce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2d2:	4680      	mov	r8, r0
 800f2d4:	4689      	mov	r9, r1
 800f2d6:	4692      	mov	sl, r2
 800f2d8:	461f      	mov	r7, r3
 800f2da:	468b      	mov	fp, r1
 800f2dc:	465d      	mov	r5, fp
 800f2de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f2e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f2e4:	f004 fa5e 	bl	80137a4 <__locale_ctype_ptr_l>
 800f2e8:	4420      	add	r0, r4
 800f2ea:	7846      	ldrb	r6, [r0, #1]
 800f2ec:	f016 0608 	ands.w	r6, r6, #8
 800f2f0:	d10b      	bne.n	800f30a <_strtol_l.isra.0+0x3c>
 800f2f2:	2c2d      	cmp	r4, #45	; 0x2d
 800f2f4:	d10b      	bne.n	800f30e <_strtol_l.isra.0+0x40>
 800f2f6:	782c      	ldrb	r4, [r5, #0]
 800f2f8:	2601      	movs	r6, #1
 800f2fa:	f10b 0502 	add.w	r5, fp, #2
 800f2fe:	b167      	cbz	r7, 800f31a <_strtol_l.isra.0+0x4c>
 800f300:	2f10      	cmp	r7, #16
 800f302:	d114      	bne.n	800f32e <_strtol_l.isra.0+0x60>
 800f304:	2c30      	cmp	r4, #48	; 0x30
 800f306:	d00a      	beq.n	800f31e <_strtol_l.isra.0+0x50>
 800f308:	e011      	b.n	800f32e <_strtol_l.isra.0+0x60>
 800f30a:	46ab      	mov	fp, r5
 800f30c:	e7e6      	b.n	800f2dc <_strtol_l.isra.0+0xe>
 800f30e:	2c2b      	cmp	r4, #43	; 0x2b
 800f310:	bf04      	itt	eq
 800f312:	782c      	ldrbeq	r4, [r5, #0]
 800f314:	f10b 0502 	addeq.w	r5, fp, #2
 800f318:	e7f1      	b.n	800f2fe <_strtol_l.isra.0+0x30>
 800f31a:	2c30      	cmp	r4, #48	; 0x30
 800f31c:	d127      	bne.n	800f36e <_strtol_l.isra.0+0xa0>
 800f31e:	782b      	ldrb	r3, [r5, #0]
 800f320:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f324:	2b58      	cmp	r3, #88	; 0x58
 800f326:	d14b      	bne.n	800f3c0 <_strtol_l.isra.0+0xf2>
 800f328:	786c      	ldrb	r4, [r5, #1]
 800f32a:	2710      	movs	r7, #16
 800f32c:	3502      	adds	r5, #2
 800f32e:	2e00      	cmp	r6, #0
 800f330:	bf0c      	ite	eq
 800f332:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f336:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f33a:	2200      	movs	r2, #0
 800f33c:	fbb1 fef7 	udiv	lr, r1, r7
 800f340:	4610      	mov	r0, r2
 800f342:	fb07 1c1e 	mls	ip, r7, lr, r1
 800f346:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f34a:	2b09      	cmp	r3, #9
 800f34c:	d811      	bhi.n	800f372 <_strtol_l.isra.0+0xa4>
 800f34e:	461c      	mov	r4, r3
 800f350:	42a7      	cmp	r7, r4
 800f352:	dd1d      	ble.n	800f390 <_strtol_l.isra.0+0xc2>
 800f354:	1c53      	adds	r3, r2, #1
 800f356:	d007      	beq.n	800f368 <_strtol_l.isra.0+0x9a>
 800f358:	4586      	cmp	lr, r0
 800f35a:	d316      	bcc.n	800f38a <_strtol_l.isra.0+0xbc>
 800f35c:	d101      	bne.n	800f362 <_strtol_l.isra.0+0x94>
 800f35e:	45a4      	cmp	ip, r4
 800f360:	db13      	blt.n	800f38a <_strtol_l.isra.0+0xbc>
 800f362:	fb00 4007 	mla	r0, r0, r7, r4
 800f366:	2201      	movs	r2, #1
 800f368:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f36c:	e7eb      	b.n	800f346 <_strtol_l.isra.0+0x78>
 800f36e:	270a      	movs	r7, #10
 800f370:	e7dd      	b.n	800f32e <_strtol_l.isra.0+0x60>
 800f372:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f376:	2b19      	cmp	r3, #25
 800f378:	d801      	bhi.n	800f37e <_strtol_l.isra.0+0xb0>
 800f37a:	3c37      	subs	r4, #55	; 0x37
 800f37c:	e7e8      	b.n	800f350 <_strtol_l.isra.0+0x82>
 800f37e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f382:	2b19      	cmp	r3, #25
 800f384:	d804      	bhi.n	800f390 <_strtol_l.isra.0+0xc2>
 800f386:	3c57      	subs	r4, #87	; 0x57
 800f388:	e7e2      	b.n	800f350 <_strtol_l.isra.0+0x82>
 800f38a:	f04f 32ff 	mov.w	r2, #4294967295
 800f38e:	e7eb      	b.n	800f368 <_strtol_l.isra.0+0x9a>
 800f390:	1c53      	adds	r3, r2, #1
 800f392:	d108      	bne.n	800f3a6 <_strtol_l.isra.0+0xd8>
 800f394:	2322      	movs	r3, #34	; 0x22
 800f396:	f8c8 3000 	str.w	r3, [r8]
 800f39a:	4608      	mov	r0, r1
 800f39c:	f1ba 0f00 	cmp.w	sl, #0
 800f3a0:	d107      	bne.n	800f3b2 <_strtol_l.isra.0+0xe4>
 800f3a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3a6:	b106      	cbz	r6, 800f3aa <_strtol_l.isra.0+0xdc>
 800f3a8:	4240      	negs	r0, r0
 800f3aa:	f1ba 0f00 	cmp.w	sl, #0
 800f3ae:	d00c      	beq.n	800f3ca <_strtol_l.isra.0+0xfc>
 800f3b0:	b122      	cbz	r2, 800f3bc <_strtol_l.isra.0+0xee>
 800f3b2:	3d01      	subs	r5, #1
 800f3b4:	f8ca 5000 	str.w	r5, [sl]
 800f3b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3bc:	464d      	mov	r5, r9
 800f3be:	e7f9      	b.n	800f3b4 <_strtol_l.isra.0+0xe6>
 800f3c0:	2430      	movs	r4, #48	; 0x30
 800f3c2:	2f00      	cmp	r7, #0
 800f3c4:	d1b3      	bne.n	800f32e <_strtol_l.isra.0+0x60>
 800f3c6:	2708      	movs	r7, #8
 800f3c8:	e7b1      	b.n	800f32e <_strtol_l.isra.0+0x60>
 800f3ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800f3d0 <_strtol_r>:
 800f3d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f3d2:	4c06      	ldr	r4, [pc, #24]	; (800f3ec <_strtol_r+0x1c>)
 800f3d4:	4d06      	ldr	r5, [pc, #24]	; (800f3f0 <_strtol_r+0x20>)
 800f3d6:	6824      	ldr	r4, [r4, #0]
 800f3d8:	6a24      	ldr	r4, [r4, #32]
 800f3da:	2c00      	cmp	r4, #0
 800f3dc:	bf08      	it	eq
 800f3de:	462c      	moveq	r4, r5
 800f3e0:	9400      	str	r4, [sp, #0]
 800f3e2:	f7ff ff74 	bl	800f2ce <_strtol_l.isra.0>
 800f3e6:	b003      	add	sp, #12
 800f3e8:	bd30      	pop	{r4, r5, pc}
 800f3ea:	bf00      	nop
 800f3ec:	20000014 	.word	0x20000014
 800f3f0:	20000560 	.word	0x20000560

0800f3f4 <strtol>:
 800f3f4:	4b08      	ldr	r3, [pc, #32]	; (800f418 <strtol+0x24>)
 800f3f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f3f8:	681c      	ldr	r4, [r3, #0]
 800f3fa:	4d08      	ldr	r5, [pc, #32]	; (800f41c <strtol+0x28>)
 800f3fc:	6a23      	ldr	r3, [r4, #32]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	bf08      	it	eq
 800f402:	462b      	moveq	r3, r5
 800f404:	9300      	str	r3, [sp, #0]
 800f406:	4613      	mov	r3, r2
 800f408:	460a      	mov	r2, r1
 800f40a:	4601      	mov	r1, r0
 800f40c:	4620      	mov	r0, r4
 800f40e:	f7ff ff5e 	bl	800f2ce <_strtol_l.isra.0>
 800f412:	b003      	add	sp, #12
 800f414:	bd30      	pop	{r4, r5, pc}
 800f416:	bf00      	nop
 800f418:	20000014 	.word	0x20000014
 800f41c:	20000560 	.word	0x20000560

0800f420 <_svfprintf_r>:
 800f420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f424:	b0bf      	sub	sp, #252	; 0xfc
 800f426:	4689      	mov	r9, r1
 800f428:	4615      	mov	r5, r2
 800f42a:	461f      	mov	r7, r3
 800f42c:	4682      	mov	sl, r0
 800f42e:	f004 f9cd 	bl	80137cc <_localeconv_r>
 800f432:	6803      	ldr	r3, [r0, #0]
 800f434:	9311      	str	r3, [sp, #68]	; 0x44
 800f436:	4618      	mov	r0, r3
 800f438:	f7f0 fed4 	bl	80001e4 <strlen>
 800f43c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800f440:	900a      	str	r0, [sp, #40]	; 0x28
 800f442:	061b      	lsls	r3, r3, #24
 800f444:	d518      	bpl.n	800f478 <_svfprintf_r+0x58>
 800f446:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f44a:	b9ab      	cbnz	r3, 800f478 <_svfprintf_r+0x58>
 800f44c:	2140      	movs	r1, #64	; 0x40
 800f44e:	4650      	mov	r0, sl
 800f450:	f7fe faa0 	bl	800d994 <_malloc_r>
 800f454:	f8c9 0000 	str.w	r0, [r9]
 800f458:	f8c9 0010 	str.w	r0, [r9, #16]
 800f45c:	b948      	cbnz	r0, 800f472 <_svfprintf_r+0x52>
 800f45e:	230c      	movs	r3, #12
 800f460:	f8ca 3000 	str.w	r3, [sl]
 800f464:	f04f 33ff 	mov.w	r3, #4294967295
 800f468:	930b      	str	r3, [sp, #44]	; 0x2c
 800f46a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f46c:	b03f      	add	sp, #252	; 0xfc
 800f46e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f472:	2340      	movs	r3, #64	; 0x40
 800f474:	f8c9 3014 	str.w	r3, [r9, #20]
 800f478:	2300      	movs	r3, #0
 800f47a:	ac2e      	add	r4, sp, #184	; 0xb8
 800f47c:	9421      	str	r4, [sp, #132]	; 0x84
 800f47e:	9323      	str	r3, [sp, #140]	; 0x8c
 800f480:	9322      	str	r3, [sp, #136]	; 0x88
 800f482:	9509      	str	r5, [sp, #36]	; 0x24
 800f484:	9307      	str	r3, [sp, #28]
 800f486:	930d      	str	r3, [sp, #52]	; 0x34
 800f488:	930e      	str	r3, [sp, #56]	; 0x38
 800f48a:	9315      	str	r3, [sp, #84]	; 0x54
 800f48c:	9314      	str	r3, [sp, #80]	; 0x50
 800f48e:	930b      	str	r3, [sp, #44]	; 0x2c
 800f490:	9312      	str	r3, [sp, #72]	; 0x48
 800f492:	9313      	str	r3, [sp, #76]	; 0x4c
 800f494:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f496:	462b      	mov	r3, r5
 800f498:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f49c:	b112      	cbz	r2, 800f4a4 <_svfprintf_r+0x84>
 800f49e:	2a25      	cmp	r2, #37	; 0x25
 800f4a0:	f040 8083 	bne.w	800f5aa <_svfprintf_r+0x18a>
 800f4a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4a6:	1aee      	subs	r6, r5, r3
 800f4a8:	d00d      	beq.n	800f4c6 <_svfprintf_r+0xa6>
 800f4aa:	e884 0048 	stmia.w	r4, {r3, r6}
 800f4ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f4b0:	4433      	add	r3, r6
 800f4b2:	9323      	str	r3, [sp, #140]	; 0x8c
 800f4b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f4b6:	3301      	adds	r3, #1
 800f4b8:	2b07      	cmp	r3, #7
 800f4ba:	9322      	str	r3, [sp, #136]	; 0x88
 800f4bc:	dc77      	bgt.n	800f5ae <_svfprintf_r+0x18e>
 800f4be:	3408      	adds	r4, #8
 800f4c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4c2:	4433      	add	r3, r6
 800f4c4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f4c6:	782b      	ldrb	r3, [r5, #0]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	f000 8725 	beq.w	8010318 <_svfprintf_r+0xef8>
 800f4ce:	2300      	movs	r3, #0
 800f4d0:	1c69      	adds	r1, r5, #1
 800f4d2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f4d6:	461a      	mov	r2, r3
 800f4d8:	f04f 3bff 	mov.w	fp, #4294967295
 800f4dc:	930c      	str	r3, [sp, #48]	; 0x30
 800f4de:	461d      	mov	r5, r3
 800f4e0:	200a      	movs	r0, #10
 800f4e2:	1c4e      	adds	r6, r1, #1
 800f4e4:	7809      	ldrb	r1, [r1, #0]
 800f4e6:	9609      	str	r6, [sp, #36]	; 0x24
 800f4e8:	9106      	str	r1, [sp, #24]
 800f4ea:	9906      	ldr	r1, [sp, #24]
 800f4ec:	3920      	subs	r1, #32
 800f4ee:	2958      	cmp	r1, #88	; 0x58
 800f4f0:	f200 8414 	bhi.w	800fd1c <_svfprintf_r+0x8fc>
 800f4f4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800f4f8:	041200a6 	.word	0x041200a6
 800f4fc:	00ab0412 	.word	0x00ab0412
 800f500:	04120412 	.word	0x04120412
 800f504:	04120412 	.word	0x04120412
 800f508:	04120412 	.word	0x04120412
 800f50c:	006500ae 	.word	0x006500ae
 800f510:	00b70412 	.word	0x00b70412
 800f514:	041200ba 	.word	0x041200ba
 800f518:	00da00d7 	.word	0x00da00d7
 800f51c:	00da00da 	.word	0x00da00da
 800f520:	00da00da 	.word	0x00da00da
 800f524:	00da00da 	.word	0x00da00da
 800f528:	00da00da 	.word	0x00da00da
 800f52c:	04120412 	.word	0x04120412
 800f530:	04120412 	.word	0x04120412
 800f534:	04120412 	.word	0x04120412
 800f538:	04120412 	.word	0x04120412
 800f53c:	04120412 	.word	0x04120412
 800f540:	0124010e 	.word	0x0124010e
 800f544:	01240412 	.word	0x01240412
 800f548:	04120412 	.word	0x04120412
 800f54c:	04120412 	.word	0x04120412
 800f550:	041200ed 	.word	0x041200ed
 800f554:	033c0412 	.word	0x033c0412
 800f558:	04120412 	.word	0x04120412
 800f55c:	04120412 	.word	0x04120412
 800f560:	03a40412 	.word	0x03a40412
 800f564:	04120412 	.word	0x04120412
 800f568:	04120086 	.word	0x04120086
 800f56c:	04120412 	.word	0x04120412
 800f570:	04120412 	.word	0x04120412
 800f574:	04120412 	.word	0x04120412
 800f578:	04120412 	.word	0x04120412
 800f57c:	01000412 	.word	0x01000412
 800f580:	0124006b 	.word	0x0124006b
 800f584:	01240124 	.word	0x01240124
 800f588:	006b00f0 	.word	0x006b00f0
 800f58c:	04120412 	.word	0x04120412
 800f590:	041200f3 	.word	0x041200f3
 800f594:	033e031e 	.word	0x033e031e
 800f598:	00fa0372 	.word	0x00fa0372
 800f59c:	03830412 	.word	0x03830412
 800f5a0:	03a60412 	.word	0x03a60412
 800f5a4:	04120412 	.word	0x04120412
 800f5a8:	03be      	.short	0x03be
 800f5aa:	461d      	mov	r5, r3
 800f5ac:	e773      	b.n	800f496 <_svfprintf_r+0x76>
 800f5ae:	aa21      	add	r2, sp, #132	; 0x84
 800f5b0:	4649      	mov	r1, r9
 800f5b2:	4650      	mov	r0, sl
 800f5b4:	f005 f84c 	bl	8014650 <__ssprint_r>
 800f5b8:	2800      	cmp	r0, #0
 800f5ba:	f040 868e 	bne.w	80102da <_svfprintf_r+0xeba>
 800f5be:	ac2e      	add	r4, sp, #184	; 0xb8
 800f5c0:	e77e      	b.n	800f4c0 <_svfprintf_r+0xa0>
 800f5c2:	2301      	movs	r3, #1
 800f5c4:	222b      	movs	r2, #43	; 0x2b
 800f5c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f5c8:	e78b      	b.n	800f4e2 <_svfprintf_r+0xc2>
 800f5ca:	460f      	mov	r7, r1
 800f5cc:	e7fb      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f5ce:	b10b      	cbz	r3, 800f5d4 <_svfprintf_r+0x1b4>
 800f5d0:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f5d4:	06ae      	lsls	r6, r5, #26
 800f5d6:	f140 80a3 	bpl.w	800f720 <_svfprintf_r+0x300>
 800f5da:	3707      	adds	r7, #7
 800f5dc:	f027 0707 	bic.w	r7, r7, #7
 800f5e0:	f107 0308 	add.w	r3, r7, #8
 800f5e4:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f5e8:	9308      	str	r3, [sp, #32]
 800f5ea:	2e00      	cmp	r6, #0
 800f5ec:	f177 0300 	sbcs.w	r3, r7, #0
 800f5f0:	da06      	bge.n	800f600 <_svfprintf_r+0x1e0>
 800f5f2:	4276      	negs	r6, r6
 800f5f4:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800f5f8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800f5fc:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f600:	2301      	movs	r3, #1
 800f602:	e2c6      	b.n	800fb92 <_svfprintf_r+0x772>
 800f604:	b10b      	cbz	r3, 800f60a <_svfprintf_r+0x1ea>
 800f606:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f60a:	4ba1      	ldr	r3, [pc, #644]	; (800f890 <_svfprintf_r+0x470>)
 800f60c:	9315      	str	r3, [sp, #84]	; 0x54
 800f60e:	06ab      	lsls	r3, r5, #26
 800f610:	f140 8335 	bpl.w	800fc7e <_svfprintf_r+0x85e>
 800f614:	3707      	adds	r7, #7
 800f616:	f027 0707 	bic.w	r7, r7, #7
 800f61a:	f107 0308 	add.w	r3, r7, #8
 800f61e:	e9d7 6700 	ldrd	r6, r7, [r7]
 800f622:	9308      	str	r3, [sp, #32]
 800f624:	07e8      	lsls	r0, r5, #31
 800f626:	d50b      	bpl.n	800f640 <_svfprintf_r+0x220>
 800f628:	ea56 0307 	orrs.w	r3, r6, r7
 800f62c:	d008      	beq.n	800f640 <_svfprintf_r+0x220>
 800f62e:	2330      	movs	r3, #48	; 0x30
 800f630:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800f634:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800f638:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800f63c:	f045 0502 	orr.w	r5, r5, #2
 800f640:	2302      	movs	r3, #2
 800f642:	e2a3      	b.n	800fb8c <_svfprintf_r+0x76c>
 800f644:	2a00      	cmp	r2, #0
 800f646:	d1be      	bne.n	800f5c6 <_svfprintf_r+0x1a6>
 800f648:	2301      	movs	r3, #1
 800f64a:	2220      	movs	r2, #32
 800f64c:	e7bb      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f64e:	f045 0501 	orr.w	r5, r5, #1
 800f652:	e7b8      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f654:	683e      	ldr	r6, [r7, #0]
 800f656:	960c      	str	r6, [sp, #48]	; 0x30
 800f658:	2e00      	cmp	r6, #0
 800f65a:	f107 0104 	add.w	r1, r7, #4
 800f65e:	dab4      	bge.n	800f5ca <_svfprintf_r+0x1aa>
 800f660:	4276      	negs	r6, r6
 800f662:	960c      	str	r6, [sp, #48]	; 0x30
 800f664:	460f      	mov	r7, r1
 800f666:	f045 0504 	orr.w	r5, r5, #4
 800f66a:	e7ac      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f66c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f66e:	1c4e      	adds	r6, r1, #1
 800f670:	7809      	ldrb	r1, [r1, #0]
 800f672:	9106      	str	r1, [sp, #24]
 800f674:	292a      	cmp	r1, #42	; 0x2a
 800f676:	d010      	beq.n	800f69a <_svfprintf_r+0x27a>
 800f678:	f04f 0b00 	mov.w	fp, #0
 800f67c:	9609      	str	r6, [sp, #36]	; 0x24
 800f67e:	9906      	ldr	r1, [sp, #24]
 800f680:	3930      	subs	r1, #48	; 0x30
 800f682:	2909      	cmp	r1, #9
 800f684:	f63f af31 	bhi.w	800f4ea <_svfprintf_r+0xca>
 800f688:	fb00 1b0b 	mla	fp, r0, fp, r1
 800f68c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f68e:	460e      	mov	r6, r1
 800f690:	f816 1b01 	ldrb.w	r1, [r6], #1
 800f694:	9106      	str	r1, [sp, #24]
 800f696:	9609      	str	r6, [sp, #36]	; 0x24
 800f698:	e7f1      	b.n	800f67e <_svfprintf_r+0x25e>
 800f69a:	6839      	ldr	r1, [r7, #0]
 800f69c:	9609      	str	r6, [sp, #36]	; 0x24
 800f69e:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 800f6a2:	3704      	adds	r7, #4
 800f6a4:	e78f      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6a6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800f6aa:	e78c      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6ac:	2100      	movs	r1, #0
 800f6ae:	910c      	str	r1, [sp, #48]	; 0x30
 800f6b0:	9906      	ldr	r1, [sp, #24]
 800f6b2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f6b4:	3930      	subs	r1, #48	; 0x30
 800f6b6:	fb00 1106 	mla	r1, r0, r6, r1
 800f6ba:	910c      	str	r1, [sp, #48]	; 0x30
 800f6bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f6be:	460e      	mov	r6, r1
 800f6c0:	f816 1b01 	ldrb.w	r1, [r6], #1
 800f6c4:	9106      	str	r1, [sp, #24]
 800f6c6:	9906      	ldr	r1, [sp, #24]
 800f6c8:	9609      	str	r6, [sp, #36]	; 0x24
 800f6ca:	3930      	subs	r1, #48	; 0x30
 800f6cc:	2909      	cmp	r1, #9
 800f6ce:	d9ef      	bls.n	800f6b0 <_svfprintf_r+0x290>
 800f6d0:	e70b      	b.n	800f4ea <_svfprintf_r+0xca>
 800f6d2:	f045 0508 	orr.w	r5, r5, #8
 800f6d6:	e776      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6d8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800f6dc:	e773      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6de:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f6e0:	7809      	ldrb	r1, [r1, #0]
 800f6e2:	296c      	cmp	r1, #108	; 0x6c
 800f6e4:	d105      	bne.n	800f6f2 <_svfprintf_r+0x2d2>
 800f6e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f6e8:	3101      	adds	r1, #1
 800f6ea:	9109      	str	r1, [sp, #36]	; 0x24
 800f6ec:	f045 0520 	orr.w	r5, r5, #32
 800f6f0:	e769      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6f2:	f045 0510 	orr.w	r5, r5, #16
 800f6f6:	e766      	b.n	800f5c6 <_svfprintf_r+0x1a6>
 800f6f8:	1d3b      	adds	r3, r7, #4
 800f6fa:	9308      	str	r3, [sp, #32]
 800f6fc:	2600      	movs	r6, #0
 800f6fe:	683b      	ldr	r3, [r7, #0]
 800f700:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800f704:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800f708:	f04f 0b01 	mov.w	fp, #1
 800f70c:	4637      	mov	r7, r6
 800f70e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 800f712:	e11a      	b.n	800f94a <_svfprintf_r+0x52a>
 800f714:	b10b      	cbz	r3, 800f71a <_svfprintf_r+0x2fa>
 800f716:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f71a:	f045 0510 	orr.w	r5, r5, #16
 800f71e:	e759      	b.n	800f5d4 <_svfprintf_r+0x1b4>
 800f720:	f015 0f10 	tst.w	r5, #16
 800f724:	f107 0304 	add.w	r3, r7, #4
 800f728:	d003      	beq.n	800f732 <_svfprintf_r+0x312>
 800f72a:	683e      	ldr	r6, [r7, #0]
 800f72c:	9308      	str	r3, [sp, #32]
 800f72e:	17f7      	asrs	r7, r6, #31
 800f730:	e75b      	b.n	800f5ea <_svfprintf_r+0x1ca>
 800f732:	683e      	ldr	r6, [r7, #0]
 800f734:	9308      	str	r3, [sp, #32]
 800f736:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f73a:	bf18      	it	ne
 800f73c:	b236      	sxthne	r6, r6
 800f73e:	e7f6      	b.n	800f72e <_svfprintf_r+0x30e>
 800f740:	b10b      	cbz	r3, 800f746 <_svfprintf_r+0x326>
 800f742:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800f746:	3707      	adds	r7, #7
 800f748:	f027 0707 	bic.w	r7, r7, #7
 800f74c:	f107 0308 	add.w	r3, r7, #8
 800f750:	9308      	str	r3, [sp, #32]
 800f752:	683b      	ldr	r3, [r7, #0]
 800f754:	930d      	str	r3, [sp, #52]	; 0x34
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	930e      	str	r3, [sp, #56]	; 0x38
 800f75a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f75c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f75e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 800f762:	f04f 32ff 	mov.w	r2, #4294967295
 800f766:	4b4b      	ldr	r3, [pc, #300]	; (800f894 <_svfprintf_r+0x474>)
 800f768:	4638      	mov	r0, r7
 800f76a:	4631      	mov	r1, r6
 800f76c:	f7f1 f9ea 	bl	8000b44 <__aeabi_dcmpun>
 800f770:	2800      	cmp	r0, #0
 800f772:	f040 85da 	bne.w	801032a <_svfprintf_r+0xf0a>
 800f776:	f04f 32ff 	mov.w	r2, #4294967295
 800f77a:	4b46      	ldr	r3, [pc, #280]	; (800f894 <_svfprintf_r+0x474>)
 800f77c:	4638      	mov	r0, r7
 800f77e:	4631      	mov	r1, r6
 800f780:	f7f1 f9c2 	bl	8000b08 <__aeabi_dcmple>
 800f784:	2800      	cmp	r0, #0
 800f786:	f040 85d0 	bne.w	801032a <_svfprintf_r+0xf0a>
 800f78a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f78c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f78e:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f790:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f792:	f7f1 f9af 	bl	8000af4 <__aeabi_dcmplt>
 800f796:	b110      	cbz	r0, 800f79e <_svfprintf_r+0x37e>
 800f798:	232d      	movs	r3, #45	; 0x2d
 800f79a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f79e:	4b3e      	ldr	r3, [pc, #248]	; (800f898 <_svfprintf_r+0x478>)
 800f7a0:	4a3e      	ldr	r2, [pc, #248]	; (800f89c <_svfprintf_r+0x47c>)
 800f7a2:	9906      	ldr	r1, [sp, #24]
 800f7a4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800f7a8:	2947      	cmp	r1, #71	; 0x47
 800f7aa:	bfcc      	ite	gt
 800f7ac:	4690      	movgt	r8, r2
 800f7ae:	4698      	movle	r8, r3
 800f7b0:	f04f 0b03 	mov.w	fp, #3
 800f7b4:	2600      	movs	r6, #0
 800f7b6:	4637      	mov	r7, r6
 800f7b8:	e0c7      	b.n	800f94a <_svfprintf_r+0x52a>
 800f7ba:	f1bb 3fff 	cmp.w	fp, #4294967295
 800f7be:	d026      	beq.n	800f80e <_svfprintf_r+0x3ee>
 800f7c0:	9b06      	ldr	r3, [sp, #24]
 800f7c2:	f023 0320 	bic.w	r3, r3, #32
 800f7c6:	2b47      	cmp	r3, #71	; 0x47
 800f7c8:	d104      	bne.n	800f7d4 <_svfprintf_r+0x3b4>
 800f7ca:	f1bb 0f00 	cmp.w	fp, #0
 800f7ce:	bf08      	it	eq
 800f7d0:	f04f 0b01 	moveq.w	fp, #1
 800f7d4:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800f7d8:	9317      	str	r3, [sp, #92]	; 0x5c
 800f7da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7dc:	1e1f      	subs	r7, r3, #0
 800f7de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800f7e2:	bfbd      	ittte	lt
 800f7e4:	463b      	movlt	r3, r7
 800f7e6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f7ea:	9310      	strlt	r3, [sp, #64]	; 0x40
 800f7ec:	2300      	movge	r3, #0
 800f7ee:	bfb8      	it	lt
 800f7f0:	232d      	movlt	r3, #45	; 0x2d
 800f7f2:	9316      	str	r3, [sp, #88]	; 0x58
 800f7f4:	9b06      	ldr	r3, [sp, #24]
 800f7f6:	bfa8      	it	ge
 800f7f8:	9710      	strge	r7, [sp, #64]	; 0x40
 800f7fa:	f023 0720 	bic.w	r7, r3, #32
 800f7fe:	2f46      	cmp	r7, #70	; 0x46
 800f800:	d008      	beq.n	800f814 <_svfprintf_r+0x3f4>
 800f802:	2f45      	cmp	r7, #69	; 0x45
 800f804:	d142      	bne.n	800f88c <_svfprintf_r+0x46c>
 800f806:	f10b 0601 	add.w	r6, fp, #1
 800f80a:	2302      	movs	r3, #2
 800f80c:	e004      	b.n	800f818 <_svfprintf_r+0x3f8>
 800f80e:	f04f 0b06 	mov.w	fp, #6
 800f812:	e7df      	b.n	800f7d4 <_svfprintf_r+0x3b4>
 800f814:	465e      	mov	r6, fp
 800f816:	2303      	movs	r3, #3
 800f818:	aa1f      	add	r2, sp, #124	; 0x7c
 800f81a:	9204      	str	r2, [sp, #16]
 800f81c:	aa1c      	add	r2, sp, #112	; 0x70
 800f81e:	9203      	str	r2, [sp, #12]
 800f820:	aa1b      	add	r2, sp, #108	; 0x6c
 800f822:	9202      	str	r2, [sp, #8]
 800f824:	e88d 0048 	stmia.w	sp, {r3, r6}
 800f828:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f82a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f82c:	4650      	mov	r0, sl
 800f82e:	f002 f99f 	bl	8011b70 <_dtoa_r>
 800f832:	2f47      	cmp	r7, #71	; 0x47
 800f834:	4680      	mov	r8, r0
 800f836:	d102      	bne.n	800f83e <_svfprintf_r+0x41e>
 800f838:	07e8      	lsls	r0, r5, #31
 800f83a:	f140 8583 	bpl.w	8010344 <_svfprintf_r+0xf24>
 800f83e:	eb08 0306 	add.w	r3, r8, r6
 800f842:	2f46      	cmp	r7, #70	; 0x46
 800f844:	9307      	str	r3, [sp, #28]
 800f846:	d111      	bne.n	800f86c <_svfprintf_r+0x44c>
 800f848:	f898 3000 	ldrb.w	r3, [r8]
 800f84c:	2b30      	cmp	r3, #48	; 0x30
 800f84e:	d109      	bne.n	800f864 <_svfprintf_r+0x444>
 800f850:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f852:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f854:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f856:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f858:	f7f1 f942 	bl	8000ae0 <__aeabi_dcmpeq>
 800f85c:	b910      	cbnz	r0, 800f864 <_svfprintf_r+0x444>
 800f85e:	f1c6 0601 	rsb	r6, r6, #1
 800f862:	961b      	str	r6, [sp, #108]	; 0x6c
 800f864:	9a07      	ldr	r2, [sp, #28]
 800f866:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f868:	441a      	add	r2, r3
 800f86a:	9207      	str	r2, [sp, #28]
 800f86c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f86e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f870:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f872:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f874:	f7f1 f934 	bl	8000ae0 <__aeabi_dcmpeq>
 800f878:	b990      	cbnz	r0, 800f8a0 <_svfprintf_r+0x480>
 800f87a:	2230      	movs	r2, #48	; 0x30
 800f87c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f87e:	9907      	ldr	r1, [sp, #28]
 800f880:	4299      	cmp	r1, r3
 800f882:	d90f      	bls.n	800f8a4 <_svfprintf_r+0x484>
 800f884:	1c59      	adds	r1, r3, #1
 800f886:	911f      	str	r1, [sp, #124]	; 0x7c
 800f888:	701a      	strb	r2, [r3, #0]
 800f88a:	e7f7      	b.n	800f87c <_svfprintf_r+0x45c>
 800f88c:	465e      	mov	r6, fp
 800f88e:	e7bc      	b.n	800f80a <_svfprintf_r+0x3ea>
 800f890:	08016030 	.word	0x08016030
 800f894:	7fefffff 	.word	0x7fefffff
 800f898:	08016020 	.word	0x08016020
 800f89c:	08016024 	.word	0x08016024
 800f8a0:	9b07      	ldr	r3, [sp, #28]
 800f8a2:	931f      	str	r3, [sp, #124]	; 0x7c
 800f8a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f8a6:	2f47      	cmp	r7, #71	; 0x47
 800f8a8:	eba3 0308 	sub.w	r3, r3, r8
 800f8ac:	9307      	str	r3, [sp, #28]
 800f8ae:	f040 80fe 	bne.w	800faae <_svfprintf_r+0x68e>
 800f8b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f8b4:	1cd9      	adds	r1, r3, #3
 800f8b6:	db02      	blt.n	800f8be <_svfprintf_r+0x49e>
 800f8b8:	459b      	cmp	fp, r3
 800f8ba:	f280 8124 	bge.w	800fb06 <_svfprintf_r+0x6e6>
 800f8be:	9b06      	ldr	r3, [sp, #24]
 800f8c0:	3b02      	subs	r3, #2
 800f8c2:	9306      	str	r3, [sp, #24]
 800f8c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f8c6:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800f8ca:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 800f8ce:	1e53      	subs	r3, r2, #1
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	931b      	str	r3, [sp, #108]	; 0x6c
 800f8d4:	bfb6      	itet	lt
 800f8d6:	f1c2 0301 	rsblt	r3, r2, #1
 800f8da:	222b      	movge	r2, #43	; 0x2b
 800f8dc:	222d      	movlt	r2, #45	; 0x2d
 800f8de:	2b09      	cmp	r3, #9
 800f8e0:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800f8e4:	f340 80ff 	ble.w	800fae6 <_svfprintf_r+0x6c6>
 800f8e8:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 800f8ec:	260a      	movs	r6, #10
 800f8ee:	fb93 f0f6 	sdiv	r0, r3, r6
 800f8f2:	fb06 3310 	mls	r3, r6, r0, r3
 800f8f6:	3330      	adds	r3, #48	; 0x30
 800f8f8:	2809      	cmp	r0, #9
 800f8fa:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f8fe:	f102 31ff 	add.w	r1, r2, #4294967295
 800f902:	4603      	mov	r3, r0
 800f904:	f300 80e8 	bgt.w	800fad8 <_svfprintf_r+0x6b8>
 800f908:	3330      	adds	r3, #48	; 0x30
 800f90a:	f801 3c01 	strb.w	r3, [r1, #-1]
 800f90e:	3a02      	subs	r2, #2
 800f910:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 800f914:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 800f918:	4282      	cmp	r2, r0
 800f91a:	4619      	mov	r1, r3
 800f91c:	f0c0 80de 	bcc.w	800fadc <_svfprintf_r+0x6bc>
 800f920:	9a07      	ldr	r2, [sp, #28]
 800f922:	ab1d      	add	r3, sp, #116	; 0x74
 800f924:	1acb      	subs	r3, r1, r3
 800f926:	2a01      	cmp	r2, #1
 800f928:	9314      	str	r3, [sp, #80]	; 0x50
 800f92a:	eb03 0b02 	add.w	fp, r3, r2
 800f92e:	dc02      	bgt.n	800f936 <_svfprintf_r+0x516>
 800f930:	f015 0701 	ands.w	r7, r5, #1
 800f934:	d002      	beq.n	800f93c <_svfprintf_r+0x51c>
 800f936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f938:	2700      	movs	r7, #0
 800f93a:	449b      	add	fp, r3
 800f93c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f93e:	b113      	cbz	r3, 800f946 <_svfprintf_r+0x526>
 800f940:	232d      	movs	r3, #45	; 0x2d
 800f942:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800f946:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800f948:	2600      	movs	r6, #0
 800f94a:	455e      	cmp	r6, fp
 800f94c:	4633      	mov	r3, r6
 800f94e:	bfb8      	it	lt
 800f950:	465b      	movlt	r3, fp
 800f952:	930f      	str	r3, [sp, #60]	; 0x3c
 800f954:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800f958:	b113      	cbz	r3, 800f960 <_svfprintf_r+0x540>
 800f95a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f95c:	3301      	adds	r3, #1
 800f95e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f960:	f015 0302 	ands.w	r3, r5, #2
 800f964:	9316      	str	r3, [sp, #88]	; 0x58
 800f966:	bf1e      	ittt	ne
 800f968:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 800f96a:	3302      	addne	r3, #2
 800f96c:	930f      	strne	r3, [sp, #60]	; 0x3c
 800f96e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800f972:	9317      	str	r3, [sp, #92]	; 0x5c
 800f974:	d118      	bne.n	800f9a8 <_svfprintf_r+0x588>
 800f976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f978:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f97a:	1a9b      	subs	r3, r3, r2
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	9310      	str	r3, [sp, #64]	; 0x40
 800f980:	dd12      	ble.n	800f9a8 <_svfprintf_r+0x588>
 800f982:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f984:	2b10      	cmp	r3, #16
 800f986:	4bab      	ldr	r3, [pc, #684]	; (800fc34 <_svfprintf_r+0x814>)
 800f988:	6023      	str	r3, [r4, #0]
 800f98a:	f300 81d9 	bgt.w	800fd40 <_svfprintf_r+0x920>
 800f98e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f990:	6063      	str	r3, [r4, #4]
 800f992:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f994:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f996:	4413      	add	r3, r2
 800f998:	9323      	str	r3, [sp, #140]	; 0x8c
 800f99a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f99c:	3301      	adds	r3, #1
 800f99e:	2b07      	cmp	r3, #7
 800f9a0:	9322      	str	r3, [sp, #136]	; 0x88
 800f9a2:	f300 81e6 	bgt.w	800fd72 <_svfprintf_r+0x952>
 800f9a6:	3408      	adds	r4, #8
 800f9a8:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800f9ac:	b173      	cbz	r3, 800f9cc <_svfprintf_r+0x5ac>
 800f9ae:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800f9b2:	6023      	str	r3, [r4, #0]
 800f9b4:	2301      	movs	r3, #1
 800f9b6:	6063      	str	r3, [r4, #4]
 800f9b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9ba:	3301      	adds	r3, #1
 800f9bc:	9323      	str	r3, [sp, #140]	; 0x8c
 800f9be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f9c0:	3301      	adds	r3, #1
 800f9c2:	2b07      	cmp	r3, #7
 800f9c4:	9322      	str	r3, [sp, #136]	; 0x88
 800f9c6:	f300 81de 	bgt.w	800fd86 <_svfprintf_r+0x966>
 800f9ca:	3408      	adds	r4, #8
 800f9cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f9ce:	b16b      	cbz	r3, 800f9ec <_svfprintf_r+0x5cc>
 800f9d0:	ab1a      	add	r3, sp, #104	; 0x68
 800f9d2:	6023      	str	r3, [r4, #0]
 800f9d4:	2302      	movs	r3, #2
 800f9d6:	6063      	str	r3, [r4, #4]
 800f9d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f9da:	3302      	adds	r3, #2
 800f9dc:	9323      	str	r3, [sp, #140]	; 0x8c
 800f9de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f9e0:	3301      	adds	r3, #1
 800f9e2:	2b07      	cmp	r3, #7
 800f9e4:	9322      	str	r3, [sp, #136]	; 0x88
 800f9e6:	f300 81d8 	bgt.w	800fd9a <_svfprintf_r+0x97a>
 800f9ea:	3408      	adds	r4, #8
 800f9ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f9ee:	2b80      	cmp	r3, #128	; 0x80
 800f9f0:	d118      	bne.n	800fa24 <_svfprintf_r+0x604>
 800f9f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f9f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f9f6:	1a9b      	subs	r3, r3, r2
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	9310      	str	r3, [sp, #64]	; 0x40
 800f9fc:	dd12      	ble.n	800fa24 <_svfprintf_r+0x604>
 800f9fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa00:	2b10      	cmp	r3, #16
 800fa02:	4b8d      	ldr	r3, [pc, #564]	; (800fc38 <_svfprintf_r+0x818>)
 800fa04:	6023      	str	r3, [r4, #0]
 800fa06:	f300 81d2 	bgt.w	800fdae <_svfprintf_r+0x98e>
 800fa0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa0c:	6063      	str	r3, [r4, #4]
 800fa0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800fa10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa12:	4413      	add	r3, r2
 800fa14:	9323      	str	r3, [sp, #140]	; 0x8c
 800fa16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa18:	3301      	adds	r3, #1
 800fa1a:	2b07      	cmp	r3, #7
 800fa1c:	9322      	str	r3, [sp, #136]	; 0x88
 800fa1e:	f300 81df 	bgt.w	800fde0 <_svfprintf_r+0x9c0>
 800fa22:	3408      	adds	r4, #8
 800fa24:	eba6 060b 	sub.w	r6, r6, fp
 800fa28:	2e00      	cmp	r6, #0
 800fa2a:	dd0f      	ble.n	800fa4c <_svfprintf_r+0x62c>
 800fa2c:	4b82      	ldr	r3, [pc, #520]	; (800fc38 <_svfprintf_r+0x818>)
 800fa2e:	6023      	str	r3, [r4, #0]
 800fa30:	2e10      	cmp	r6, #16
 800fa32:	f300 81df 	bgt.w	800fdf4 <_svfprintf_r+0x9d4>
 800fa36:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa38:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800fa3a:	6066      	str	r6, [r4, #4]
 800fa3c:	3301      	adds	r3, #1
 800fa3e:	4406      	add	r6, r0
 800fa40:	2b07      	cmp	r3, #7
 800fa42:	9623      	str	r6, [sp, #140]	; 0x8c
 800fa44:	9322      	str	r3, [sp, #136]	; 0x88
 800fa46:	f300 81ec 	bgt.w	800fe22 <_svfprintf_r+0xa02>
 800fa4a:	3408      	adds	r4, #8
 800fa4c:	05eb      	lsls	r3, r5, #23
 800fa4e:	f100 81f2 	bmi.w	800fe36 <_svfprintf_r+0xa16>
 800fa52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa54:	e884 0900 	stmia.w	r4, {r8, fp}
 800fa58:	445b      	add	r3, fp
 800fa5a:	9323      	str	r3, [sp, #140]	; 0x8c
 800fa5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa5e:	3301      	adds	r3, #1
 800fa60:	2b07      	cmp	r3, #7
 800fa62:	9322      	str	r3, [sp, #136]	; 0x88
 800fa64:	f340 8419 	ble.w	801029a <_svfprintf_r+0xe7a>
 800fa68:	aa21      	add	r2, sp, #132	; 0x84
 800fa6a:	4649      	mov	r1, r9
 800fa6c:	4650      	mov	r0, sl
 800fa6e:	f004 fdef 	bl	8014650 <__ssprint_r>
 800fa72:	2800      	cmp	r0, #0
 800fa74:	f040 8431 	bne.w	80102da <_svfprintf_r+0xeba>
 800fa78:	ac2e      	add	r4, sp, #184	; 0xb8
 800fa7a:	076b      	lsls	r3, r5, #29
 800fa7c:	f100 8410 	bmi.w	80102a0 <_svfprintf_r+0xe80>
 800fa80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fa84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800fa86:	428a      	cmp	r2, r1
 800fa88:	bfac      	ite	ge
 800fa8a:	189b      	addge	r3, r3, r2
 800fa8c:	185b      	addlt	r3, r3, r1
 800fa8e:	930b      	str	r3, [sp, #44]	; 0x2c
 800fa90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fa92:	b13b      	cbz	r3, 800faa4 <_svfprintf_r+0x684>
 800fa94:	aa21      	add	r2, sp, #132	; 0x84
 800fa96:	4649      	mov	r1, r9
 800fa98:	4650      	mov	r0, sl
 800fa9a:	f004 fdd9 	bl	8014650 <__ssprint_r>
 800fa9e:	2800      	cmp	r0, #0
 800faa0:	f040 841b 	bne.w	80102da <_svfprintf_r+0xeba>
 800faa4:	2300      	movs	r3, #0
 800faa6:	9322      	str	r3, [sp, #136]	; 0x88
 800faa8:	9f08      	ldr	r7, [sp, #32]
 800faaa:	ac2e      	add	r4, sp, #184	; 0xb8
 800faac:	e4f2      	b.n	800f494 <_svfprintf_r+0x74>
 800faae:	9b06      	ldr	r3, [sp, #24]
 800fab0:	2b65      	cmp	r3, #101	; 0x65
 800fab2:	f77f af07 	ble.w	800f8c4 <_svfprintf_r+0x4a4>
 800fab6:	9b06      	ldr	r3, [sp, #24]
 800fab8:	2b66      	cmp	r3, #102	; 0x66
 800faba:	d124      	bne.n	800fb06 <_svfprintf_r+0x6e6>
 800fabc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	dd19      	ble.n	800faf6 <_svfprintf_r+0x6d6>
 800fac2:	f1bb 0f00 	cmp.w	fp, #0
 800fac6:	d101      	bne.n	800facc <_svfprintf_r+0x6ac>
 800fac8:	07ea      	lsls	r2, r5, #31
 800faca:	d502      	bpl.n	800fad2 <_svfprintf_r+0x6b2>
 800facc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800face:	4413      	add	r3, r2
 800fad0:	445b      	add	r3, fp
 800fad2:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800fad4:	469b      	mov	fp, r3
 800fad6:	e731      	b.n	800f93c <_svfprintf_r+0x51c>
 800fad8:	460a      	mov	r2, r1
 800fada:	e708      	b.n	800f8ee <_svfprintf_r+0x4ce>
 800fadc:	f812 1b01 	ldrb.w	r1, [r2], #1
 800fae0:	f803 1b01 	strb.w	r1, [r3], #1
 800fae4:	e718      	b.n	800f918 <_svfprintf_r+0x4f8>
 800fae6:	2230      	movs	r2, #48	; 0x30
 800fae8:	4413      	add	r3, r2
 800faea:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 800faee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800faf2:	a91e      	add	r1, sp, #120	; 0x78
 800faf4:	e714      	b.n	800f920 <_svfprintf_r+0x500>
 800faf6:	f1bb 0f00 	cmp.w	fp, #0
 800fafa:	d101      	bne.n	800fb00 <_svfprintf_r+0x6e0>
 800fafc:	07eb      	lsls	r3, r5, #31
 800fafe:	d515      	bpl.n	800fb2c <_svfprintf_r+0x70c>
 800fb00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb02:	3301      	adds	r3, #1
 800fb04:	e7e4      	b.n	800fad0 <_svfprintf_r+0x6b0>
 800fb06:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800fb08:	9b07      	ldr	r3, [sp, #28]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	db06      	blt.n	800fb1c <_svfprintf_r+0x6fc>
 800fb0e:	07ef      	lsls	r7, r5, #31
 800fb10:	d50e      	bpl.n	800fb30 <_svfprintf_r+0x710>
 800fb12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb14:	4413      	add	r3, r2
 800fb16:	2267      	movs	r2, #103	; 0x67
 800fb18:	9206      	str	r2, [sp, #24]
 800fb1a:	e7da      	b.n	800fad2 <_svfprintf_r+0x6b2>
 800fb1c:	9b07      	ldr	r3, [sp, #28]
 800fb1e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fb20:	2a00      	cmp	r2, #0
 800fb22:	440b      	add	r3, r1
 800fb24:	dcf7      	bgt.n	800fb16 <_svfprintf_r+0x6f6>
 800fb26:	f1c2 0201 	rsb	r2, r2, #1
 800fb2a:	e7f3      	b.n	800fb14 <_svfprintf_r+0x6f4>
 800fb2c:	2301      	movs	r3, #1
 800fb2e:	e7d0      	b.n	800fad2 <_svfprintf_r+0x6b2>
 800fb30:	4613      	mov	r3, r2
 800fb32:	e7f0      	b.n	800fb16 <_svfprintf_r+0x6f6>
 800fb34:	b10b      	cbz	r3, 800fb3a <_svfprintf_r+0x71a>
 800fb36:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800fb3a:	f015 0f20 	tst.w	r5, #32
 800fb3e:	f107 0304 	add.w	r3, r7, #4
 800fb42:	d008      	beq.n	800fb56 <_svfprintf_r+0x736>
 800fb44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb46:	683a      	ldr	r2, [r7, #0]
 800fb48:	17ce      	asrs	r6, r1, #31
 800fb4a:	4608      	mov	r0, r1
 800fb4c:	4631      	mov	r1, r6
 800fb4e:	e9c2 0100 	strd	r0, r1, [r2]
 800fb52:	461f      	mov	r7, r3
 800fb54:	e49e      	b.n	800f494 <_svfprintf_r+0x74>
 800fb56:	06ee      	lsls	r6, r5, #27
 800fb58:	d503      	bpl.n	800fb62 <_svfprintf_r+0x742>
 800fb5a:	683a      	ldr	r2, [r7, #0]
 800fb5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fb5e:	6011      	str	r1, [r2, #0]
 800fb60:	e7f7      	b.n	800fb52 <_svfprintf_r+0x732>
 800fb62:	0668      	lsls	r0, r5, #25
 800fb64:	d5f9      	bpl.n	800fb5a <_svfprintf_r+0x73a>
 800fb66:	683a      	ldr	r2, [r7, #0]
 800fb68:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 800fb6c:	8011      	strh	r1, [r2, #0]
 800fb6e:	e7f0      	b.n	800fb52 <_svfprintf_r+0x732>
 800fb70:	f045 0510 	orr.w	r5, r5, #16
 800fb74:	f015 0320 	ands.w	r3, r5, #32
 800fb78:	d022      	beq.n	800fbc0 <_svfprintf_r+0x7a0>
 800fb7a:	3707      	adds	r7, #7
 800fb7c:	f027 0707 	bic.w	r7, r7, #7
 800fb80:	f107 0308 	add.w	r3, r7, #8
 800fb84:	e9d7 6700 	ldrd	r6, r7, [r7]
 800fb88:	9308      	str	r3, [sp, #32]
 800fb8a:	2300      	movs	r3, #0
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800fb92:	f1bb 3fff 	cmp.w	fp, #4294967295
 800fb96:	f000 83db 	beq.w	8010350 <_svfprintf_r+0xf30>
 800fb9a:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 800fb9e:	920f      	str	r2, [sp, #60]	; 0x3c
 800fba0:	ea56 0207 	orrs.w	r2, r6, r7
 800fba4:	f040 83d9 	bne.w	801035a <_svfprintf_r+0xf3a>
 800fba8:	f1bb 0f00 	cmp.w	fp, #0
 800fbac:	f000 80aa 	beq.w	800fd04 <_svfprintf_r+0x8e4>
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d076      	beq.n	800fca2 <_svfprintf_r+0x882>
 800fbb4:	2b02      	cmp	r3, #2
 800fbb6:	f000 8091 	beq.w	800fcdc <_svfprintf_r+0x8bc>
 800fbba:	2600      	movs	r6, #0
 800fbbc:	2700      	movs	r7, #0
 800fbbe:	e3d2      	b.n	8010366 <_svfprintf_r+0xf46>
 800fbc0:	1d3a      	adds	r2, r7, #4
 800fbc2:	f015 0110 	ands.w	r1, r5, #16
 800fbc6:	9208      	str	r2, [sp, #32]
 800fbc8:	d002      	beq.n	800fbd0 <_svfprintf_r+0x7b0>
 800fbca:	683e      	ldr	r6, [r7, #0]
 800fbcc:	2700      	movs	r7, #0
 800fbce:	e7dd      	b.n	800fb8c <_svfprintf_r+0x76c>
 800fbd0:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800fbd4:	d0f9      	beq.n	800fbca <_svfprintf_r+0x7aa>
 800fbd6:	883e      	ldrh	r6, [r7, #0]
 800fbd8:	2700      	movs	r7, #0
 800fbda:	e7d6      	b.n	800fb8a <_svfprintf_r+0x76a>
 800fbdc:	1d3b      	adds	r3, r7, #4
 800fbde:	9308      	str	r3, [sp, #32]
 800fbe0:	2330      	movs	r3, #48	; 0x30
 800fbe2:	2278      	movs	r2, #120	; 0x78
 800fbe4:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800fbe8:	4b14      	ldr	r3, [pc, #80]	; (800fc3c <_svfprintf_r+0x81c>)
 800fbea:	683e      	ldr	r6, [r7, #0]
 800fbec:	9315      	str	r3, [sp, #84]	; 0x54
 800fbee:	2700      	movs	r7, #0
 800fbf0:	f045 0502 	orr.w	r5, r5, #2
 800fbf4:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800fbf8:	2302      	movs	r3, #2
 800fbfa:	9206      	str	r2, [sp, #24]
 800fbfc:	e7c6      	b.n	800fb8c <_svfprintf_r+0x76c>
 800fbfe:	1d3b      	adds	r3, r7, #4
 800fc00:	2600      	movs	r6, #0
 800fc02:	f1bb 3fff 	cmp.w	fp, #4294967295
 800fc06:	9308      	str	r3, [sp, #32]
 800fc08:	f8d7 8000 	ldr.w	r8, [r7]
 800fc0c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800fc10:	d00a      	beq.n	800fc28 <_svfprintf_r+0x808>
 800fc12:	465a      	mov	r2, fp
 800fc14:	4631      	mov	r1, r6
 800fc16:	4640      	mov	r0, r8
 800fc18:	f7f0 faf2 	bl	8000200 <memchr>
 800fc1c:	2800      	cmp	r0, #0
 800fc1e:	f000 808d 	beq.w	800fd3c <_svfprintf_r+0x91c>
 800fc22:	eba0 0b08 	sub.w	fp, r0, r8
 800fc26:	e5c6      	b.n	800f7b6 <_svfprintf_r+0x396>
 800fc28:	4640      	mov	r0, r8
 800fc2a:	f7f0 fadb 	bl	80001e4 <strlen>
 800fc2e:	4683      	mov	fp, r0
 800fc30:	e5c1      	b.n	800f7b6 <_svfprintf_r+0x396>
 800fc32:	bf00      	nop
 800fc34:	08016054 	.word	0x08016054
 800fc38:	08016064 	.word	0x08016064
 800fc3c:	08016041 	.word	0x08016041
 800fc40:	f045 0510 	orr.w	r5, r5, #16
 800fc44:	06a9      	lsls	r1, r5, #26
 800fc46:	d509      	bpl.n	800fc5c <_svfprintf_r+0x83c>
 800fc48:	3707      	adds	r7, #7
 800fc4a:	f027 0707 	bic.w	r7, r7, #7
 800fc4e:	f107 0308 	add.w	r3, r7, #8
 800fc52:	e9d7 6700 	ldrd	r6, r7, [r7]
 800fc56:	9308      	str	r3, [sp, #32]
 800fc58:	2301      	movs	r3, #1
 800fc5a:	e797      	b.n	800fb8c <_svfprintf_r+0x76c>
 800fc5c:	1d3b      	adds	r3, r7, #4
 800fc5e:	f015 0f10 	tst.w	r5, #16
 800fc62:	9308      	str	r3, [sp, #32]
 800fc64:	d001      	beq.n	800fc6a <_svfprintf_r+0x84a>
 800fc66:	683e      	ldr	r6, [r7, #0]
 800fc68:	e002      	b.n	800fc70 <_svfprintf_r+0x850>
 800fc6a:	066a      	lsls	r2, r5, #25
 800fc6c:	d5fb      	bpl.n	800fc66 <_svfprintf_r+0x846>
 800fc6e:	883e      	ldrh	r6, [r7, #0]
 800fc70:	2700      	movs	r7, #0
 800fc72:	e7f1      	b.n	800fc58 <_svfprintf_r+0x838>
 800fc74:	b10b      	cbz	r3, 800fc7a <_svfprintf_r+0x85a>
 800fc76:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800fc7a:	4ba3      	ldr	r3, [pc, #652]	; (800ff08 <_svfprintf_r+0xae8>)
 800fc7c:	e4c6      	b.n	800f60c <_svfprintf_r+0x1ec>
 800fc7e:	1d3b      	adds	r3, r7, #4
 800fc80:	f015 0f10 	tst.w	r5, #16
 800fc84:	9308      	str	r3, [sp, #32]
 800fc86:	d001      	beq.n	800fc8c <_svfprintf_r+0x86c>
 800fc88:	683e      	ldr	r6, [r7, #0]
 800fc8a:	e002      	b.n	800fc92 <_svfprintf_r+0x872>
 800fc8c:	066e      	lsls	r6, r5, #25
 800fc8e:	d5fb      	bpl.n	800fc88 <_svfprintf_r+0x868>
 800fc90:	883e      	ldrh	r6, [r7, #0]
 800fc92:	2700      	movs	r7, #0
 800fc94:	e4c6      	b.n	800f624 <_svfprintf_r+0x204>
 800fc96:	4643      	mov	r3, r8
 800fc98:	e366      	b.n	8010368 <_svfprintf_r+0xf48>
 800fc9a:	2f00      	cmp	r7, #0
 800fc9c:	bf08      	it	eq
 800fc9e:	2e0a      	cmpeq	r6, #10
 800fca0:	d205      	bcs.n	800fcae <_svfprintf_r+0x88e>
 800fca2:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800fca6:	3630      	adds	r6, #48	; 0x30
 800fca8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 800fcac:	e377      	b.n	801039e <_svfprintf_r+0xf7e>
 800fcae:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800fcb2:	4630      	mov	r0, r6
 800fcb4:	4639      	mov	r1, r7
 800fcb6:	220a      	movs	r2, #10
 800fcb8:	2300      	movs	r3, #0
 800fcba:	f7f1 f841 	bl	8000d40 <__aeabi_uldivmod>
 800fcbe:	3230      	adds	r2, #48	; 0x30
 800fcc0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	4630      	mov	r0, r6
 800fcc8:	4639      	mov	r1, r7
 800fcca:	220a      	movs	r2, #10
 800fccc:	f7f1 f838 	bl	8000d40 <__aeabi_uldivmod>
 800fcd0:	4606      	mov	r6, r0
 800fcd2:	460f      	mov	r7, r1
 800fcd4:	ea56 0307 	orrs.w	r3, r6, r7
 800fcd8:	d1eb      	bne.n	800fcb2 <_svfprintf_r+0x892>
 800fcda:	e360      	b.n	801039e <_svfprintf_r+0xf7e>
 800fcdc:	2600      	movs	r6, #0
 800fcde:	2700      	movs	r7, #0
 800fce0:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800fce4:	f006 030f 	and.w	r3, r6, #15
 800fce8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fcea:	5cd3      	ldrb	r3, [r2, r3]
 800fcec:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800fcf0:	0933      	lsrs	r3, r6, #4
 800fcf2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800fcf6:	093a      	lsrs	r2, r7, #4
 800fcf8:	461e      	mov	r6, r3
 800fcfa:	4617      	mov	r7, r2
 800fcfc:	ea56 0307 	orrs.w	r3, r6, r7
 800fd00:	d1f0      	bne.n	800fce4 <_svfprintf_r+0x8c4>
 800fd02:	e34c      	b.n	801039e <_svfprintf_r+0xf7e>
 800fd04:	b93b      	cbnz	r3, 800fd16 <_svfprintf_r+0x8f6>
 800fd06:	07ea      	lsls	r2, r5, #31
 800fd08:	d505      	bpl.n	800fd16 <_svfprintf_r+0x8f6>
 800fd0a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800fd0e:	2330      	movs	r3, #48	; 0x30
 800fd10:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800fd14:	e343      	b.n	801039e <_svfprintf_r+0xf7e>
 800fd16:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800fd1a:	e340      	b.n	801039e <_svfprintf_r+0xf7e>
 800fd1c:	b10b      	cbz	r3, 800fd22 <_svfprintf_r+0x902>
 800fd1e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800fd22:	9b06      	ldr	r3, [sp, #24]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	f000 82f7 	beq.w	8010318 <_svfprintf_r+0xef8>
 800fd2a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800fd2e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800fd32:	2600      	movs	r6, #0
 800fd34:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800fd38:	9708      	str	r7, [sp, #32]
 800fd3a:	e4e5      	b.n	800f708 <_svfprintf_r+0x2e8>
 800fd3c:	4606      	mov	r6, r0
 800fd3e:	e53a      	b.n	800f7b6 <_svfprintf_r+0x396>
 800fd40:	2310      	movs	r3, #16
 800fd42:	6063      	str	r3, [r4, #4]
 800fd44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fd46:	3310      	adds	r3, #16
 800fd48:	9323      	str	r3, [sp, #140]	; 0x8c
 800fd4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd4c:	3301      	adds	r3, #1
 800fd4e:	2b07      	cmp	r3, #7
 800fd50:	9322      	str	r3, [sp, #136]	; 0x88
 800fd52:	dc04      	bgt.n	800fd5e <_svfprintf_r+0x93e>
 800fd54:	3408      	adds	r4, #8
 800fd56:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fd58:	3b10      	subs	r3, #16
 800fd5a:	9310      	str	r3, [sp, #64]	; 0x40
 800fd5c:	e611      	b.n	800f982 <_svfprintf_r+0x562>
 800fd5e:	aa21      	add	r2, sp, #132	; 0x84
 800fd60:	4649      	mov	r1, r9
 800fd62:	4650      	mov	r0, sl
 800fd64:	f004 fc74 	bl	8014650 <__ssprint_r>
 800fd68:	2800      	cmp	r0, #0
 800fd6a:	f040 82b6 	bne.w	80102da <_svfprintf_r+0xeba>
 800fd6e:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd70:	e7f1      	b.n	800fd56 <_svfprintf_r+0x936>
 800fd72:	aa21      	add	r2, sp, #132	; 0x84
 800fd74:	4649      	mov	r1, r9
 800fd76:	4650      	mov	r0, sl
 800fd78:	f004 fc6a 	bl	8014650 <__ssprint_r>
 800fd7c:	2800      	cmp	r0, #0
 800fd7e:	f040 82ac 	bne.w	80102da <_svfprintf_r+0xeba>
 800fd82:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd84:	e610      	b.n	800f9a8 <_svfprintf_r+0x588>
 800fd86:	aa21      	add	r2, sp, #132	; 0x84
 800fd88:	4649      	mov	r1, r9
 800fd8a:	4650      	mov	r0, sl
 800fd8c:	f004 fc60 	bl	8014650 <__ssprint_r>
 800fd90:	2800      	cmp	r0, #0
 800fd92:	f040 82a2 	bne.w	80102da <_svfprintf_r+0xeba>
 800fd96:	ac2e      	add	r4, sp, #184	; 0xb8
 800fd98:	e618      	b.n	800f9cc <_svfprintf_r+0x5ac>
 800fd9a:	aa21      	add	r2, sp, #132	; 0x84
 800fd9c:	4649      	mov	r1, r9
 800fd9e:	4650      	mov	r0, sl
 800fda0:	f004 fc56 	bl	8014650 <__ssprint_r>
 800fda4:	2800      	cmp	r0, #0
 800fda6:	f040 8298 	bne.w	80102da <_svfprintf_r+0xeba>
 800fdaa:	ac2e      	add	r4, sp, #184	; 0xb8
 800fdac:	e61e      	b.n	800f9ec <_svfprintf_r+0x5cc>
 800fdae:	2310      	movs	r3, #16
 800fdb0:	6063      	str	r3, [r4, #4]
 800fdb2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdb4:	3310      	adds	r3, #16
 800fdb6:	9323      	str	r3, [sp, #140]	; 0x8c
 800fdb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fdba:	3301      	adds	r3, #1
 800fdbc:	2b07      	cmp	r3, #7
 800fdbe:	9322      	str	r3, [sp, #136]	; 0x88
 800fdc0:	dc04      	bgt.n	800fdcc <_svfprintf_r+0x9ac>
 800fdc2:	3408      	adds	r4, #8
 800fdc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fdc6:	3b10      	subs	r3, #16
 800fdc8:	9310      	str	r3, [sp, #64]	; 0x40
 800fdca:	e618      	b.n	800f9fe <_svfprintf_r+0x5de>
 800fdcc:	aa21      	add	r2, sp, #132	; 0x84
 800fdce:	4649      	mov	r1, r9
 800fdd0:	4650      	mov	r0, sl
 800fdd2:	f004 fc3d 	bl	8014650 <__ssprint_r>
 800fdd6:	2800      	cmp	r0, #0
 800fdd8:	f040 827f 	bne.w	80102da <_svfprintf_r+0xeba>
 800fddc:	ac2e      	add	r4, sp, #184	; 0xb8
 800fdde:	e7f1      	b.n	800fdc4 <_svfprintf_r+0x9a4>
 800fde0:	aa21      	add	r2, sp, #132	; 0x84
 800fde2:	4649      	mov	r1, r9
 800fde4:	4650      	mov	r0, sl
 800fde6:	f004 fc33 	bl	8014650 <__ssprint_r>
 800fdea:	2800      	cmp	r0, #0
 800fdec:	f040 8275 	bne.w	80102da <_svfprintf_r+0xeba>
 800fdf0:	ac2e      	add	r4, sp, #184	; 0xb8
 800fdf2:	e617      	b.n	800fa24 <_svfprintf_r+0x604>
 800fdf4:	2310      	movs	r3, #16
 800fdf6:	6063      	str	r3, [r4, #4]
 800fdf8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fdfa:	3310      	adds	r3, #16
 800fdfc:	9323      	str	r3, [sp, #140]	; 0x8c
 800fdfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe00:	3301      	adds	r3, #1
 800fe02:	2b07      	cmp	r3, #7
 800fe04:	9322      	str	r3, [sp, #136]	; 0x88
 800fe06:	dc02      	bgt.n	800fe0e <_svfprintf_r+0x9ee>
 800fe08:	3408      	adds	r4, #8
 800fe0a:	3e10      	subs	r6, #16
 800fe0c:	e60e      	b.n	800fa2c <_svfprintf_r+0x60c>
 800fe0e:	aa21      	add	r2, sp, #132	; 0x84
 800fe10:	4649      	mov	r1, r9
 800fe12:	4650      	mov	r0, sl
 800fe14:	f004 fc1c 	bl	8014650 <__ssprint_r>
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	f040 825e 	bne.w	80102da <_svfprintf_r+0xeba>
 800fe1e:	ac2e      	add	r4, sp, #184	; 0xb8
 800fe20:	e7f3      	b.n	800fe0a <_svfprintf_r+0x9ea>
 800fe22:	aa21      	add	r2, sp, #132	; 0x84
 800fe24:	4649      	mov	r1, r9
 800fe26:	4650      	mov	r0, sl
 800fe28:	f004 fc12 	bl	8014650 <__ssprint_r>
 800fe2c:	2800      	cmp	r0, #0
 800fe2e:	f040 8254 	bne.w	80102da <_svfprintf_r+0xeba>
 800fe32:	ac2e      	add	r4, sp, #184	; 0xb8
 800fe34:	e60a      	b.n	800fa4c <_svfprintf_r+0x62c>
 800fe36:	9b06      	ldr	r3, [sp, #24]
 800fe38:	2b65      	cmp	r3, #101	; 0x65
 800fe3a:	f340 81a9 	ble.w	8010190 <_svfprintf_r+0xd70>
 800fe3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fe40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fe42:	980d      	ldr	r0, [sp, #52]	; 0x34
 800fe44:	990e      	ldr	r1, [sp, #56]	; 0x38
 800fe46:	f7f0 fe4b 	bl	8000ae0 <__aeabi_dcmpeq>
 800fe4a:	2800      	cmp	r0, #0
 800fe4c:	d062      	beq.n	800ff14 <_svfprintf_r+0xaf4>
 800fe4e:	4b2f      	ldr	r3, [pc, #188]	; (800ff0c <_svfprintf_r+0xaec>)
 800fe50:	6023      	str	r3, [r4, #0]
 800fe52:	2301      	movs	r3, #1
 800fe54:	6063      	str	r3, [r4, #4]
 800fe56:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe58:	3301      	adds	r3, #1
 800fe5a:	9323      	str	r3, [sp, #140]	; 0x8c
 800fe5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe5e:	3301      	adds	r3, #1
 800fe60:	2b07      	cmp	r3, #7
 800fe62:	9322      	str	r3, [sp, #136]	; 0x88
 800fe64:	dc25      	bgt.n	800feb2 <_svfprintf_r+0xa92>
 800fe66:	3408      	adds	r4, #8
 800fe68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fe6a:	9a07      	ldr	r2, [sp, #28]
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	db02      	blt.n	800fe76 <_svfprintf_r+0xa56>
 800fe70:	07ee      	lsls	r6, r5, #31
 800fe72:	f57f ae02 	bpl.w	800fa7a <_svfprintf_r+0x65a>
 800fe76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fe78:	6023      	str	r3, [r4, #0]
 800fe7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe7c:	6063      	str	r3, [r4, #4]
 800fe7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fe80:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fe82:	4413      	add	r3, r2
 800fe84:	9323      	str	r3, [sp, #140]	; 0x8c
 800fe86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe88:	3301      	adds	r3, #1
 800fe8a:	2b07      	cmp	r3, #7
 800fe8c:	9322      	str	r3, [sp, #136]	; 0x88
 800fe8e:	dc1a      	bgt.n	800fec6 <_svfprintf_r+0xaa6>
 800fe90:	3408      	adds	r4, #8
 800fe92:	9b07      	ldr	r3, [sp, #28]
 800fe94:	1e5e      	subs	r6, r3, #1
 800fe96:	2e00      	cmp	r6, #0
 800fe98:	f77f adef 	ble.w	800fa7a <_svfprintf_r+0x65a>
 800fe9c:	4f1c      	ldr	r7, [pc, #112]	; (800ff10 <_svfprintf_r+0xaf0>)
 800fe9e:	f04f 0810 	mov.w	r8, #16
 800fea2:	2e10      	cmp	r6, #16
 800fea4:	6027      	str	r7, [r4, #0]
 800fea6:	dc18      	bgt.n	800feda <_svfprintf_r+0xaba>
 800fea8:	6066      	str	r6, [r4, #4]
 800feaa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800feac:	441e      	add	r6, r3
 800feae:	9623      	str	r6, [sp, #140]	; 0x8c
 800feb0:	e5d4      	b.n	800fa5c <_svfprintf_r+0x63c>
 800feb2:	aa21      	add	r2, sp, #132	; 0x84
 800feb4:	4649      	mov	r1, r9
 800feb6:	4650      	mov	r0, sl
 800feb8:	f004 fbca 	bl	8014650 <__ssprint_r>
 800febc:	2800      	cmp	r0, #0
 800febe:	f040 820c 	bne.w	80102da <_svfprintf_r+0xeba>
 800fec2:	ac2e      	add	r4, sp, #184	; 0xb8
 800fec4:	e7d0      	b.n	800fe68 <_svfprintf_r+0xa48>
 800fec6:	aa21      	add	r2, sp, #132	; 0x84
 800fec8:	4649      	mov	r1, r9
 800feca:	4650      	mov	r0, sl
 800fecc:	f004 fbc0 	bl	8014650 <__ssprint_r>
 800fed0:	2800      	cmp	r0, #0
 800fed2:	f040 8202 	bne.w	80102da <_svfprintf_r+0xeba>
 800fed6:	ac2e      	add	r4, sp, #184	; 0xb8
 800fed8:	e7db      	b.n	800fe92 <_svfprintf_r+0xa72>
 800feda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fedc:	f8c4 8004 	str.w	r8, [r4, #4]
 800fee0:	3310      	adds	r3, #16
 800fee2:	9323      	str	r3, [sp, #140]	; 0x8c
 800fee4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fee6:	3301      	adds	r3, #1
 800fee8:	2b07      	cmp	r3, #7
 800feea:	9322      	str	r3, [sp, #136]	; 0x88
 800feec:	dc02      	bgt.n	800fef4 <_svfprintf_r+0xad4>
 800feee:	3408      	adds	r4, #8
 800fef0:	3e10      	subs	r6, #16
 800fef2:	e7d6      	b.n	800fea2 <_svfprintf_r+0xa82>
 800fef4:	aa21      	add	r2, sp, #132	; 0x84
 800fef6:	4649      	mov	r1, r9
 800fef8:	4650      	mov	r0, sl
 800fefa:	f004 fba9 	bl	8014650 <__ssprint_r>
 800fefe:	2800      	cmp	r0, #0
 800ff00:	f040 81eb 	bne.w	80102da <_svfprintf_r+0xeba>
 800ff04:	ac2e      	add	r4, sp, #184	; 0xb8
 800ff06:	e7f3      	b.n	800fef0 <_svfprintf_r+0xad0>
 800ff08:	08016041 	.word	0x08016041
 800ff0c:	08016052 	.word	0x08016052
 800ff10:	08016064 	.word	0x08016064
 800ff14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	dc7a      	bgt.n	8010010 <_svfprintf_r+0xbf0>
 800ff1a:	4b9b      	ldr	r3, [pc, #620]	; (8010188 <_svfprintf_r+0xd68>)
 800ff1c:	6023      	str	r3, [r4, #0]
 800ff1e:	2301      	movs	r3, #1
 800ff20:	6063      	str	r3, [r4, #4]
 800ff22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ff24:	3301      	adds	r3, #1
 800ff26:	9323      	str	r3, [sp, #140]	; 0x8c
 800ff28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ff2a:	3301      	adds	r3, #1
 800ff2c:	2b07      	cmp	r3, #7
 800ff2e:	9322      	str	r3, [sp, #136]	; 0x88
 800ff30:	dc44      	bgt.n	800ffbc <_svfprintf_r+0xb9c>
 800ff32:	3408      	adds	r4, #8
 800ff34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ff36:	b923      	cbnz	r3, 800ff42 <_svfprintf_r+0xb22>
 800ff38:	9b07      	ldr	r3, [sp, #28]
 800ff3a:	b913      	cbnz	r3, 800ff42 <_svfprintf_r+0xb22>
 800ff3c:	07e8      	lsls	r0, r5, #31
 800ff3e:	f57f ad9c 	bpl.w	800fa7a <_svfprintf_r+0x65a>
 800ff42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ff44:	6023      	str	r3, [r4, #0]
 800ff46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff48:	6063      	str	r3, [r4, #4]
 800ff4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ff4e:	4413      	add	r3, r2
 800ff50:	9323      	str	r3, [sp, #140]	; 0x8c
 800ff52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ff54:	3301      	adds	r3, #1
 800ff56:	2b07      	cmp	r3, #7
 800ff58:	9322      	str	r3, [sp, #136]	; 0x88
 800ff5a:	dc39      	bgt.n	800ffd0 <_svfprintf_r+0xbb0>
 800ff5c:	f104 0308 	add.w	r3, r4, #8
 800ff60:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800ff62:	2e00      	cmp	r6, #0
 800ff64:	da19      	bge.n	800ff9a <_svfprintf_r+0xb7a>
 800ff66:	4f89      	ldr	r7, [pc, #548]	; (801018c <_svfprintf_r+0xd6c>)
 800ff68:	4276      	negs	r6, r6
 800ff6a:	2410      	movs	r4, #16
 800ff6c:	2e10      	cmp	r6, #16
 800ff6e:	601f      	str	r7, [r3, #0]
 800ff70:	dc38      	bgt.n	800ffe4 <_svfprintf_r+0xbc4>
 800ff72:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ff74:	605e      	str	r6, [r3, #4]
 800ff76:	4416      	add	r6, r2
 800ff78:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ff7a:	9623      	str	r6, [sp, #140]	; 0x8c
 800ff7c:	3201      	adds	r2, #1
 800ff7e:	2a07      	cmp	r2, #7
 800ff80:	f103 0308 	add.w	r3, r3, #8
 800ff84:	9222      	str	r2, [sp, #136]	; 0x88
 800ff86:	dd08      	ble.n	800ff9a <_svfprintf_r+0xb7a>
 800ff88:	aa21      	add	r2, sp, #132	; 0x84
 800ff8a:	4649      	mov	r1, r9
 800ff8c:	4650      	mov	r0, sl
 800ff8e:	f004 fb5f 	bl	8014650 <__ssprint_r>
 800ff92:	2800      	cmp	r0, #0
 800ff94:	f040 81a1 	bne.w	80102da <_svfprintf_r+0xeba>
 800ff98:	ab2e      	add	r3, sp, #184	; 0xb8
 800ff9a:	9a07      	ldr	r2, [sp, #28]
 800ff9c:	605a      	str	r2, [r3, #4]
 800ff9e:	9907      	ldr	r1, [sp, #28]
 800ffa0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ffa2:	f8c3 8000 	str.w	r8, [r3]
 800ffa6:	440a      	add	r2, r1
 800ffa8:	9223      	str	r2, [sp, #140]	; 0x8c
 800ffaa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ffac:	3201      	adds	r2, #1
 800ffae:	2a07      	cmp	r2, #7
 800ffb0:	9222      	str	r2, [sp, #136]	; 0x88
 800ffb2:	f73f ad59 	bgt.w	800fa68 <_svfprintf_r+0x648>
 800ffb6:	f103 0408 	add.w	r4, r3, #8
 800ffba:	e55e      	b.n	800fa7a <_svfprintf_r+0x65a>
 800ffbc:	aa21      	add	r2, sp, #132	; 0x84
 800ffbe:	4649      	mov	r1, r9
 800ffc0:	4650      	mov	r0, sl
 800ffc2:	f004 fb45 	bl	8014650 <__ssprint_r>
 800ffc6:	2800      	cmp	r0, #0
 800ffc8:	f040 8187 	bne.w	80102da <_svfprintf_r+0xeba>
 800ffcc:	ac2e      	add	r4, sp, #184	; 0xb8
 800ffce:	e7b1      	b.n	800ff34 <_svfprintf_r+0xb14>
 800ffd0:	aa21      	add	r2, sp, #132	; 0x84
 800ffd2:	4649      	mov	r1, r9
 800ffd4:	4650      	mov	r0, sl
 800ffd6:	f004 fb3b 	bl	8014650 <__ssprint_r>
 800ffda:	2800      	cmp	r0, #0
 800ffdc:	f040 817d 	bne.w	80102da <_svfprintf_r+0xeba>
 800ffe0:	ab2e      	add	r3, sp, #184	; 0xb8
 800ffe2:	e7bd      	b.n	800ff60 <_svfprintf_r+0xb40>
 800ffe4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800ffe6:	605c      	str	r4, [r3, #4]
 800ffe8:	3210      	adds	r2, #16
 800ffea:	9223      	str	r2, [sp, #140]	; 0x8c
 800ffec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ffee:	3201      	adds	r2, #1
 800fff0:	2a07      	cmp	r2, #7
 800fff2:	9222      	str	r2, [sp, #136]	; 0x88
 800fff4:	dc02      	bgt.n	800fffc <_svfprintf_r+0xbdc>
 800fff6:	3308      	adds	r3, #8
 800fff8:	3e10      	subs	r6, #16
 800fffa:	e7b7      	b.n	800ff6c <_svfprintf_r+0xb4c>
 800fffc:	aa21      	add	r2, sp, #132	; 0x84
 800fffe:	4649      	mov	r1, r9
 8010000:	4650      	mov	r0, sl
 8010002:	f004 fb25 	bl	8014650 <__ssprint_r>
 8010006:	2800      	cmp	r0, #0
 8010008:	f040 8167 	bne.w	80102da <_svfprintf_r+0xeba>
 801000c:	ab2e      	add	r3, sp, #184	; 0xb8
 801000e:	e7f3      	b.n	800fff8 <_svfprintf_r+0xbd8>
 8010010:	9b07      	ldr	r3, [sp, #28]
 8010012:	42bb      	cmp	r3, r7
 8010014:	bfa8      	it	ge
 8010016:	463b      	movge	r3, r7
 8010018:	2b00      	cmp	r3, #0
 801001a:	461e      	mov	r6, r3
 801001c:	dd0b      	ble.n	8010036 <_svfprintf_r+0xc16>
 801001e:	6063      	str	r3, [r4, #4]
 8010020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010022:	f8c4 8000 	str.w	r8, [r4]
 8010026:	4433      	add	r3, r6
 8010028:	9323      	str	r3, [sp, #140]	; 0x8c
 801002a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801002c:	3301      	adds	r3, #1
 801002e:	2b07      	cmp	r3, #7
 8010030:	9322      	str	r3, [sp, #136]	; 0x88
 8010032:	dc5f      	bgt.n	80100f4 <_svfprintf_r+0xcd4>
 8010034:	3408      	adds	r4, #8
 8010036:	2e00      	cmp	r6, #0
 8010038:	bfac      	ite	ge
 801003a:	1bbe      	subge	r6, r7, r6
 801003c:	463e      	movlt	r6, r7
 801003e:	2e00      	cmp	r6, #0
 8010040:	dd0f      	ble.n	8010062 <_svfprintf_r+0xc42>
 8010042:	f8df b148 	ldr.w	fp, [pc, #328]	; 801018c <_svfprintf_r+0xd6c>
 8010046:	f8c4 b000 	str.w	fp, [r4]
 801004a:	2e10      	cmp	r6, #16
 801004c:	dc5c      	bgt.n	8010108 <_svfprintf_r+0xce8>
 801004e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010050:	6066      	str	r6, [r4, #4]
 8010052:	441e      	add	r6, r3
 8010054:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010056:	9623      	str	r6, [sp, #140]	; 0x8c
 8010058:	3301      	adds	r3, #1
 801005a:	2b07      	cmp	r3, #7
 801005c:	9322      	str	r3, [sp, #136]	; 0x88
 801005e:	dc6a      	bgt.n	8010136 <_svfprintf_r+0xd16>
 8010060:	3408      	adds	r4, #8
 8010062:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010064:	9a07      	ldr	r2, [sp, #28]
 8010066:	4293      	cmp	r3, r2
 8010068:	db01      	blt.n	801006e <_svfprintf_r+0xc4e>
 801006a:	07e9      	lsls	r1, r5, #31
 801006c:	d50d      	bpl.n	801008a <_svfprintf_r+0xc6a>
 801006e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010070:	6023      	str	r3, [r4, #0]
 8010072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010074:	6063      	str	r3, [r4, #4]
 8010076:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010078:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801007a:	4413      	add	r3, r2
 801007c:	9323      	str	r3, [sp, #140]	; 0x8c
 801007e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010080:	3301      	adds	r3, #1
 8010082:	2b07      	cmp	r3, #7
 8010084:	9322      	str	r3, [sp, #136]	; 0x88
 8010086:	dc60      	bgt.n	801014a <_svfprintf_r+0xd2a>
 8010088:	3408      	adds	r4, #8
 801008a:	9b07      	ldr	r3, [sp, #28]
 801008c:	9a07      	ldr	r2, [sp, #28]
 801008e:	1bde      	subs	r6, r3, r7
 8010090:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010092:	1ad3      	subs	r3, r2, r3
 8010094:	429e      	cmp	r6, r3
 8010096:	bfa8      	it	ge
 8010098:	461e      	movge	r6, r3
 801009a:	2e00      	cmp	r6, #0
 801009c:	dd0b      	ble.n	80100b6 <_svfprintf_r+0xc96>
 801009e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80100a0:	6066      	str	r6, [r4, #4]
 80100a2:	4433      	add	r3, r6
 80100a4:	9323      	str	r3, [sp, #140]	; 0x8c
 80100a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80100a8:	3301      	adds	r3, #1
 80100aa:	4447      	add	r7, r8
 80100ac:	2b07      	cmp	r3, #7
 80100ae:	6027      	str	r7, [r4, #0]
 80100b0:	9322      	str	r3, [sp, #136]	; 0x88
 80100b2:	dc54      	bgt.n	801015e <_svfprintf_r+0xd3e>
 80100b4:	3408      	adds	r4, #8
 80100b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80100b8:	9a07      	ldr	r2, [sp, #28]
 80100ba:	2e00      	cmp	r6, #0
 80100bc:	eba2 0303 	sub.w	r3, r2, r3
 80100c0:	bfac      	ite	ge
 80100c2:	1b9e      	subge	r6, r3, r6
 80100c4:	461e      	movlt	r6, r3
 80100c6:	2e00      	cmp	r6, #0
 80100c8:	f77f acd7 	ble.w	800fa7a <_svfprintf_r+0x65a>
 80100cc:	4f2f      	ldr	r7, [pc, #188]	; (801018c <_svfprintf_r+0xd6c>)
 80100ce:	f04f 0810 	mov.w	r8, #16
 80100d2:	2e10      	cmp	r6, #16
 80100d4:	6027      	str	r7, [r4, #0]
 80100d6:	f77f aee7 	ble.w	800fea8 <_svfprintf_r+0xa88>
 80100da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80100dc:	f8c4 8004 	str.w	r8, [r4, #4]
 80100e0:	3310      	adds	r3, #16
 80100e2:	9323      	str	r3, [sp, #140]	; 0x8c
 80100e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80100e6:	3301      	adds	r3, #1
 80100e8:	2b07      	cmp	r3, #7
 80100ea:	9322      	str	r3, [sp, #136]	; 0x88
 80100ec:	dc41      	bgt.n	8010172 <_svfprintf_r+0xd52>
 80100ee:	3408      	adds	r4, #8
 80100f0:	3e10      	subs	r6, #16
 80100f2:	e7ee      	b.n	80100d2 <_svfprintf_r+0xcb2>
 80100f4:	aa21      	add	r2, sp, #132	; 0x84
 80100f6:	4649      	mov	r1, r9
 80100f8:	4650      	mov	r0, sl
 80100fa:	f004 faa9 	bl	8014650 <__ssprint_r>
 80100fe:	2800      	cmp	r0, #0
 8010100:	f040 80eb 	bne.w	80102da <_svfprintf_r+0xeba>
 8010104:	ac2e      	add	r4, sp, #184	; 0xb8
 8010106:	e796      	b.n	8010036 <_svfprintf_r+0xc16>
 8010108:	2310      	movs	r3, #16
 801010a:	6063      	str	r3, [r4, #4]
 801010c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801010e:	3310      	adds	r3, #16
 8010110:	9323      	str	r3, [sp, #140]	; 0x8c
 8010112:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010114:	3301      	adds	r3, #1
 8010116:	2b07      	cmp	r3, #7
 8010118:	9322      	str	r3, [sp, #136]	; 0x88
 801011a:	dc02      	bgt.n	8010122 <_svfprintf_r+0xd02>
 801011c:	3408      	adds	r4, #8
 801011e:	3e10      	subs	r6, #16
 8010120:	e791      	b.n	8010046 <_svfprintf_r+0xc26>
 8010122:	aa21      	add	r2, sp, #132	; 0x84
 8010124:	4649      	mov	r1, r9
 8010126:	4650      	mov	r0, sl
 8010128:	f004 fa92 	bl	8014650 <__ssprint_r>
 801012c:	2800      	cmp	r0, #0
 801012e:	f040 80d4 	bne.w	80102da <_svfprintf_r+0xeba>
 8010132:	ac2e      	add	r4, sp, #184	; 0xb8
 8010134:	e7f3      	b.n	801011e <_svfprintf_r+0xcfe>
 8010136:	aa21      	add	r2, sp, #132	; 0x84
 8010138:	4649      	mov	r1, r9
 801013a:	4650      	mov	r0, sl
 801013c:	f004 fa88 	bl	8014650 <__ssprint_r>
 8010140:	2800      	cmp	r0, #0
 8010142:	f040 80ca 	bne.w	80102da <_svfprintf_r+0xeba>
 8010146:	ac2e      	add	r4, sp, #184	; 0xb8
 8010148:	e78b      	b.n	8010062 <_svfprintf_r+0xc42>
 801014a:	aa21      	add	r2, sp, #132	; 0x84
 801014c:	4649      	mov	r1, r9
 801014e:	4650      	mov	r0, sl
 8010150:	f004 fa7e 	bl	8014650 <__ssprint_r>
 8010154:	2800      	cmp	r0, #0
 8010156:	f040 80c0 	bne.w	80102da <_svfprintf_r+0xeba>
 801015a:	ac2e      	add	r4, sp, #184	; 0xb8
 801015c:	e795      	b.n	801008a <_svfprintf_r+0xc6a>
 801015e:	aa21      	add	r2, sp, #132	; 0x84
 8010160:	4649      	mov	r1, r9
 8010162:	4650      	mov	r0, sl
 8010164:	f004 fa74 	bl	8014650 <__ssprint_r>
 8010168:	2800      	cmp	r0, #0
 801016a:	f040 80b6 	bne.w	80102da <_svfprintf_r+0xeba>
 801016e:	ac2e      	add	r4, sp, #184	; 0xb8
 8010170:	e7a1      	b.n	80100b6 <_svfprintf_r+0xc96>
 8010172:	aa21      	add	r2, sp, #132	; 0x84
 8010174:	4649      	mov	r1, r9
 8010176:	4650      	mov	r0, sl
 8010178:	f004 fa6a 	bl	8014650 <__ssprint_r>
 801017c:	2800      	cmp	r0, #0
 801017e:	f040 80ac 	bne.w	80102da <_svfprintf_r+0xeba>
 8010182:	ac2e      	add	r4, sp, #184	; 0xb8
 8010184:	e7b4      	b.n	80100f0 <_svfprintf_r+0xcd0>
 8010186:	bf00      	nop
 8010188:	08016052 	.word	0x08016052
 801018c:	08016064 	.word	0x08016064
 8010190:	9b07      	ldr	r3, [sp, #28]
 8010192:	2b01      	cmp	r3, #1
 8010194:	dc01      	bgt.n	801019a <_svfprintf_r+0xd7a>
 8010196:	07ea      	lsls	r2, r5, #31
 8010198:	d576      	bpl.n	8010288 <_svfprintf_r+0xe68>
 801019a:	2301      	movs	r3, #1
 801019c:	6063      	str	r3, [r4, #4]
 801019e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80101a0:	f8c4 8000 	str.w	r8, [r4]
 80101a4:	3301      	adds	r3, #1
 80101a6:	9323      	str	r3, [sp, #140]	; 0x8c
 80101a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80101aa:	3301      	adds	r3, #1
 80101ac:	2b07      	cmp	r3, #7
 80101ae:	9322      	str	r3, [sp, #136]	; 0x88
 80101b0:	dc36      	bgt.n	8010220 <_svfprintf_r+0xe00>
 80101b2:	3408      	adds	r4, #8
 80101b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80101b6:	6023      	str	r3, [r4, #0]
 80101b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101ba:	6063      	str	r3, [r4, #4]
 80101bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80101be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80101c0:	4413      	add	r3, r2
 80101c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80101c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80101c6:	3301      	adds	r3, #1
 80101c8:	2b07      	cmp	r3, #7
 80101ca:	9322      	str	r3, [sp, #136]	; 0x88
 80101cc:	dc31      	bgt.n	8010232 <_svfprintf_r+0xe12>
 80101ce:	3408      	adds	r4, #8
 80101d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80101d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80101d4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80101d6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80101d8:	f7f0 fc82 	bl	8000ae0 <__aeabi_dcmpeq>
 80101dc:	9b07      	ldr	r3, [sp, #28]
 80101de:	1e5e      	subs	r6, r3, #1
 80101e0:	2800      	cmp	r0, #0
 80101e2:	d12f      	bne.n	8010244 <_svfprintf_r+0xe24>
 80101e4:	f108 0301 	add.w	r3, r8, #1
 80101e8:	e884 0048 	stmia.w	r4, {r3, r6}
 80101ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80101ee:	9a07      	ldr	r2, [sp, #28]
 80101f0:	3b01      	subs	r3, #1
 80101f2:	4413      	add	r3, r2
 80101f4:	9323      	str	r3, [sp, #140]	; 0x8c
 80101f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80101f8:	3301      	adds	r3, #1
 80101fa:	2b07      	cmp	r3, #7
 80101fc:	9322      	str	r3, [sp, #136]	; 0x88
 80101fe:	dd4a      	ble.n	8010296 <_svfprintf_r+0xe76>
 8010200:	aa21      	add	r2, sp, #132	; 0x84
 8010202:	4649      	mov	r1, r9
 8010204:	4650      	mov	r0, sl
 8010206:	f004 fa23 	bl	8014650 <__ssprint_r>
 801020a:	2800      	cmp	r0, #0
 801020c:	d165      	bne.n	80102da <_svfprintf_r+0xeba>
 801020e:	ac2e      	add	r4, sp, #184	; 0xb8
 8010210:	ab1d      	add	r3, sp, #116	; 0x74
 8010212:	6023      	str	r3, [r4, #0]
 8010214:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010216:	6063      	str	r3, [r4, #4]
 8010218:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801021a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801021c:	4413      	add	r3, r2
 801021e:	e41c      	b.n	800fa5a <_svfprintf_r+0x63a>
 8010220:	aa21      	add	r2, sp, #132	; 0x84
 8010222:	4649      	mov	r1, r9
 8010224:	4650      	mov	r0, sl
 8010226:	f004 fa13 	bl	8014650 <__ssprint_r>
 801022a:	2800      	cmp	r0, #0
 801022c:	d155      	bne.n	80102da <_svfprintf_r+0xeba>
 801022e:	ac2e      	add	r4, sp, #184	; 0xb8
 8010230:	e7c0      	b.n	80101b4 <_svfprintf_r+0xd94>
 8010232:	aa21      	add	r2, sp, #132	; 0x84
 8010234:	4649      	mov	r1, r9
 8010236:	4650      	mov	r0, sl
 8010238:	f004 fa0a 	bl	8014650 <__ssprint_r>
 801023c:	2800      	cmp	r0, #0
 801023e:	d14c      	bne.n	80102da <_svfprintf_r+0xeba>
 8010240:	ac2e      	add	r4, sp, #184	; 0xb8
 8010242:	e7c5      	b.n	80101d0 <_svfprintf_r+0xdb0>
 8010244:	2e00      	cmp	r6, #0
 8010246:	dde3      	ble.n	8010210 <_svfprintf_r+0xdf0>
 8010248:	4f59      	ldr	r7, [pc, #356]	; (80103b0 <_svfprintf_r+0xf90>)
 801024a:	f04f 0810 	mov.w	r8, #16
 801024e:	2e10      	cmp	r6, #16
 8010250:	6027      	str	r7, [r4, #0]
 8010252:	dc04      	bgt.n	801025e <_svfprintf_r+0xe3e>
 8010254:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010256:	6066      	str	r6, [r4, #4]
 8010258:	441e      	add	r6, r3
 801025a:	9623      	str	r6, [sp, #140]	; 0x8c
 801025c:	e7cb      	b.n	80101f6 <_svfprintf_r+0xdd6>
 801025e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010260:	f8c4 8004 	str.w	r8, [r4, #4]
 8010264:	3310      	adds	r3, #16
 8010266:	9323      	str	r3, [sp, #140]	; 0x8c
 8010268:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801026a:	3301      	adds	r3, #1
 801026c:	2b07      	cmp	r3, #7
 801026e:	9322      	str	r3, [sp, #136]	; 0x88
 8010270:	dc02      	bgt.n	8010278 <_svfprintf_r+0xe58>
 8010272:	3408      	adds	r4, #8
 8010274:	3e10      	subs	r6, #16
 8010276:	e7ea      	b.n	801024e <_svfprintf_r+0xe2e>
 8010278:	aa21      	add	r2, sp, #132	; 0x84
 801027a:	4649      	mov	r1, r9
 801027c:	4650      	mov	r0, sl
 801027e:	f004 f9e7 	bl	8014650 <__ssprint_r>
 8010282:	bb50      	cbnz	r0, 80102da <_svfprintf_r+0xeba>
 8010284:	ac2e      	add	r4, sp, #184	; 0xb8
 8010286:	e7f5      	b.n	8010274 <_svfprintf_r+0xe54>
 8010288:	2301      	movs	r3, #1
 801028a:	6063      	str	r3, [r4, #4]
 801028c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801028e:	f8c4 8000 	str.w	r8, [r4]
 8010292:	3301      	adds	r3, #1
 8010294:	e7ae      	b.n	80101f4 <_svfprintf_r+0xdd4>
 8010296:	3408      	adds	r4, #8
 8010298:	e7ba      	b.n	8010210 <_svfprintf_r+0xdf0>
 801029a:	3408      	adds	r4, #8
 801029c:	f7ff bbed 	b.w	800fa7a <_svfprintf_r+0x65a>
 80102a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80102a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80102a4:	1a9d      	subs	r5, r3, r2
 80102a6:	2d00      	cmp	r5, #0
 80102a8:	f77f abea 	ble.w	800fa80 <_svfprintf_r+0x660>
 80102ac:	2610      	movs	r6, #16
 80102ae:	4b41      	ldr	r3, [pc, #260]	; (80103b4 <_svfprintf_r+0xf94>)
 80102b0:	6023      	str	r3, [r4, #0]
 80102b2:	2d10      	cmp	r5, #16
 80102b4:	dc1b      	bgt.n	80102ee <_svfprintf_r+0xece>
 80102b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80102b8:	6065      	str	r5, [r4, #4]
 80102ba:	441d      	add	r5, r3
 80102bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80102be:	9523      	str	r5, [sp, #140]	; 0x8c
 80102c0:	3301      	adds	r3, #1
 80102c2:	2b07      	cmp	r3, #7
 80102c4:	9322      	str	r3, [sp, #136]	; 0x88
 80102c6:	f77f abdb 	ble.w	800fa80 <_svfprintf_r+0x660>
 80102ca:	aa21      	add	r2, sp, #132	; 0x84
 80102cc:	4649      	mov	r1, r9
 80102ce:	4650      	mov	r0, sl
 80102d0:	f004 f9be 	bl	8014650 <__ssprint_r>
 80102d4:	2800      	cmp	r0, #0
 80102d6:	f43f abd3 	beq.w	800fa80 <_svfprintf_r+0x660>
 80102da:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80102de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80102e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102e4:	bf18      	it	ne
 80102e6:	f04f 33ff 	movne.w	r3, #4294967295
 80102ea:	f7ff b8bd 	b.w	800f468 <_svfprintf_r+0x48>
 80102ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80102f0:	6066      	str	r6, [r4, #4]
 80102f2:	3310      	adds	r3, #16
 80102f4:	9323      	str	r3, [sp, #140]	; 0x8c
 80102f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80102f8:	3301      	adds	r3, #1
 80102fa:	2b07      	cmp	r3, #7
 80102fc:	9322      	str	r3, [sp, #136]	; 0x88
 80102fe:	dc02      	bgt.n	8010306 <_svfprintf_r+0xee6>
 8010300:	3408      	adds	r4, #8
 8010302:	3d10      	subs	r5, #16
 8010304:	e7d3      	b.n	80102ae <_svfprintf_r+0xe8e>
 8010306:	aa21      	add	r2, sp, #132	; 0x84
 8010308:	4649      	mov	r1, r9
 801030a:	4650      	mov	r0, sl
 801030c:	f004 f9a0 	bl	8014650 <__ssprint_r>
 8010310:	2800      	cmp	r0, #0
 8010312:	d1e2      	bne.n	80102da <_svfprintf_r+0xeba>
 8010314:	ac2e      	add	r4, sp, #184	; 0xb8
 8010316:	e7f4      	b.n	8010302 <_svfprintf_r+0xee2>
 8010318:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801031a:	2b00      	cmp	r3, #0
 801031c:	d0dd      	beq.n	80102da <_svfprintf_r+0xeba>
 801031e:	aa21      	add	r2, sp, #132	; 0x84
 8010320:	4649      	mov	r1, r9
 8010322:	4650      	mov	r0, sl
 8010324:	f004 f994 	bl	8014650 <__ssprint_r>
 8010328:	e7d7      	b.n	80102da <_svfprintf_r+0xeba>
 801032a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801032c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801032e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8010330:	990e      	ldr	r1, [sp, #56]	; 0x38
 8010332:	f7f0 fc07 	bl	8000b44 <__aeabi_dcmpun>
 8010336:	2800      	cmp	r0, #0
 8010338:	f43f aa3f 	beq.w	800f7ba <_svfprintf_r+0x39a>
 801033c:	4b1e      	ldr	r3, [pc, #120]	; (80103b8 <_svfprintf_r+0xf98>)
 801033e:	4a1f      	ldr	r2, [pc, #124]	; (80103bc <_svfprintf_r+0xf9c>)
 8010340:	f7ff ba2f 	b.w	800f7a2 <_svfprintf_r+0x382>
 8010344:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010346:	eba3 0308 	sub.w	r3, r3, r8
 801034a:	9307      	str	r3, [sp, #28]
 801034c:	f7ff bab1 	b.w	800f8b2 <_svfprintf_r+0x492>
 8010350:	ea56 0207 	orrs.w	r2, r6, r7
 8010354:	950f      	str	r5, [sp, #60]	; 0x3c
 8010356:	f43f ac2b 	beq.w	800fbb0 <_svfprintf_r+0x790>
 801035a:	2b01      	cmp	r3, #1
 801035c:	f43f ac9d 	beq.w	800fc9a <_svfprintf_r+0x87a>
 8010360:	2b02      	cmp	r3, #2
 8010362:	f43f acbd 	beq.w	800fce0 <_svfprintf_r+0x8c0>
 8010366:	ab2e      	add	r3, sp, #184	; 0xb8
 8010368:	08f1      	lsrs	r1, r6, #3
 801036a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801036e:	08f8      	lsrs	r0, r7, #3
 8010370:	f006 0207 	and.w	r2, r6, #7
 8010374:	4607      	mov	r7, r0
 8010376:	460e      	mov	r6, r1
 8010378:	3230      	adds	r2, #48	; 0x30
 801037a:	ea56 0107 	orrs.w	r1, r6, r7
 801037e:	f103 38ff 	add.w	r8, r3, #4294967295
 8010382:	f803 2c01 	strb.w	r2, [r3, #-1]
 8010386:	f47f ac86 	bne.w	800fc96 <_svfprintf_r+0x876>
 801038a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801038c:	07c9      	lsls	r1, r1, #31
 801038e:	d506      	bpl.n	801039e <_svfprintf_r+0xf7e>
 8010390:	2a30      	cmp	r2, #48	; 0x30
 8010392:	d004      	beq.n	801039e <_svfprintf_r+0xf7e>
 8010394:	2230      	movs	r2, #48	; 0x30
 8010396:	f808 2c01 	strb.w	r2, [r8, #-1]
 801039a:	f1a3 0802 	sub.w	r8, r3, #2
 801039e:	ab2e      	add	r3, sp, #184	; 0xb8
 80103a0:	465e      	mov	r6, fp
 80103a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80103a4:	eba3 0b08 	sub.w	fp, r3, r8
 80103a8:	2700      	movs	r7, #0
 80103aa:	f7ff bace 	b.w	800f94a <_svfprintf_r+0x52a>
 80103ae:	bf00      	nop
 80103b0:	08016064 	.word	0x08016064
 80103b4:	08016054 	.word	0x08016054
 80103b8:	08016028 	.word	0x08016028
 80103bc:	0801602c 	.word	0x0801602c

080103c0 <time>:
 80103c0:	b513      	push	{r0, r1, r4, lr}
 80103c2:	4b08      	ldr	r3, [pc, #32]	; (80103e4 <time+0x24>)
 80103c4:	4604      	mov	r4, r0
 80103c6:	2200      	movs	r2, #0
 80103c8:	6818      	ldr	r0, [r3, #0]
 80103ca:	4669      	mov	r1, sp
 80103cc:	f003 f92c 	bl	8013628 <_gettimeofday_r>
 80103d0:	2800      	cmp	r0, #0
 80103d2:	bfbc      	itt	lt
 80103d4:	f04f 33ff 	movlt.w	r3, #4294967295
 80103d8:	9300      	strlt	r3, [sp, #0]
 80103da:	9800      	ldr	r0, [sp, #0]
 80103dc:	b104      	cbz	r4, 80103e0 <time+0x20>
 80103de:	6020      	str	r0, [r4, #0]
 80103e0:	b002      	add	sp, #8
 80103e2:	bd10      	pop	{r4, pc}
 80103e4:	20000014 	.word	0x20000014

080103e8 <__tzcalc_limits>:
 80103e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103ec:	4604      	mov	r4, r0
 80103ee:	f003 f92d 	bl	801364c <__gettzinfo>
 80103f2:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80103f6:	429c      	cmp	r4, r3
 80103f8:	f340 8098 	ble.w	801052c <__tzcalc_limits+0x144>
 80103fc:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8010400:	18e3      	adds	r3, r4, r3
 8010402:	109b      	asrs	r3, r3, #2
 8010404:	f240 126d 	movw	r2, #365	; 0x16d
 8010408:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 801040c:	fb02 3505 	mla	r5, r2, r5, r3
 8010410:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8010414:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8010418:	fb93 f3f2 	sdiv	r3, r3, r2
 801041c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8010420:	441d      	add	r5, r3
 8010422:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010426:	18a2      	adds	r2, r4, r2
 8010428:	fb94 f7f3 	sdiv	r7, r4, r3
 801042c:	fb92 f2f3 	sdiv	r2, r2, r3
 8010430:	fb03 4717 	mls	r7, r3, r7, r4
 8010434:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8010438:	4415      	add	r5, r2
 801043a:	fab7 fe87 	clz	lr, r7
 801043e:	2264      	movs	r2, #100	; 0x64
 8010440:	9301      	str	r3, [sp, #4]
 8010442:	f004 0303 	and.w	r3, r4, #3
 8010446:	fb94 f6f2 	sdiv	r6, r4, r2
 801044a:	6044      	str	r4, [r0, #4]
 801044c:	fb02 4616 	mls	r6, r2, r6, r4
 8010450:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8010454:	4601      	mov	r1, r0
 8010456:	9300      	str	r3, [sp, #0]
 8010458:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 801045c:	7a0b      	ldrb	r3, [r1, #8]
 801045e:	2b4a      	cmp	r3, #74	; 0x4a
 8010460:	d123      	bne.n	80104aa <__tzcalc_limits+0xc2>
 8010462:	694c      	ldr	r4, [r1, #20]
 8010464:	9a00      	ldr	r2, [sp, #0]
 8010466:	192b      	adds	r3, r5, r4
 8010468:	b902      	cbnz	r2, 801046c <__tzcalc_limits+0x84>
 801046a:	b906      	cbnz	r6, 801046e <__tzcalc_limits+0x86>
 801046c:	b9df      	cbnz	r7, 80104a6 <__tzcalc_limits+0xbe>
 801046e:	2c3b      	cmp	r4, #59	; 0x3b
 8010470:	bfd4      	ite	le
 8010472:	2400      	movle	r4, #0
 8010474:	2401      	movgt	r4, #1
 8010476:	441c      	add	r4, r3
 8010478:	3c01      	subs	r4, #1
 801047a:	4b2d      	ldr	r3, [pc, #180]	; (8010530 <__tzcalc_limits+0x148>)
 801047c:	698a      	ldr	r2, [r1, #24]
 801047e:	fb03 2404 	mla	r4, r3, r4, r2
 8010482:	6a0b      	ldr	r3, [r1, #32]
 8010484:	441c      	add	r4, r3
 8010486:	f841 4f1c 	str.w	r4, [r1, #28]!
 801048a:	9b01      	ldr	r3, [sp, #4]
 801048c:	428b      	cmp	r3, r1
 801048e:	d1e5      	bne.n	801045c <__tzcalc_limits+0x74>
 8010490:	69c3      	ldr	r3, [r0, #28]
 8010492:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8010494:	4293      	cmp	r3, r2
 8010496:	bfac      	ite	ge
 8010498:	2300      	movge	r3, #0
 801049a:	2301      	movlt	r3, #1
 801049c:	6003      	str	r3, [r0, #0]
 801049e:	2001      	movs	r0, #1
 80104a0:	b003      	add	sp, #12
 80104a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a6:	2400      	movs	r4, #0
 80104a8:	e7e5      	b.n	8010476 <__tzcalc_limits+0x8e>
 80104aa:	2b44      	cmp	r3, #68	; 0x44
 80104ac:	d102      	bne.n	80104b4 <__tzcalc_limits+0xcc>
 80104ae:	694b      	ldr	r3, [r1, #20]
 80104b0:	18ec      	adds	r4, r5, r3
 80104b2:	e7e2      	b.n	801047a <__tzcalc_limits+0x92>
 80104b4:	9b00      	ldr	r3, [sp, #0]
 80104b6:	bb7b      	cbnz	r3, 8010518 <__tzcalc_limits+0x130>
 80104b8:	2e00      	cmp	r6, #0
 80104ba:	bf0c      	ite	eq
 80104bc:	46f0      	moveq	r8, lr
 80104be:	f04f 0801 	movne.w	r8, #1
 80104c2:	4b1c      	ldr	r3, [pc, #112]	; (8010534 <__tzcalc_limits+0x14c>)
 80104c4:	68cc      	ldr	r4, [r1, #12]
 80104c6:	2230      	movs	r2, #48	; 0x30
 80104c8:	fb02 3808 	mla	r8, r2, r8, r3
 80104cc:	f1a8 0a04 	sub.w	sl, r8, #4
 80104d0:	462b      	mov	r3, r5
 80104d2:	f04f 0901 	mov.w	r9, #1
 80104d6:	45a1      	cmp	r9, r4
 80104d8:	db20      	blt.n	801051c <__tzcalc_limits+0x134>
 80104da:	2c01      	cmp	r4, #1
 80104dc:	bfb8      	it	lt
 80104de:	2401      	movlt	r4, #1
 80104e0:	46a1      	mov	r9, r4
 80104e2:	f103 0b04 	add.w	fp, r3, #4
 80104e6:	2207      	movs	r2, #7
 80104e8:	694c      	ldr	r4, [r1, #20]
 80104ea:	fb9b faf2 	sdiv	sl, fp, r2
 80104ee:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 80104f2:	ebab 0a0a 	sub.w	sl, fp, sl
 80104f6:	ebb4 0a0a 	subs.w	sl, r4, sl
 80104fa:	690c      	ldr	r4, [r1, #16]
 80104fc:	44e1      	add	r9, ip
 80104fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8010502:	bf48      	it	mi
 8010504:	4492      	addmi	sl, r2
 8010506:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 801050a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 801050e:	4454      	add	r4, sl
 8010510:	4544      	cmp	r4, r8
 8010512:	da09      	bge.n	8010528 <__tzcalc_limits+0x140>
 8010514:	441c      	add	r4, r3
 8010516:	e7b0      	b.n	801047a <__tzcalc_limits+0x92>
 8010518:	46f0      	mov	r8, lr
 801051a:	e7d2      	b.n	80104c2 <__tzcalc_limits+0xda>
 801051c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8010520:	f109 0901 	add.w	r9, r9, #1
 8010524:	445b      	add	r3, fp
 8010526:	e7d6      	b.n	80104d6 <__tzcalc_limits+0xee>
 8010528:	3c07      	subs	r4, #7
 801052a:	e7f1      	b.n	8010510 <__tzcalc_limits+0x128>
 801052c:	2000      	movs	r0, #0
 801052e:	e7b7      	b.n	80104a0 <__tzcalc_limits+0xb8>
 8010530:	00015180 	.word	0x00015180
 8010534:	08015f6c 	.word	0x08015f6c

08010538 <__tz_lock>:
 8010538:	4801      	ldr	r0, [pc, #4]	; (8010540 <__tz_lock+0x8>)
 801053a:	f003 b957 	b.w	80137ec <__retarget_lock_acquire>
 801053e:	bf00      	nop
 8010540:	2000386f 	.word	0x2000386f

08010544 <__tz_unlock>:
 8010544:	4801      	ldr	r0, [pc, #4]	; (801054c <__tz_unlock+0x8>)
 8010546:	f003 b953 	b.w	80137f0 <__retarget_lock_release>
 801054a:	bf00      	nop
 801054c:	2000386f 	.word	0x2000386f

08010550 <_tzset_unlocked>:
 8010550:	4b01      	ldr	r3, [pc, #4]	; (8010558 <_tzset_unlocked+0x8>)
 8010552:	6818      	ldr	r0, [r3, #0]
 8010554:	f000 b802 	b.w	801055c <_tzset_unlocked_r>
 8010558:	20000014 	.word	0x20000014

0801055c <_tzset_unlocked_r>:
 801055c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010560:	b08d      	sub	sp, #52	; 0x34
 8010562:	4607      	mov	r7, r0
 8010564:	f003 f872 	bl	801364c <__gettzinfo>
 8010568:	49b1      	ldr	r1, [pc, #708]	; (8010830 <_tzset_unlocked_r+0x2d4>)
 801056a:	4eb2      	ldr	r6, [pc, #712]	; (8010834 <_tzset_unlocked_r+0x2d8>)
 801056c:	4605      	mov	r5, r0
 801056e:	4638      	mov	r0, r7
 8010570:	f003 f852 	bl	8013618 <_getenv_r>
 8010574:	4604      	mov	r4, r0
 8010576:	b970      	cbnz	r0, 8010596 <_tzset_unlocked_r+0x3a>
 8010578:	4baf      	ldr	r3, [pc, #700]	; (8010838 <_tzset_unlocked_r+0x2dc>)
 801057a:	4ab0      	ldr	r2, [pc, #704]	; (801083c <_tzset_unlocked_r+0x2e0>)
 801057c:	6018      	str	r0, [r3, #0]
 801057e:	4bb0      	ldr	r3, [pc, #704]	; (8010840 <_tzset_unlocked_r+0x2e4>)
 8010580:	6018      	str	r0, [r3, #0]
 8010582:	4bb0      	ldr	r3, [pc, #704]	; (8010844 <_tzset_unlocked_r+0x2e8>)
 8010584:	6830      	ldr	r0, [r6, #0]
 8010586:	601a      	str	r2, [r3, #0]
 8010588:	605a      	str	r2, [r3, #4]
 801058a:	f7fd f9fb 	bl	800d984 <free>
 801058e:	6034      	str	r4, [r6, #0]
 8010590:	b00d      	add	sp, #52	; 0x34
 8010592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010596:	6831      	ldr	r1, [r6, #0]
 8010598:	2900      	cmp	r1, #0
 801059a:	d160      	bne.n	801065e <_tzset_unlocked_r+0x102>
 801059c:	6830      	ldr	r0, [r6, #0]
 801059e:	f7fd f9f1 	bl	800d984 <free>
 80105a2:	4620      	mov	r0, r4
 80105a4:	f7ef fe1e 	bl	80001e4 <strlen>
 80105a8:	1c41      	adds	r1, r0, #1
 80105aa:	4638      	mov	r0, r7
 80105ac:	f7fd f9f2 	bl	800d994 <_malloc_r>
 80105b0:	6030      	str	r0, [r6, #0]
 80105b2:	2800      	cmp	r0, #0
 80105b4:	d158      	bne.n	8010668 <_tzset_unlocked_r+0x10c>
 80105b6:	7823      	ldrb	r3, [r4, #0]
 80105b8:	4aa3      	ldr	r2, [pc, #652]	; (8010848 <_tzset_unlocked_r+0x2ec>)
 80105ba:	49a4      	ldr	r1, [pc, #656]	; (801084c <_tzset_unlocked_r+0x2f0>)
 80105bc:	2b3a      	cmp	r3, #58	; 0x3a
 80105be:	bf08      	it	eq
 80105c0:	3401      	addeq	r4, #1
 80105c2:	ae0a      	add	r6, sp, #40	; 0x28
 80105c4:	4633      	mov	r3, r6
 80105c6:	4620      	mov	r0, r4
 80105c8:	f003 ff14 	bl	80143f4 <siscanf>
 80105cc:	2800      	cmp	r0, #0
 80105ce:	dddf      	ble.n	8010590 <_tzset_unlocked_r+0x34>
 80105d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105d2:	18e7      	adds	r7, r4, r3
 80105d4:	5ce3      	ldrb	r3, [r4, r3]
 80105d6:	2b2d      	cmp	r3, #45	; 0x2d
 80105d8:	d14a      	bne.n	8010670 <_tzset_unlocked_r+0x114>
 80105da:	3701      	adds	r7, #1
 80105dc:	f04f 34ff 	mov.w	r4, #4294967295
 80105e0:	f10d 0a20 	add.w	sl, sp, #32
 80105e4:	f10d 0b1e 	add.w	fp, sp, #30
 80105e8:	f04f 0800 	mov.w	r8, #0
 80105ec:	9603      	str	r6, [sp, #12]
 80105ee:	f8cd a008 	str.w	sl, [sp, #8]
 80105f2:	9601      	str	r6, [sp, #4]
 80105f4:	f8cd b000 	str.w	fp, [sp]
 80105f8:	4633      	mov	r3, r6
 80105fa:	aa07      	add	r2, sp, #28
 80105fc:	4994      	ldr	r1, [pc, #592]	; (8010850 <_tzset_unlocked_r+0x2f4>)
 80105fe:	f8ad 801e 	strh.w	r8, [sp, #30]
 8010602:	4638      	mov	r0, r7
 8010604:	f8ad 8020 	strh.w	r8, [sp, #32]
 8010608:	f003 fef4 	bl	80143f4 <siscanf>
 801060c:	4540      	cmp	r0, r8
 801060e:	ddbf      	ble.n	8010590 <_tzset_unlocked_r+0x34>
 8010610:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8010614:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8010618:	f8df 9240 	ldr.w	r9, [pc, #576]	; 801085c <_tzset_unlocked_r+0x300>
 801061c:	213c      	movs	r1, #60	; 0x3c
 801061e:	fb01 2203 	mla	r2, r1, r3, r2
 8010622:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8010626:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801062a:	fb01 2303 	mla	r3, r1, r3, r2
 801062e:	435c      	muls	r4, r3
 8010630:	622c      	str	r4, [r5, #32]
 8010632:	4c84      	ldr	r4, [pc, #528]	; (8010844 <_tzset_unlocked_r+0x2e8>)
 8010634:	4b84      	ldr	r3, [pc, #528]	; (8010848 <_tzset_unlocked_r+0x2ec>)
 8010636:	6023      	str	r3, [r4, #0]
 8010638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801063a:	4984      	ldr	r1, [pc, #528]	; (801084c <_tzset_unlocked_r+0x2f0>)
 801063c:	441f      	add	r7, r3
 801063e:	464a      	mov	r2, r9
 8010640:	4633      	mov	r3, r6
 8010642:	4638      	mov	r0, r7
 8010644:	f003 fed6 	bl	80143f4 <siscanf>
 8010648:	4540      	cmp	r0, r8
 801064a:	dc16      	bgt.n	801067a <_tzset_unlocked_r+0x11e>
 801064c:	6823      	ldr	r3, [r4, #0]
 801064e:	6063      	str	r3, [r4, #4]
 8010650:	4b79      	ldr	r3, [pc, #484]	; (8010838 <_tzset_unlocked_r+0x2dc>)
 8010652:	6a2a      	ldr	r2, [r5, #32]
 8010654:	601a      	str	r2, [r3, #0]
 8010656:	4b7a      	ldr	r3, [pc, #488]	; (8010840 <_tzset_unlocked_r+0x2e4>)
 8010658:	f8c3 8000 	str.w	r8, [r3]
 801065c:	e798      	b.n	8010590 <_tzset_unlocked_r+0x34>
 801065e:	f7ef fdb7 	bl	80001d0 <strcmp>
 8010662:	2800      	cmp	r0, #0
 8010664:	d094      	beq.n	8010590 <_tzset_unlocked_r+0x34>
 8010666:	e799      	b.n	801059c <_tzset_unlocked_r+0x40>
 8010668:	4621      	mov	r1, r4
 801066a:	f003 ff32 	bl	80144d2 <strcpy>
 801066e:	e7a2      	b.n	80105b6 <_tzset_unlocked_r+0x5a>
 8010670:	2b2b      	cmp	r3, #43	; 0x2b
 8010672:	bf08      	it	eq
 8010674:	3701      	addeq	r7, #1
 8010676:	2401      	movs	r4, #1
 8010678:	e7b2      	b.n	80105e0 <_tzset_unlocked_r+0x84>
 801067a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801067c:	f8c4 9004 	str.w	r9, [r4, #4]
 8010680:	18fc      	adds	r4, r7, r3
 8010682:	5cfb      	ldrb	r3, [r7, r3]
 8010684:	2b2d      	cmp	r3, #45	; 0x2d
 8010686:	f040 8092 	bne.w	80107ae <_tzset_unlocked_r+0x252>
 801068a:	3401      	adds	r4, #1
 801068c:	f04f 37ff 	mov.w	r7, #4294967295
 8010690:	2300      	movs	r3, #0
 8010692:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010696:	f8ad 301e 	strh.w	r3, [sp, #30]
 801069a:	f8ad 3020 	strh.w	r3, [sp, #32]
 801069e:	930a      	str	r3, [sp, #40]	; 0x28
 80106a0:	9603      	str	r6, [sp, #12]
 80106a2:	f8cd a008 	str.w	sl, [sp, #8]
 80106a6:	9601      	str	r6, [sp, #4]
 80106a8:	f8cd b000 	str.w	fp, [sp]
 80106ac:	4633      	mov	r3, r6
 80106ae:	aa07      	add	r2, sp, #28
 80106b0:	4967      	ldr	r1, [pc, #412]	; (8010850 <_tzset_unlocked_r+0x2f4>)
 80106b2:	4620      	mov	r0, r4
 80106b4:	f003 fe9e 	bl	80143f4 <siscanf>
 80106b8:	2800      	cmp	r0, #0
 80106ba:	dc7d      	bgt.n	80107b8 <_tzset_unlocked_r+0x25c>
 80106bc:	6a2b      	ldr	r3, [r5, #32]
 80106be:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80106c2:	63eb      	str	r3, [r5, #60]	; 0x3c
 80106c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106c6:	462f      	mov	r7, r5
 80106c8:	441c      	add	r4, r3
 80106ca:	f04f 0900 	mov.w	r9, #0
 80106ce:	7823      	ldrb	r3, [r4, #0]
 80106d0:	2b2c      	cmp	r3, #44	; 0x2c
 80106d2:	bf08      	it	eq
 80106d4:	3401      	addeq	r4, #1
 80106d6:	f894 8000 	ldrb.w	r8, [r4]
 80106da:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80106de:	d17b      	bne.n	80107d8 <_tzset_unlocked_r+0x27c>
 80106e0:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80106e4:	9302      	str	r3, [sp, #8]
 80106e6:	ab09      	add	r3, sp, #36	; 0x24
 80106e8:	9300      	str	r3, [sp, #0]
 80106ea:	9603      	str	r6, [sp, #12]
 80106ec:	9601      	str	r6, [sp, #4]
 80106ee:	4633      	mov	r3, r6
 80106f0:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80106f4:	4957      	ldr	r1, [pc, #348]	; (8010854 <_tzset_unlocked_r+0x2f8>)
 80106f6:	4620      	mov	r0, r4
 80106f8:	f003 fe7c 	bl	80143f4 <siscanf>
 80106fc:	2803      	cmp	r0, #3
 80106fe:	f47f af47 	bne.w	8010590 <_tzset_unlocked_r+0x34>
 8010702:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8010706:	1e4b      	subs	r3, r1, #1
 8010708:	2b0b      	cmp	r3, #11
 801070a:	f63f af41 	bhi.w	8010590 <_tzset_unlocked_r+0x34>
 801070e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8010712:	1e53      	subs	r3, r2, #1
 8010714:	2b04      	cmp	r3, #4
 8010716:	f63f af3b 	bhi.w	8010590 <_tzset_unlocked_r+0x34>
 801071a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801071e:	2b06      	cmp	r3, #6
 8010720:	f63f af36 	bhi.w	8010590 <_tzset_unlocked_r+0x34>
 8010724:	f887 8008 	strb.w	r8, [r7, #8]
 8010728:	60f9      	str	r1, [r7, #12]
 801072a:	613a      	str	r2, [r7, #16]
 801072c:	617b      	str	r3, [r7, #20]
 801072e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010730:	eb04 0803 	add.w	r8, r4, r3
 8010734:	2302      	movs	r3, #2
 8010736:	f8ad 301c 	strh.w	r3, [sp, #28]
 801073a:	2300      	movs	r3, #0
 801073c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8010740:	f8ad 3020 	strh.w	r3, [sp, #32]
 8010744:	930a      	str	r3, [sp, #40]	; 0x28
 8010746:	f898 3000 	ldrb.w	r3, [r8]
 801074a:	2b2f      	cmp	r3, #47	; 0x2f
 801074c:	d10b      	bne.n	8010766 <_tzset_unlocked_r+0x20a>
 801074e:	9603      	str	r6, [sp, #12]
 8010750:	f8cd a008 	str.w	sl, [sp, #8]
 8010754:	9601      	str	r6, [sp, #4]
 8010756:	f8cd b000 	str.w	fp, [sp]
 801075a:	4633      	mov	r3, r6
 801075c:	aa07      	add	r2, sp, #28
 801075e:	493e      	ldr	r1, [pc, #248]	; (8010858 <_tzset_unlocked_r+0x2fc>)
 8010760:	4640      	mov	r0, r8
 8010762:	f003 fe47 	bl	80143f4 <siscanf>
 8010766:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801076a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801076e:	213c      	movs	r1, #60	; 0x3c
 8010770:	fb01 2203 	mla	r2, r1, r3, r2
 8010774:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8010778:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801077c:	fb01 2303 	mla	r3, r1, r3, r2
 8010780:	61bb      	str	r3, [r7, #24]
 8010782:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010784:	f109 0901 	add.w	r9, r9, #1
 8010788:	f1b9 0f02 	cmp.w	r9, #2
 801078c:	4444      	add	r4, r8
 801078e:	f107 071c 	add.w	r7, r7, #28
 8010792:	d19c      	bne.n	80106ce <_tzset_unlocked_r+0x172>
 8010794:	6868      	ldr	r0, [r5, #4]
 8010796:	f7ff fe27 	bl	80103e8 <__tzcalc_limits>
 801079a:	4b27      	ldr	r3, [pc, #156]	; (8010838 <_tzset_unlocked_r+0x2dc>)
 801079c:	6a2a      	ldr	r2, [r5, #32]
 801079e:	601a      	str	r2, [r3, #0]
 80107a0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80107a2:	1a9b      	subs	r3, r3, r2
 80107a4:	4a26      	ldr	r2, [pc, #152]	; (8010840 <_tzset_unlocked_r+0x2e4>)
 80107a6:	bf18      	it	ne
 80107a8:	2301      	movne	r3, #1
 80107aa:	6013      	str	r3, [r2, #0]
 80107ac:	e6f0      	b.n	8010590 <_tzset_unlocked_r+0x34>
 80107ae:	2b2b      	cmp	r3, #43	; 0x2b
 80107b0:	bf08      	it	eq
 80107b2:	3401      	addeq	r4, #1
 80107b4:	2701      	movs	r7, #1
 80107b6:	e76b      	b.n	8010690 <_tzset_unlocked_r+0x134>
 80107b8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80107bc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80107c0:	213c      	movs	r1, #60	; 0x3c
 80107c2:	fb01 2203 	mla	r2, r1, r3, r2
 80107c6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80107ca:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80107ce:	fb01 2303 	mla	r3, r1, r3, r2
 80107d2:	435f      	muls	r7, r3
 80107d4:	63ef      	str	r7, [r5, #60]	; 0x3c
 80107d6:	e775      	b.n	80106c4 <_tzset_unlocked_r+0x168>
 80107d8:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80107dc:	bf06      	itte	eq
 80107de:	3401      	addeq	r4, #1
 80107e0:	4643      	moveq	r3, r8
 80107e2:	2344      	movne	r3, #68	; 0x44
 80107e4:	220a      	movs	r2, #10
 80107e6:	a90b      	add	r1, sp, #44	; 0x2c
 80107e8:	4620      	mov	r0, r4
 80107ea:	9305      	str	r3, [sp, #20]
 80107ec:	f003 ff1a 	bl	8014624 <strtoul>
 80107f0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80107f4:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80107f8:	4544      	cmp	r4, r8
 80107fa:	9b05      	ldr	r3, [sp, #20]
 80107fc:	d114      	bne.n	8010828 <_tzset_unlocked_r+0x2cc>
 80107fe:	234d      	movs	r3, #77	; 0x4d
 8010800:	f1b9 0f00 	cmp.w	r9, #0
 8010804:	d107      	bne.n	8010816 <_tzset_unlocked_r+0x2ba>
 8010806:	722b      	strb	r3, [r5, #8]
 8010808:	2303      	movs	r3, #3
 801080a:	60eb      	str	r3, [r5, #12]
 801080c:	2302      	movs	r3, #2
 801080e:	612b      	str	r3, [r5, #16]
 8010810:	f8c5 9014 	str.w	r9, [r5, #20]
 8010814:	e78e      	b.n	8010734 <_tzset_unlocked_r+0x1d8>
 8010816:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 801081a:	230b      	movs	r3, #11
 801081c:	62ab      	str	r3, [r5, #40]	; 0x28
 801081e:	2301      	movs	r3, #1
 8010820:	62eb      	str	r3, [r5, #44]	; 0x2c
 8010822:	2300      	movs	r3, #0
 8010824:	632b      	str	r3, [r5, #48]	; 0x30
 8010826:	e785      	b.n	8010734 <_tzset_unlocked_r+0x1d8>
 8010828:	b280      	uxth	r0, r0
 801082a:	723b      	strb	r3, [r7, #8]
 801082c:	6178      	str	r0, [r7, #20]
 801082e:	e781      	b.n	8010734 <_tzset_unlocked_r+0x1d8>
 8010830:	08016074 	.word	0x08016074
 8010834:	20000970 	.word	0x20000970
 8010838:	20000978 	.word	0x20000978
 801083c:	08016077 	.word	0x08016077
 8010840:	20000974 	.word	0x20000974
 8010844:	20000518 	.word	0x20000518
 8010848:	20000963 	.word	0x20000963
 801084c:	0801607b 	.word	0x0801607b
 8010850:	0801609e 	.word	0x0801609e
 8010854:	0801608a 	.word	0x0801608a
 8010858:	0801609d 	.word	0x0801609d
 801085c:	20000958 	.word	0x20000958

08010860 <_vfprintf_r>:
 8010860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010864:	b0bf      	sub	sp, #252	; 0xfc
 8010866:	460d      	mov	r5, r1
 8010868:	4616      	mov	r6, r2
 801086a:	461c      	mov	r4, r3
 801086c:	461f      	mov	r7, r3
 801086e:	4681      	mov	r9, r0
 8010870:	f002 ffac 	bl	80137cc <_localeconv_r>
 8010874:	6803      	ldr	r3, [r0, #0]
 8010876:	9311      	str	r3, [sp, #68]	; 0x44
 8010878:	4618      	mov	r0, r3
 801087a:	f7ef fcb3 	bl	80001e4 <strlen>
 801087e:	900b      	str	r0, [sp, #44]	; 0x2c
 8010880:	f1b9 0f00 	cmp.w	r9, #0
 8010884:	d005      	beq.n	8010892 <_vfprintf_r+0x32>
 8010886:	f8d9 3018 	ldr.w	r3, [r9, #24]
 801088a:	b913      	cbnz	r3, 8010892 <_vfprintf_r+0x32>
 801088c:	4648      	mov	r0, r9
 801088e:	f002 f867 	bl	8012960 <__sinit>
 8010892:	4b90      	ldr	r3, [pc, #576]	; (8010ad4 <_vfprintf_r+0x274>)
 8010894:	429d      	cmp	r5, r3
 8010896:	d12c      	bne.n	80108f2 <_vfprintf_r+0x92>
 8010898:	f8d9 5004 	ldr.w	r5, [r9, #4]
 801089c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801089e:	07d8      	lsls	r0, r3, #31
 80108a0:	d405      	bmi.n	80108ae <_vfprintf_r+0x4e>
 80108a2:	89ab      	ldrh	r3, [r5, #12]
 80108a4:	0599      	lsls	r1, r3, #22
 80108a6:	d402      	bmi.n	80108ae <_vfprintf_r+0x4e>
 80108a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80108aa:	f002 ffa0 	bl	80137ee <__retarget_lock_acquire_recursive>
 80108ae:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80108b2:	049a      	lsls	r2, r3, #18
 80108b4:	d406      	bmi.n	80108c4 <_vfprintf_r+0x64>
 80108b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80108ba:	81ab      	strh	r3, [r5, #12]
 80108bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80108be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80108c2:	666b      	str	r3, [r5, #100]	; 0x64
 80108c4:	89ab      	ldrh	r3, [r5, #12]
 80108c6:	071b      	lsls	r3, r3, #28
 80108c8:	d501      	bpl.n	80108ce <_vfprintf_r+0x6e>
 80108ca:	692b      	ldr	r3, [r5, #16]
 80108cc:	b9eb      	cbnz	r3, 801090a <_vfprintf_r+0xaa>
 80108ce:	4629      	mov	r1, r5
 80108d0:	4648      	mov	r0, r9
 80108d2:	f001 f83d 	bl	8011950 <__swsetup_r>
 80108d6:	b1c0      	cbz	r0, 801090a <_vfprintf_r+0xaa>
 80108d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80108da:	07d8      	lsls	r0, r3, #31
 80108dc:	d405      	bmi.n	80108ea <_vfprintf_r+0x8a>
 80108de:	89ab      	ldrh	r3, [r5, #12]
 80108e0:	0599      	lsls	r1, r3, #22
 80108e2:	d402      	bmi.n	80108ea <_vfprintf_r+0x8a>
 80108e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80108e6:	f002 ff84 	bl	80137f2 <__retarget_lock_release_recursive>
 80108ea:	f04f 33ff 	mov.w	r3, #4294967295
 80108ee:	930c      	str	r3, [sp, #48]	; 0x30
 80108f0:	e023      	b.n	801093a <_vfprintf_r+0xda>
 80108f2:	4b79      	ldr	r3, [pc, #484]	; (8010ad8 <_vfprintf_r+0x278>)
 80108f4:	429d      	cmp	r5, r3
 80108f6:	d102      	bne.n	80108fe <_vfprintf_r+0x9e>
 80108f8:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80108fc:	e7ce      	b.n	801089c <_vfprintf_r+0x3c>
 80108fe:	4b77      	ldr	r3, [pc, #476]	; (8010adc <_vfprintf_r+0x27c>)
 8010900:	429d      	cmp	r5, r3
 8010902:	bf08      	it	eq
 8010904:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8010908:	e7c8      	b.n	801089c <_vfprintf_r+0x3c>
 801090a:	89ab      	ldrh	r3, [r5, #12]
 801090c:	f003 021a 	and.w	r2, r3, #26
 8010910:	2a0a      	cmp	r2, #10
 8010912:	d116      	bne.n	8010942 <_vfprintf_r+0xe2>
 8010914:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8010918:	2a00      	cmp	r2, #0
 801091a:	db12      	blt.n	8010942 <_vfprintf_r+0xe2>
 801091c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 801091e:	07d2      	lsls	r2, r2, #31
 8010920:	d404      	bmi.n	801092c <_vfprintf_r+0xcc>
 8010922:	059f      	lsls	r7, r3, #22
 8010924:	d402      	bmi.n	801092c <_vfprintf_r+0xcc>
 8010926:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010928:	f002 ff63 	bl	80137f2 <__retarget_lock_release_recursive>
 801092c:	4623      	mov	r3, r4
 801092e:	4632      	mov	r2, r6
 8010930:	4629      	mov	r1, r5
 8010932:	4648      	mov	r0, r9
 8010934:	f000 ffcc 	bl	80118d0 <__sbprintf>
 8010938:	900c      	str	r0, [sp, #48]	; 0x30
 801093a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801093c:	b03f      	add	sp, #252	; 0xfc
 801093e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010942:	2300      	movs	r3, #0
 8010944:	ac2e      	add	r4, sp, #184	; 0xb8
 8010946:	9421      	str	r4, [sp, #132]	; 0x84
 8010948:	9323      	str	r3, [sp, #140]	; 0x8c
 801094a:	9322      	str	r3, [sp, #136]	; 0x88
 801094c:	9609      	str	r6, [sp, #36]	; 0x24
 801094e:	9307      	str	r3, [sp, #28]
 8010950:	930e      	str	r3, [sp, #56]	; 0x38
 8010952:	930f      	str	r3, [sp, #60]	; 0x3c
 8010954:	9315      	str	r3, [sp, #84]	; 0x54
 8010956:	9314      	str	r3, [sp, #80]	; 0x50
 8010958:	930c      	str	r3, [sp, #48]	; 0x30
 801095a:	9312      	str	r3, [sp, #72]	; 0x48
 801095c:	9313      	str	r3, [sp, #76]	; 0x4c
 801095e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8010960:	4633      	mov	r3, r6
 8010962:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010966:	b112      	cbz	r2, 801096e <_vfprintf_r+0x10e>
 8010968:	2a25      	cmp	r2, #37	; 0x25
 801096a:	f040 8084 	bne.w	8010a76 <_vfprintf_r+0x216>
 801096e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010970:	ebb6 0803 	subs.w	r8, r6, r3
 8010974:	d00d      	beq.n	8010992 <_vfprintf_r+0x132>
 8010976:	e884 0108 	stmia.w	r4, {r3, r8}
 801097a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801097c:	4443      	add	r3, r8
 801097e:	9323      	str	r3, [sp, #140]	; 0x8c
 8010980:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010982:	3301      	adds	r3, #1
 8010984:	2b07      	cmp	r3, #7
 8010986:	9322      	str	r3, [sp, #136]	; 0x88
 8010988:	dc77      	bgt.n	8010a7a <_vfprintf_r+0x21a>
 801098a:	3408      	adds	r4, #8
 801098c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801098e:	4443      	add	r3, r8
 8010990:	930c      	str	r3, [sp, #48]	; 0x30
 8010992:	7833      	ldrb	r3, [r6, #0]
 8010994:	2b00      	cmp	r3, #0
 8010996:	f000 8741 	beq.w	801181c <_vfprintf_r+0xfbc>
 801099a:	2300      	movs	r3, #0
 801099c:	3601      	adds	r6, #1
 801099e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80109a2:	461a      	mov	r2, r3
 80109a4:	f04f 3bff 	mov.w	fp, #4294967295
 80109a8:	930d      	str	r3, [sp, #52]	; 0x34
 80109aa:	469a      	mov	sl, r3
 80109ac:	200a      	movs	r0, #10
 80109ae:	1c71      	adds	r1, r6, #1
 80109b0:	9109      	str	r1, [sp, #36]	; 0x24
 80109b2:	7831      	ldrb	r1, [r6, #0]
 80109b4:	9106      	str	r1, [sp, #24]
 80109b6:	9906      	ldr	r1, [sp, #24]
 80109b8:	3920      	subs	r1, #32
 80109ba:	2958      	cmp	r1, #88	; 0x58
 80109bc:	f200 8426 	bhi.w	801120c <_vfprintf_r+0x9ac>
 80109c0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80109c4:	042400b0 	.word	0x042400b0
 80109c8:	00b50424 	.word	0x00b50424
 80109cc:	04240424 	.word	0x04240424
 80109d0:	04240424 	.word	0x04240424
 80109d4:	04240424 	.word	0x04240424
 80109d8:	006500b8 	.word	0x006500b8
 80109dc:	00c10424 	.word	0x00c10424
 80109e0:	042400c4 	.word	0x042400c4
 80109e4:	00e400e1 	.word	0x00e400e1
 80109e8:	00e400e4 	.word	0x00e400e4
 80109ec:	00e400e4 	.word	0x00e400e4
 80109f0:	00e400e4 	.word	0x00e400e4
 80109f4:	00e400e4 	.word	0x00e400e4
 80109f8:	04240424 	.word	0x04240424
 80109fc:	04240424 	.word	0x04240424
 8010a00:	04240424 	.word	0x04240424
 8010a04:	04240424 	.word	0x04240424
 8010a08:	04240424 	.word	0x04240424
 8010a0c:	012e0118 	.word	0x012e0118
 8010a10:	012e0424 	.word	0x012e0424
 8010a14:	04240424 	.word	0x04240424
 8010a18:	04240424 	.word	0x04240424
 8010a1c:	042400f7 	.word	0x042400f7
 8010a20:	034b0424 	.word	0x034b0424
 8010a24:	04240424 	.word	0x04240424
 8010a28:	04240424 	.word	0x04240424
 8010a2c:	03b20424 	.word	0x03b20424
 8010a30:	04240424 	.word	0x04240424
 8010a34:	0424008e 	.word	0x0424008e
 8010a38:	04240424 	.word	0x04240424
 8010a3c:	04240424 	.word	0x04240424
 8010a40:	04240424 	.word	0x04240424
 8010a44:	04240424 	.word	0x04240424
 8010a48:	010a0424 	.word	0x010a0424
 8010a4c:	012e006b 	.word	0x012e006b
 8010a50:	012e012e 	.word	0x012e012e
 8010a54:	006b00fa 	.word	0x006b00fa
 8010a58:	04240424 	.word	0x04240424
 8010a5c:	042400fd 	.word	0x042400fd
 8010a60:	034d032b 	.word	0x034d032b
 8010a64:	01040381 	.word	0x01040381
 8010a68:	03920424 	.word	0x03920424
 8010a6c:	03b40424 	.word	0x03b40424
 8010a70:	04240424 	.word	0x04240424
 8010a74:	03ce      	.short	0x03ce
 8010a76:	461e      	mov	r6, r3
 8010a78:	e772      	b.n	8010960 <_vfprintf_r+0x100>
 8010a7a:	aa21      	add	r2, sp, #132	; 0x84
 8010a7c:	4629      	mov	r1, r5
 8010a7e:	4648      	mov	r0, r9
 8010a80:	f004 fabb 	bl	8014ffa <__sprint_r>
 8010a84:	2800      	cmp	r0, #0
 8010a86:	f040 86a5 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8010a8a:	ac2e      	add	r4, sp, #184	; 0xb8
 8010a8c:	e77e      	b.n	801098c <_vfprintf_r+0x12c>
 8010a8e:	2301      	movs	r3, #1
 8010a90:	222b      	movs	r2, #43	; 0x2b
 8010a92:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8010a94:	e78b      	b.n	80109ae <_vfprintf_r+0x14e>
 8010a96:	460f      	mov	r7, r1
 8010a98:	e7fb      	b.n	8010a92 <_vfprintf_r+0x232>
 8010a9a:	b10b      	cbz	r3, 8010aa0 <_vfprintf_r+0x240>
 8010a9c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010aa0:	f01a 0f20 	tst.w	sl, #32
 8010aa4:	f000 80ac 	beq.w	8010c00 <_vfprintf_r+0x3a0>
 8010aa8:	3707      	adds	r7, #7
 8010aaa:	f027 0707 	bic.w	r7, r7, #7
 8010aae:	f107 0308 	add.w	r3, r7, #8
 8010ab2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010ab6:	9308      	str	r3, [sp, #32]
 8010ab8:	2e00      	cmp	r6, #0
 8010aba:	f177 0300 	sbcs.w	r3, r7, #0
 8010abe:	da06      	bge.n	8010ace <_vfprintf_r+0x26e>
 8010ac0:	4276      	negs	r6, r6
 8010ac2:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8010ac6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8010aca:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010ace:	2301      	movs	r3, #1
 8010ad0:	e2d4      	b.n	801107c <_vfprintf_r+0x81c>
 8010ad2:	bf00      	nop
 8010ad4:	08016100 	.word	0x08016100
 8010ad8:	08016120 	.word	0x08016120
 8010adc:	080160e0 	.word	0x080160e0
 8010ae0:	b10b      	cbz	r3, 8010ae6 <_vfprintf_r+0x286>
 8010ae2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010ae6:	4ba3      	ldr	r3, [pc, #652]	; (8010d74 <_vfprintf_r+0x514>)
 8010ae8:	9315      	str	r3, [sp, #84]	; 0x54
 8010aea:	f01a 0f20 	tst.w	sl, #32
 8010aee:	f000 833c 	beq.w	801116a <_vfprintf_r+0x90a>
 8010af2:	3707      	adds	r7, #7
 8010af4:	f027 0707 	bic.w	r7, r7, #7
 8010af8:	f107 0308 	add.w	r3, r7, #8
 8010afc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010b00:	9308      	str	r3, [sp, #32]
 8010b02:	f01a 0f01 	tst.w	sl, #1
 8010b06:	d00b      	beq.n	8010b20 <_vfprintf_r+0x2c0>
 8010b08:	ea56 0307 	orrs.w	r3, r6, r7
 8010b0c:	d008      	beq.n	8010b20 <_vfprintf_r+0x2c0>
 8010b0e:	2330      	movs	r3, #48	; 0x30
 8010b10:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8010b14:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8010b18:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8010b1c:	f04a 0a02 	orr.w	sl, sl, #2
 8010b20:	2302      	movs	r3, #2
 8010b22:	e2a8      	b.n	8011076 <_vfprintf_r+0x816>
 8010b24:	2a00      	cmp	r2, #0
 8010b26:	d1b4      	bne.n	8010a92 <_vfprintf_r+0x232>
 8010b28:	2301      	movs	r3, #1
 8010b2a:	2220      	movs	r2, #32
 8010b2c:	e7b1      	b.n	8010a92 <_vfprintf_r+0x232>
 8010b2e:	f04a 0a01 	orr.w	sl, sl, #1
 8010b32:	e7ae      	b.n	8010a92 <_vfprintf_r+0x232>
 8010b34:	683e      	ldr	r6, [r7, #0]
 8010b36:	960d      	str	r6, [sp, #52]	; 0x34
 8010b38:	2e00      	cmp	r6, #0
 8010b3a:	f107 0104 	add.w	r1, r7, #4
 8010b3e:	daaa      	bge.n	8010a96 <_vfprintf_r+0x236>
 8010b40:	4276      	negs	r6, r6
 8010b42:	960d      	str	r6, [sp, #52]	; 0x34
 8010b44:	460f      	mov	r7, r1
 8010b46:	f04a 0a04 	orr.w	sl, sl, #4
 8010b4a:	e7a2      	b.n	8010a92 <_vfprintf_r+0x232>
 8010b4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010b4e:	1c4e      	adds	r6, r1, #1
 8010b50:	7809      	ldrb	r1, [r1, #0]
 8010b52:	9106      	str	r1, [sp, #24]
 8010b54:	292a      	cmp	r1, #42	; 0x2a
 8010b56:	d010      	beq.n	8010b7a <_vfprintf_r+0x31a>
 8010b58:	f04f 0b00 	mov.w	fp, #0
 8010b5c:	9609      	str	r6, [sp, #36]	; 0x24
 8010b5e:	9906      	ldr	r1, [sp, #24]
 8010b60:	3930      	subs	r1, #48	; 0x30
 8010b62:	2909      	cmp	r1, #9
 8010b64:	f63f af27 	bhi.w	80109b6 <_vfprintf_r+0x156>
 8010b68:	fb00 1b0b 	mla	fp, r0, fp, r1
 8010b6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010b6e:	460e      	mov	r6, r1
 8010b70:	f816 1b01 	ldrb.w	r1, [r6], #1
 8010b74:	9106      	str	r1, [sp, #24]
 8010b76:	9609      	str	r6, [sp, #36]	; 0x24
 8010b78:	e7f1      	b.n	8010b5e <_vfprintf_r+0x2fe>
 8010b7a:	6839      	ldr	r1, [r7, #0]
 8010b7c:	9609      	str	r6, [sp, #36]	; 0x24
 8010b7e:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8010b82:	3704      	adds	r7, #4
 8010b84:	e785      	b.n	8010a92 <_vfprintf_r+0x232>
 8010b86:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8010b8a:	e782      	b.n	8010a92 <_vfprintf_r+0x232>
 8010b8c:	2100      	movs	r1, #0
 8010b8e:	910d      	str	r1, [sp, #52]	; 0x34
 8010b90:	9906      	ldr	r1, [sp, #24]
 8010b92:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8010b94:	3930      	subs	r1, #48	; 0x30
 8010b96:	fb00 1106 	mla	r1, r0, r6, r1
 8010b9a:	910d      	str	r1, [sp, #52]	; 0x34
 8010b9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010b9e:	460e      	mov	r6, r1
 8010ba0:	f816 1b01 	ldrb.w	r1, [r6], #1
 8010ba4:	9106      	str	r1, [sp, #24]
 8010ba6:	9906      	ldr	r1, [sp, #24]
 8010ba8:	9609      	str	r6, [sp, #36]	; 0x24
 8010baa:	3930      	subs	r1, #48	; 0x30
 8010bac:	2909      	cmp	r1, #9
 8010bae:	d9ef      	bls.n	8010b90 <_vfprintf_r+0x330>
 8010bb0:	e701      	b.n	80109b6 <_vfprintf_r+0x156>
 8010bb2:	f04a 0a08 	orr.w	sl, sl, #8
 8010bb6:	e76c      	b.n	8010a92 <_vfprintf_r+0x232>
 8010bb8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8010bbc:	e769      	b.n	8010a92 <_vfprintf_r+0x232>
 8010bbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010bc0:	7809      	ldrb	r1, [r1, #0]
 8010bc2:	296c      	cmp	r1, #108	; 0x6c
 8010bc4:	d105      	bne.n	8010bd2 <_vfprintf_r+0x372>
 8010bc6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010bc8:	3101      	adds	r1, #1
 8010bca:	9109      	str	r1, [sp, #36]	; 0x24
 8010bcc:	f04a 0a20 	orr.w	sl, sl, #32
 8010bd0:	e75f      	b.n	8010a92 <_vfprintf_r+0x232>
 8010bd2:	f04a 0a10 	orr.w	sl, sl, #16
 8010bd6:	e75c      	b.n	8010a92 <_vfprintf_r+0x232>
 8010bd8:	1d3b      	adds	r3, r7, #4
 8010bda:	9308      	str	r3, [sp, #32]
 8010bdc:	2600      	movs	r6, #0
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8010be4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8010be8:	f04f 0b01 	mov.w	fp, #1
 8010bec:	960a      	str	r6, [sp, #40]	; 0x28
 8010bee:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8010bf2:	e11f      	b.n	8010e34 <_vfprintf_r+0x5d4>
 8010bf4:	b10b      	cbz	r3, 8010bfa <_vfprintf_r+0x39a>
 8010bf6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010bfa:	f04a 0a10 	orr.w	sl, sl, #16
 8010bfe:	e74f      	b.n	8010aa0 <_vfprintf_r+0x240>
 8010c00:	f01a 0f10 	tst.w	sl, #16
 8010c04:	f107 0304 	add.w	r3, r7, #4
 8010c08:	d003      	beq.n	8010c12 <_vfprintf_r+0x3b2>
 8010c0a:	683e      	ldr	r6, [r7, #0]
 8010c0c:	9308      	str	r3, [sp, #32]
 8010c0e:	17f7      	asrs	r7, r6, #31
 8010c10:	e752      	b.n	8010ab8 <_vfprintf_r+0x258>
 8010c12:	683e      	ldr	r6, [r7, #0]
 8010c14:	9308      	str	r3, [sp, #32]
 8010c16:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8010c1a:	bf18      	it	ne
 8010c1c:	b236      	sxthne	r6, r6
 8010c1e:	e7f6      	b.n	8010c0e <_vfprintf_r+0x3ae>
 8010c20:	b10b      	cbz	r3, 8010c26 <_vfprintf_r+0x3c6>
 8010c22:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010c26:	3707      	adds	r7, #7
 8010c28:	f027 0707 	bic.w	r7, r7, #7
 8010c2c:	f107 0308 	add.w	r3, r7, #8
 8010c30:	9308      	str	r3, [sp, #32]
 8010c32:	683b      	ldr	r3, [r7, #0]
 8010c34:	930e      	str	r3, [sp, #56]	; 0x38
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c3c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8010c3e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8010c42:	f04f 32ff 	mov.w	r2, #4294967295
 8010c46:	4b4c      	ldr	r3, [pc, #304]	; (8010d78 <_vfprintf_r+0x518>)
 8010c48:	4638      	mov	r0, r7
 8010c4a:	4631      	mov	r1, r6
 8010c4c:	f7ef ff7a 	bl	8000b44 <__aeabi_dcmpun>
 8010c50:	2800      	cmp	r0, #0
 8010c52:	f040 85f0 	bne.w	8011836 <_vfprintf_r+0xfd6>
 8010c56:	f04f 32ff 	mov.w	r2, #4294967295
 8010c5a:	4b47      	ldr	r3, [pc, #284]	; (8010d78 <_vfprintf_r+0x518>)
 8010c5c:	4638      	mov	r0, r7
 8010c5e:	4631      	mov	r1, r6
 8010c60:	f7ef ff52 	bl	8000b08 <__aeabi_dcmple>
 8010c64:	2800      	cmp	r0, #0
 8010c66:	f040 85e6 	bne.w	8011836 <_vfprintf_r+0xfd6>
 8010c6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010c6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010c6e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8010c70:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010c72:	f7ef ff3f 	bl	8000af4 <__aeabi_dcmplt>
 8010c76:	b110      	cbz	r0, 8010c7e <_vfprintf_r+0x41e>
 8010c78:	232d      	movs	r3, #45	; 0x2d
 8010c7a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010c7e:	4b3f      	ldr	r3, [pc, #252]	; (8010d7c <_vfprintf_r+0x51c>)
 8010c80:	4a3f      	ldr	r2, [pc, #252]	; (8010d80 <_vfprintf_r+0x520>)
 8010c82:	9906      	ldr	r1, [sp, #24]
 8010c84:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8010c88:	2947      	cmp	r1, #71	; 0x47
 8010c8a:	bfcc      	ite	gt
 8010c8c:	4690      	movgt	r8, r2
 8010c8e:	4698      	movle	r8, r3
 8010c90:	f04f 0b03 	mov.w	fp, #3
 8010c94:	2600      	movs	r6, #0
 8010c96:	960a      	str	r6, [sp, #40]	; 0x28
 8010c98:	e0cc      	b.n	8010e34 <_vfprintf_r+0x5d4>
 8010c9a:	f1bb 3fff 	cmp.w	fp, #4294967295
 8010c9e:	d026      	beq.n	8010cee <_vfprintf_r+0x48e>
 8010ca0:	9b06      	ldr	r3, [sp, #24]
 8010ca2:	f023 0320 	bic.w	r3, r3, #32
 8010ca6:	2b47      	cmp	r3, #71	; 0x47
 8010ca8:	d104      	bne.n	8010cb4 <_vfprintf_r+0x454>
 8010caa:	f1bb 0f00 	cmp.w	fp, #0
 8010cae:	bf08      	it	eq
 8010cb0:	f04f 0b01 	moveq.w	fp, #1
 8010cb4:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8010cb8:	9317      	str	r3, [sp, #92]	; 0x5c
 8010cba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010cbc:	1e1f      	subs	r7, r3, #0
 8010cbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010cc0:	930a      	str	r3, [sp, #40]	; 0x28
 8010cc2:	bfbd      	ittte	lt
 8010cc4:	463b      	movlt	r3, r7
 8010cc6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8010cca:	9310      	strlt	r3, [sp, #64]	; 0x40
 8010ccc:	2300      	movge	r3, #0
 8010cce:	bfb8      	it	lt
 8010cd0:	232d      	movlt	r3, #45	; 0x2d
 8010cd2:	9316      	str	r3, [sp, #88]	; 0x58
 8010cd4:	9b06      	ldr	r3, [sp, #24]
 8010cd6:	bfa8      	it	ge
 8010cd8:	9710      	strge	r7, [sp, #64]	; 0x40
 8010cda:	f023 0720 	bic.w	r7, r3, #32
 8010cde:	2f46      	cmp	r7, #70	; 0x46
 8010ce0:	d008      	beq.n	8010cf4 <_vfprintf_r+0x494>
 8010ce2:	2f45      	cmp	r7, #69	; 0x45
 8010ce4:	d143      	bne.n	8010d6e <_vfprintf_r+0x50e>
 8010ce6:	f10b 0601 	add.w	r6, fp, #1
 8010cea:	2302      	movs	r3, #2
 8010cec:	e004      	b.n	8010cf8 <_vfprintf_r+0x498>
 8010cee:	f04f 0b06 	mov.w	fp, #6
 8010cf2:	e7df      	b.n	8010cb4 <_vfprintf_r+0x454>
 8010cf4:	465e      	mov	r6, fp
 8010cf6:	2303      	movs	r3, #3
 8010cf8:	aa1f      	add	r2, sp, #124	; 0x7c
 8010cfa:	9204      	str	r2, [sp, #16]
 8010cfc:	aa1c      	add	r2, sp, #112	; 0x70
 8010cfe:	9203      	str	r2, [sp, #12]
 8010d00:	aa1b      	add	r2, sp, #108	; 0x6c
 8010d02:	9202      	str	r2, [sp, #8]
 8010d04:	e88d 0048 	stmia.w	sp, {r3, r6}
 8010d08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010d0c:	4648      	mov	r0, r9
 8010d0e:	f000 ff2f 	bl	8011b70 <_dtoa_r>
 8010d12:	2f47      	cmp	r7, #71	; 0x47
 8010d14:	4680      	mov	r8, r0
 8010d16:	d103      	bne.n	8010d20 <_vfprintf_r+0x4c0>
 8010d18:	f01a 0f01 	tst.w	sl, #1
 8010d1c:	f000 8598 	beq.w	8011850 <_vfprintf_r+0xff0>
 8010d20:	eb08 0306 	add.w	r3, r8, r6
 8010d24:	2f46      	cmp	r7, #70	; 0x46
 8010d26:	9307      	str	r3, [sp, #28]
 8010d28:	d111      	bne.n	8010d4e <_vfprintf_r+0x4ee>
 8010d2a:	f898 3000 	ldrb.w	r3, [r8]
 8010d2e:	2b30      	cmp	r3, #48	; 0x30
 8010d30:	d109      	bne.n	8010d46 <_vfprintf_r+0x4e6>
 8010d32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d36:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010d38:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010d3a:	f7ef fed1 	bl	8000ae0 <__aeabi_dcmpeq>
 8010d3e:	b910      	cbnz	r0, 8010d46 <_vfprintf_r+0x4e6>
 8010d40:	f1c6 0601 	rsb	r6, r6, #1
 8010d44:	961b      	str	r6, [sp, #108]	; 0x6c
 8010d46:	9a07      	ldr	r2, [sp, #28]
 8010d48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010d4a:	441a      	add	r2, r3
 8010d4c:	9207      	str	r2, [sp, #28]
 8010d4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010d50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d52:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010d54:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010d56:	f7ef fec3 	bl	8000ae0 <__aeabi_dcmpeq>
 8010d5a:	b998      	cbnz	r0, 8010d84 <_vfprintf_r+0x524>
 8010d5c:	2230      	movs	r2, #48	; 0x30
 8010d5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010d60:	9907      	ldr	r1, [sp, #28]
 8010d62:	4299      	cmp	r1, r3
 8010d64:	d910      	bls.n	8010d88 <_vfprintf_r+0x528>
 8010d66:	1c59      	adds	r1, r3, #1
 8010d68:	911f      	str	r1, [sp, #124]	; 0x7c
 8010d6a:	701a      	strb	r2, [r3, #0]
 8010d6c:	e7f7      	b.n	8010d5e <_vfprintf_r+0x4fe>
 8010d6e:	465e      	mov	r6, fp
 8010d70:	e7bb      	b.n	8010cea <_vfprintf_r+0x48a>
 8010d72:	bf00      	nop
 8010d74:	08016030 	.word	0x08016030
 8010d78:	7fefffff 	.word	0x7fefffff
 8010d7c:	08016020 	.word	0x08016020
 8010d80:	08016024 	.word	0x08016024
 8010d84:	9b07      	ldr	r3, [sp, #28]
 8010d86:	931f      	str	r3, [sp, #124]	; 0x7c
 8010d88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010d8a:	2f47      	cmp	r7, #71	; 0x47
 8010d8c:	eba3 0308 	sub.w	r3, r3, r8
 8010d90:	9307      	str	r3, [sp, #28]
 8010d92:	f040 80fb 	bne.w	8010f8c <_vfprintf_r+0x72c>
 8010d96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010d98:	1cde      	adds	r6, r3, #3
 8010d9a:	db02      	blt.n	8010da2 <_vfprintf_r+0x542>
 8010d9c:	459b      	cmp	fp, r3
 8010d9e:	f280 8124 	bge.w	8010fea <_vfprintf_r+0x78a>
 8010da2:	9b06      	ldr	r3, [sp, #24]
 8010da4:	3b02      	subs	r3, #2
 8010da6:	9306      	str	r3, [sp, #24]
 8010da8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010daa:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8010dae:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8010db2:	1e53      	subs	r3, r2, #1
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	931b      	str	r3, [sp, #108]	; 0x6c
 8010db8:	bfb6      	itet	lt
 8010dba:	f1c2 0301 	rsblt	r3, r2, #1
 8010dbe:	222b      	movge	r2, #43	; 0x2b
 8010dc0:	222d      	movlt	r2, #45	; 0x2d
 8010dc2:	2b09      	cmp	r3, #9
 8010dc4:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8010dc8:	f340 80fe 	ble.w	8010fc8 <_vfprintf_r+0x768>
 8010dcc:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8010dd0:	260a      	movs	r6, #10
 8010dd2:	fb93 f0f6 	sdiv	r0, r3, r6
 8010dd6:	fb06 3310 	mls	r3, r6, r0, r3
 8010dda:	3330      	adds	r3, #48	; 0x30
 8010ddc:	2809      	cmp	r0, #9
 8010dde:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010de2:	f102 31ff 	add.w	r1, r2, #4294967295
 8010de6:	4603      	mov	r3, r0
 8010de8:	f300 80e7 	bgt.w	8010fba <_vfprintf_r+0x75a>
 8010dec:	3330      	adds	r3, #48	; 0x30
 8010dee:	f801 3c01 	strb.w	r3, [r1, #-1]
 8010df2:	3a02      	subs	r2, #2
 8010df4:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8010df8:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8010dfc:	4282      	cmp	r2, r0
 8010dfe:	4619      	mov	r1, r3
 8010e00:	f0c0 80dd 	bcc.w	8010fbe <_vfprintf_r+0x75e>
 8010e04:	9a07      	ldr	r2, [sp, #28]
 8010e06:	ab1d      	add	r3, sp, #116	; 0x74
 8010e08:	1acb      	subs	r3, r1, r3
 8010e0a:	2a01      	cmp	r2, #1
 8010e0c:	9314      	str	r3, [sp, #80]	; 0x50
 8010e0e:	eb03 0b02 	add.w	fp, r3, r2
 8010e12:	dc03      	bgt.n	8010e1c <_vfprintf_r+0x5bc>
 8010e14:	f01a 0301 	ands.w	r3, sl, #1
 8010e18:	930a      	str	r3, [sp, #40]	; 0x28
 8010e1a:	d003      	beq.n	8010e24 <_vfprintf_r+0x5c4>
 8010e1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e1e:	449b      	add	fp, r3
 8010e20:	2300      	movs	r3, #0
 8010e22:	930a      	str	r3, [sp, #40]	; 0x28
 8010e24:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010e26:	b113      	cbz	r3, 8010e2e <_vfprintf_r+0x5ce>
 8010e28:	232d      	movs	r3, #45	; 0x2d
 8010e2a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010e2e:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8010e32:	2600      	movs	r6, #0
 8010e34:	455e      	cmp	r6, fp
 8010e36:	4633      	mov	r3, r6
 8010e38:	bfb8      	it	lt
 8010e3a:	465b      	movlt	r3, fp
 8010e3c:	9310      	str	r3, [sp, #64]	; 0x40
 8010e3e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8010e42:	b113      	cbz	r3, 8010e4a <_vfprintf_r+0x5ea>
 8010e44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010e46:	3301      	adds	r3, #1
 8010e48:	9310      	str	r3, [sp, #64]	; 0x40
 8010e4a:	f01a 0302 	ands.w	r3, sl, #2
 8010e4e:	9316      	str	r3, [sp, #88]	; 0x58
 8010e50:	bf1e      	ittt	ne
 8010e52:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8010e54:	3302      	addne	r3, #2
 8010e56:	9310      	strne	r3, [sp, #64]	; 0x40
 8010e58:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8010e5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8010e5e:	d114      	bne.n	8010e8a <_vfprintf_r+0x62a>
 8010e60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e62:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010e64:	1a9f      	subs	r7, r3, r2
 8010e66:	2f00      	cmp	r7, #0
 8010e68:	dd0f      	ble.n	8010e8a <_vfprintf_r+0x62a>
 8010e6a:	4bac      	ldr	r3, [pc, #688]	; (801111c <_vfprintf_r+0x8bc>)
 8010e6c:	6023      	str	r3, [r4, #0]
 8010e6e:	2f10      	cmp	r7, #16
 8010e70:	f300 81de 	bgt.w	8011230 <_vfprintf_r+0x9d0>
 8010e74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e76:	6067      	str	r7, [r4, #4]
 8010e78:	441f      	add	r7, r3
 8010e7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e7c:	9723      	str	r7, [sp, #140]	; 0x8c
 8010e7e:	3301      	adds	r3, #1
 8010e80:	2b07      	cmp	r3, #7
 8010e82:	9322      	str	r3, [sp, #136]	; 0x88
 8010e84:	f300 81eb 	bgt.w	801125e <_vfprintf_r+0x9fe>
 8010e88:	3408      	adds	r4, #8
 8010e8a:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8010e8e:	b173      	cbz	r3, 8010eae <_vfprintf_r+0x64e>
 8010e90:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8010e94:	6023      	str	r3, [r4, #0]
 8010e96:	2301      	movs	r3, #1
 8010e98:	6063      	str	r3, [r4, #4]
 8010e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e9c:	3301      	adds	r3, #1
 8010e9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8010ea0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010ea2:	3301      	adds	r3, #1
 8010ea4:	2b07      	cmp	r3, #7
 8010ea6:	9322      	str	r3, [sp, #136]	; 0x88
 8010ea8:	f300 81e3 	bgt.w	8011272 <_vfprintf_r+0xa12>
 8010eac:	3408      	adds	r4, #8
 8010eae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010eb0:	b16b      	cbz	r3, 8010ece <_vfprintf_r+0x66e>
 8010eb2:	ab1a      	add	r3, sp, #104	; 0x68
 8010eb4:	6023      	str	r3, [r4, #0]
 8010eb6:	2302      	movs	r3, #2
 8010eb8:	6063      	str	r3, [r4, #4]
 8010eba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010ebc:	3302      	adds	r3, #2
 8010ebe:	9323      	str	r3, [sp, #140]	; 0x8c
 8010ec0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010ec2:	3301      	adds	r3, #1
 8010ec4:	2b07      	cmp	r3, #7
 8010ec6:	9322      	str	r3, [sp, #136]	; 0x88
 8010ec8:	f300 81dd 	bgt.w	8011286 <_vfprintf_r+0xa26>
 8010ecc:	3408      	adds	r4, #8
 8010ece:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010ed0:	2b80      	cmp	r3, #128	; 0x80
 8010ed2:	d114      	bne.n	8010efe <_vfprintf_r+0x69e>
 8010ed4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ed6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010ed8:	1a9f      	subs	r7, r3, r2
 8010eda:	2f00      	cmp	r7, #0
 8010edc:	dd0f      	ble.n	8010efe <_vfprintf_r+0x69e>
 8010ede:	4b90      	ldr	r3, [pc, #576]	; (8011120 <_vfprintf_r+0x8c0>)
 8010ee0:	6023      	str	r3, [r4, #0]
 8010ee2:	2f10      	cmp	r7, #16
 8010ee4:	f300 81d9 	bgt.w	801129a <_vfprintf_r+0xa3a>
 8010ee8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010eea:	6067      	str	r7, [r4, #4]
 8010eec:	441f      	add	r7, r3
 8010eee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010ef0:	9723      	str	r7, [sp, #140]	; 0x8c
 8010ef2:	3301      	adds	r3, #1
 8010ef4:	2b07      	cmp	r3, #7
 8010ef6:	9322      	str	r3, [sp, #136]	; 0x88
 8010ef8:	f300 81e6 	bgt.w	80112c8 <_vfprintf_r+0xa68>
 8010efc:	3408      	adds	r4, #8
 8010efe:	eba6 060b 	sub.w	r6, r6, fp
 8010f02:	2e00      	cmp	r6, #0
 8010f04:	dd0f      	ble.n	8010f26 <_vfprintf_r+0x6c6>
 8010f06:	4f86      	ldr	r7, [pc, #536]	; (8011120 <_vfprintf_r+0x8c0>)
 8010f08:	6027      	str	r7, [r4, #0]
 8010f0a:	2e10      	cmp	r6, #16
 8010f0c:	f300 81e6 	bgt.w	80112dc <_vfprintf_r+0xa7c>
 8010f10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f12:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8010f14:	6066      	str	r6, [r4, #4]
 8010f16:	3301      	adds	r3, #1
 8010f18:	4406      	add	r6, r0
 8010f1a:	2b07      	cmp	r3, #7
 8010f1c:	9623      	str	r6, [sp, #140]	; 0x8c
 8010f1e:	9322      	str	r3, [sp, #136]	; 0x88
 8010f20:	f300 81f3 	bgt.w	801130a <_vfprintf_r+0xaaa>
 8010f24:	3408      	adds	r4, #8
 8010f26:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010f2a:	f040 81f8 	bne.w	801131e <_vfprintf_r+0xabe>
 8010f2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010f30:	e884 0900 	stmia.w	r4, {r8, fp}
 8010f34:	445b      	add	r3, fp
 8010f36:	9323      	str	r3, [sp, #140]	; 0x8c
 8010f38:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f3a:	3301      	adds	r3, #1
 8010f3c:	2b07      	cmp	r3, #7
 8010f3e:	9322      	str	r3, [sp, #136]	; 0x88
 8010f40:	f340 8428 	ble.w	8011794 <_vfprintf_r+0xf34>
 8010f44:	aa21      	add	r2, sp, #132	; 0x84
 8010f46:	4629      	mov	r1, r5
 8010f48:	4648      	mov	r0, r9
 8010f4a:	f004 f856 	bl	8014ffa <__sprint_r>
 8010f4e:	2800      	cmp	r0, #0
 8010f50:	f040 8440 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8010f54:	ac2e      	add	r4, sp, #184	; 0xb8
 8010f56:	f01a 0f04 	tst.w	sl, #4
 8010f5a:	f040 841e 	bne.w	801179a <_vfprintf_r+0xf3a>
 8010f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f62:	9910      	ldr	r1, [sp, #64]	; 0x40
 8010f64:	428a      	cmp	r2, r1
 8010f66:	bfac      	ite	ge
 8010f68:	189b      	addge	r3, r3, r2
 8010f6a:	185b      	addlt	r3, r3, r1
 8010f6c:	930c      	str	r3, [sp, #48]	; 0x30
 8010f6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010f70:	b13b      	cbz	r3, 8010f82 <_vfprintf_r+0x722>
 8010f72:	aa21      	add	r2, sp, #132	; 0x84
 8010f74:	4629      	mov	r1, r5
 8010f76:	4648      	mov	r0, r9
 8010f78:	f004 f83f 	bl	8014ffa <__sprint_r>
 8010f7c:	2800      	cmp	r0, #0
 8010f7e:	f040 8429 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8010f82:	2300      	movs	r3, #0
 8010f84:	9322      	str	r3, [sp, #136]	; 0x88
 8010f86:	9f08      	ldr	r7, [sp, #32]
 8010f88:	ac2e      	add	r4, sp, #184	; 0xb8
 8010f8a:	e4e8      	b.n	801095e <_vfprintf_r+0xfe>
 8010f8c:	9b06      	ldr	r3, [sp, #24]
 8010f8e:	2b65      	cmp	r3, #101	; 0x65
 8010f90:	f77f af0a 	ble.w	8010da8 <_vfprintf_r+0x548>
 8010f94:	9b06      	ldr	r3, [sp, #24]
 8010f96:	2b66      	cmp	r3, #102	; 0x66
 8010f98:	d127      	bne.n	8010fea <_vfprintf_r+0x78a>
 8010f9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	dd1b      	ble.n	8010fd8 <_vfprintf_r+0x778>
 8010fa0:	f1bb 0f00 	cmp.w	fp, #0
 8010fa4:	d102      	bne.n	8010fac <_vfprintf_r+0x74c>
 8010fa6:	f01a 0f01 	tst.w	sl, #1
 8010faa:	d002      	beq.n	8010fb2 <_vfprintf_r+0x752>
 8010fac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010fae:	4413      	add	r3, r2
 8010fb0:	445b      	add	r3, fp
 8010fb2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010fb4:	920a      	str	r2, [sp, #40]	; 0x28
 8010fb6:	469b      	mov	fp, r3
 8010fb8:	e734      	b.n	8010e24 <_vfprintf_r+0x5c4>
 8010fba:	460a      	mov	r2, r1
 8010fbc:	e709      	b.n	8010dd2 <_vfprintf_r+0x572>
 8010fbe:	f812 1b01 	ldrb.w	r1, [r2], #1
 8010fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8010fc6:	e719      	b.n	8010dfc <_vfprintf_r+0x59c>
 8010fc8:	2230      	movs	r2, #48	; 0x30
 8010fca:	4413      	add	r3, r2
 8010fcc:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8010fd0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8010fd4:	a91e      	add	r1, sp, #120	; 0x78
 8010fd6:	e715      	b.n	8010e04 <_vfprintf_r+0x5a4>
 8010fd8:	f1bb 0f00 	cmp.w	fp, #0
 8010fdc:	d102      	bne.n	8010fe4 <_vfprintf_r+0x784>
 8010fde:	f01a 0f01 	tst.w	sl, #1
 8010fe2:	d016      	beq.n	8011012 <_vfprintf_r+0x7b2>
 8010fe4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	e7e2      	b.n	8010fb0 <_vfprintf_r+0x750>
 8010fea:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010fec:	9b07      	ldr	r3, [sp, #28]
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	db07      	blt.n	8011002 <_vfprintf_r+0x7a2>
 8010ff2:	f01a 0f01 	tst.w	sl, #1
 8010ff6:	d00e      	beq.n	8011016 <_vfprintf_r+0x7b6>
 8010ff8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ffa:	4413      	add	r3, r2
 8010ffc:	2267      	movs	r2, #103	; 0x67
 8010ffe:	9206      	str	r2, [sp, #24]
 8011000:	e7d7      	b.n	8010fb2 <_vfprintf_r+0x752>
 8011002:	9b07      	ldr	r3, [sp, #28]
 8011004:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011006:	2a00      	cmp	r2, #0
 8011008:	440b      	add	r3, r1
 801100a:	dcf7      	bgt.n	8010ffc <_vfprintf_r+0x79c>
 801100c:	f1c2 0201 	rsb	r2, r2, #1
 8011010:	e7f3      	b.n	8010ffa <_vfprintf_r+0x79a>
 8011012:	2301      	movs	r3, #1
 8011014:	e7cd      	b.n	8010fb2 <_vfprintf_r+0x752>
 8011016:	4613      	mov	r3, r2
 8011018:	e7f0      	b.n	8010ffc <_vfprintf_r+0x79c>
 801101a:	b10b      	cbz	r3, 8011020 <_vfprintf_r+0x7c0>
 801101c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011020:	f01a 0f20 	tst.w	sl, #32
 8011024:	f107 0304 	add.w	r3, r7, #4
 8011028:	d008      	beq.n	801103c <_vfprintf_r+0x7dc>
 801102a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801102c:	683a      	ldr	r2, [r7, #0]
 801102e:	17cf      	asrs	r7, r1, #31
 8011030:	4608      	mov	r0, r1
 8011032:	4639      	mov	r1, r7
 8011034:	e9c2 0100 	strd	r0, r1, [r2]
 8011038:	461f      	mov	r7, r3
 801103a:	e490      	b.n	801095e <_vfprintf_r+0xfe>
 801103c:	f01a 0f10 	tst.w	sl, #16
 8011040:	d003      	beq.n	801104a <_vfprintf_r+0x7ea>
 8011042:	683a      	ldr	r2, [r7, #0]
 8011044:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011046:	6011      	str	r1, [r2, #0]
 8011048:	e7f6      	b.n	8011038 <_vfprintf_r+0x7d8>
 801104a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801104e:	d0f8      	beq.n	8011042 <_vfprintf_r+0x7e2>
 8011050:	683a      	ldr	r2, [r7, #0]
 8011052:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8011056:	8011      	strh	r1, [r2, #0]
 8011058:	e7ee      	b.n	8011038 <_vfprintf_r+0x7d8>
 801105a:	f04a 0a10 	orr.w	sl, sl, #16
 801105e:	f01a 0320 	ands.w	r3, sl, #32
 8011062:	d022      	beq.n	80110aa <_vfprintf_r+0x84a>
 8011064:	3707      	adds	r7, #7
 8011066:	f027 0707 	bic.w	r7, r7, #7
 801106a:	f107 0308 	add.w	r3, r7, #8
 801106e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011072:	9308      	str	r3, [sp, #32]
 8011074:	2300      	movs	r3, #0
 8011076:	2200      	movs	r2, #0
 8011078:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801107c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8011080:	f000 83eb 	beq.w	801185a <_vfprintf_r+0xffa>
 8011084:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8011088:	920a      	str	r2, [sp, #40]	; 0x28
 801108a:	ea56 0207 	orrs.w	r2, r6, r7
 801108e:	f040 83ea 	bne.w	8011866 <_vfprintf_r+0x1006>
 8011092:	f1bb 0f00 	cmp.w	fp, #0
 8011096:	f000 80ac 	beq.w	80111f2 <_vfprintf_r+0x992>
 801109a:	2b01      	cmp	r3, #1
 801109c:	d078      	beq.n	8011190 <_vfprintf_r+0x930>
 801109e:	2b02      	cmp	r3, #2
 80110a0:	f000 8093 	beq.w	80111ca <_vfprintf_r+0x96a>
 80110a4:	2600      	movs	r6, #0
 80110a6:	2700      	movs	r7, #0
 80110a8:	e3e3      	b.n	8011872 <_vfprintf_r+0x1012>
 80110aa:	1d3a      	adds	r2, r7, #4
 80110ac:	f01a 0110 	ands.w	r1, sl, #16
 80110b0:	9208      	str	r2, [sp, #32]
 80110b2:	d002      	beq.n	80110ba <_vfprintf_r+0x85a>
 80110b4:	683e      	ldr	r6, [r7, #0]
 80110b6:	2700      	movs	r7, #0
 80110b8:	e7dd      	b.n	8011076 <_vfprintf_r+0x816>
 80110ba:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80110be:	d0f9      	beq.n	80110b4 <_vfprintf_r+0x854>
 80110c0:	883e      	ldrh	r6, [r7, #0]
 80110c2:	2700      	movs	r7, #0
 80110c4:	e7d6      	b.n	8011074 <_vfprintf_r+0x814>
 80110c6:	1d3b      	adds	r3, r7, #4
 80110c8:	9308      	str	r3, [sp, #32]
 80110ca:	2330      	movs	r3, #48	; 0x30
 80110cc:	2278      	movs	r2, #120	; 0x78
 80110ce:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80110d2:	4b14      	ldr	r3, [pc, #80]	; (8011124 <_vfprintf_r+0x8c4>)
 80110d4:	683e      	ldr	r6, [r7, #0]
 80110d6:	9315      	str	r3, [sp, #84]	; 0x54
 80110d8:	2700      	movs	r7, #0
 80110da:	f04a 0a02 	orr.w	sl, sl, #2
 80110de:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 80110e2:	2302      	movs	r3, #2
 80110e4:	9206      	str	r2, [sp, #24]
 80110e6:	e7c6      	b.n	8011076 <_vfprintf_r+0x816>
 80110e8:	1d3b      	adds	r3, r7, #4
 80110ea:	2600      	movs	r6, #0
 80110ec:	f1bb 3fff 	cmp.w	fp, #4294967295
 80110f0:	9308      	str	r3, [sp, #32]
 80110f2:	f8d7 8000 	ldr.w	r8, [r7]
 80110f6:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80110fa:	d00a      	beq.n	8011112 <_vfprintf_r+0x8b2>
 80110fc:	465a      	mov	r2, fp
 80110fe:	4631      	mov	r1, r6
 8011100:	4640      	mov	r0, r8
 8011102:	f7ef f87d 	bl	8000200 <memchr>
 8011106:	2800      	cmp	r0, #0
 8011108:	f000 8090 	beq.w	801122c <_vfprintf_r+0x9cc>
 801110c:	eba0 0b08 	sub.w	fp, r0, r8
 8011110:	e5c1      	b.n	8010c96 <_vfprintf_r+0x436>
 8011112:	4640      	mov	r0, r8
 8011114:	f7ef f866 	bl	80001e4 <strlen>
 8011118:	4683      	mov	fp, r0
 801111a:	e5bc      	b.n	8010c96 <_vfprintf_r+0x436>
 801111c:	080160b0 	.word	0x080160b0
 8011120:	080160c0 	.word	0x080160c0
 8011124:	08016041 	.word	0x08016041
 8011128:	f04a 0a10 	orr.w	sl, sl, #16
 801112c:	f01a 0f20 	tst.w	sl, #32
 8011130:	d009      	beq.n	8011146 <_vfprintf_r+0x8e6>
 8011132:	3707      	adds	r7, #7
 8011134:	f027 0707 	bic.w	r7, r7, #7
 8011138:	f107 0308 	add.w	r3, r7, #8
 801113c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011140:	9308      	str	r3, [sp, #32]
 8011142:	2301      	movs	r3, #1
 8011144:	e797      	b.n	8011076 <_vfprintf_r+0x816>
 8011146:	1d3b      	adds	r3, r7, #4
 8011148:	f01a 0f10 	tst.w	sl, #16
 801114c:	9308      	str	r3, [sp, #32]
 801114e:	d001      	beq.n	8011154 <_vfprintf_r+0x8f4>
 8011150:	683e      	ldr	r6, [r7, #0]
 8011152:	e003      	b.n	801115c <_vfprintf_r+0x8fc>
 8011154:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8011158:	d0fa      	beq.n	8011150 <_vfprintf_r+0x8f0>
 801115a:	883e      	ldrh	r6, [r7, #0]
 801115c:	2700      	movs	r7, #0
 801115e:	e7f0      	b.n	8011142 <_vfprintf_r+0x8e2>
 8011160:	b10b      	cbz	r3, 8011166 <_vfprintf_r+0x906>
 8011162:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011166:	4ba3      	ldr	r3, [pc, #652]	; (80113f4 <_vfprintf_r+0xb94>)
 8011168:	e4be      	b.n	8010ae8 <_vfprintf_r+0x288>
 801116a:	1d3b      	adds	r3, r7, #4
 801116c:	f01a 0f10 	tst.w	sl, #16
 8011170:	9308      	str	r3, [sp, #32]
 8011172:	d001      	beq.n	8011178 <_vfprintf_r+0x918>
 8011174:	683e      	ldr	r6, [r7, #0]
 8011176:	e003      	b.n	8011180 <_vfprintf_r+0x920>
 8011178:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801117c:	d0fa      	beq.n	8011174 <_vfprintf_r+0x914>
 801117e:	883e      	ldrh	r6, [r7, #0]
 8011180:	2700      	movs	r7, #0
 8011182:	e4be      	b.n	8010b02 <_vfprintf_r+0x2a2>
 8011184:	4643      	mov	r3, r8
 8011186:	e375      	b.n	8011874 <_vfprintf_r+0x1014>
 8011188:	2f00      	cmp	r7, #0
 801118a:	bf08      	it	eq
 801118c:	2e0a      	cmpeq	r6, #10
 801118e:	d205      	bcs.n	801119c <_vfprintf_r+0x93c>
 8011190:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8011194:	3630      	adds	r6, #48	; 0x30
 8011196:	f808 6d41 	strb.w	r6, [r8, #-65]!
 801119a:	e386      	b.n	80118aa <_vfprintf_r+0x104a>
 801119c:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80111a0:	4630      	mov	r0, r6
 80111a2:	4639      	mov	r1, r7
 80111a4:	220a      	movs	r2, #10
 80111a6:	2300      	movs	r3, #0
 80111a8:	f7ef fdca 	bl	8000d40 <__aeabi_uldivmod>
 80111ac:	3230      	adds	r2, #48	; 0x30
 80111ae:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80111b2:	2300      	movs	r3, #0
 80111b4:	4630      	mov	r0, r6
 80111b6:	4639      	mov	r1, r7
 80111b8:	220a      	movs	r2, #10
 80111ba:	f7ef fdc1 	bl	8000d40 <__aeabi_uldivmod>
 80111be:	4606      	mov	r6, r0
 80111c0:	460f      	mov	r7, r1
 80111c2:	ea56 0307 	orrs.w	r3, r6, r7
 80111c6:	d1eb      	bne.n	80111a0 <_vfprintf_r+0x940>
 80111c8:	e36f      	b.n	80118aa <_vfprintf_r+0x104a>
 80111ca:	2600      	movs	r6, #0
 80111cc:	2700      	movs	r7, #0
 80111ce:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80111d2:	f006 030f 	and.w	r3, r6, #15
 80111d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80111d8:	5cd3      	ldrb	r3, [r2, r3]
 80111da:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80111de:	0933      	lsrs	r3, r6, #4
 80111e0:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80111e4:	093a      	lsrs	r2, r7, #4
 80111e6:	461e      	mov	r6, r3
 80111e8:	4617      	mov	r7, r2
 80111ea:	ea56 0307 	orrs.w	r3, r6, r7
 80111ee:	d1f0      	bne.n	80111d2 <_vfprintf_r+0x972>
 80111f0:	e35b      	b.n	80118aa <_vfprintf_r+0x104a>
 80111f2:	b943      	cbnz	r3, 8011206 <_vfprintf_r+0x9a6>
 80111f4:	f01a 0f01 	tst.w	sl, #1
 80111f8:	d005      	beq.n	8011206 <_vfprintf_r+0x9a6>
 80111fa:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80111fe:	2330      	movs	r3, #48	; 0x30
 8011200:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8011204:	e351      	b.n	80118aa <_vfprintf_r+0x104a>
 8011206:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 801120a:	e34e      	b.n	80118aa <_vfprintf_r+0x104a>
 801120c:	b10b      	cbz	r3, 8011212 <_vfprintf_r+0x9b2>
 801120e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011212:	9b06      	ldr	r3, [sp, #24]
 8011214:	2b00      	cmp	r3, #0
 8011216:	f000 8301 	beq.w	801181c <_vfprintf_r+0xfbc>
 801121a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 801121e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011222:	2600      	movs	r6, #0
 8011224:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011228:	9708      	str	r7, [sp, #32]
 801122a:	e4dd      	b.n	8010be8 <_vfprintf_r+0x388>
 801122c:	4606      	mov	r6, r0
 801122e:	e532      	b.n	8010c96 <_vfprintf_r+0x436>
 8011230:	2310      	movs	r3, #16
 8011232:	6063      	str	r3, [r4, #4]
 8011234:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011236:	3310      	adds	r3, #16
 8011238:	9323      	str	r3, [sp, #140]	; 0x8c
 801123a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801123c:	3301      	adds	r3, #1
 801123e:	2b07      	cmp	r3, #7
 8011240:	9322      	str	r3, [sp, #136]	; 0x88
 8011242:	dc02      	bgt.n	801124a <_vfprintf_r+0x9ea>
 8011244:	3408      	adds	r4, #8
 8011246:	3f10      	subs	r7, #16
 8011248:	e60f      	b.n	8010e6a <_vfprintf_r+0x60a>
 801124a:	aa21      	add	r2, sp, #132	; 0x84
 801124c:	4629      	mov	r1, r5
 801124e:	4648      	mov	r0, r9
 8011250:	f003 fed3 	bl	8014ffa <__sprint_r>
 8011254:	2800      	cmp	r0, #0
 8011256:	f040 82bd 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801125a:	ac2e      	add	r4, sp, #184	; 0xb8
 801125c:	e7f3      	b.n	8011246 <_vfprintf_r+0x9e6>
 801125e:	aa21      	add	r2, sp, #132	; 0x84
 8011260:	4629      	mov	r1, r5
 8011262:	4648      	mov	r0, r9
 8011264:	f003 fec9 	bl	8014ffa <__sprint_r>
 8011268:	2800      	cmp	r0, #0
 801126a:	f040 82b3 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801126e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011270:	e60b      	b.n	8010e8a <_vfprintf_r+0x62a>
 8011272:	aa21      	add	r2, sp, #132	; 0x84
 8011274:	4629      	mov	r1, r5
 8011276:	4648      	mov	r0, r9
 8011278:	f003 febf 	bl	8014ffa <__sprint_r>
 801127c:	2800      	cmp	r0, #0
 801127e:	f040 82a9 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011282:	ac2e      	add	r4, sp, #184	; 0xb8
 8011284:	e613      	b.n	8010eae <_vfprintf_r+0x64e>
 8011286:	aa21      	add	r2, sp, #132	; 0x84
 8011288:	4629      	mov	r1, r5
 801128a:	4648      	mov	r0, r9
 801128c:	f003 feb5 	bl	8014ffa <__sprint_r>
 8011290:	2800      	cmp	r0, #0
 8011292:	f040 829f 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011296:	ac2e      	add	r4, sp, #184	; 0xb8
 8011298:	e619      	b.n	8010ece <_vfprintf_r+0x66e>
 801129a:	2310      	movs	r3, #16
 801129c:	6063      	str	r3, [r4, #4]
 801129e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80112a0:	3310      	adds	r3, #16
 80112a2:	9323      	str	r3, [sp, #140]	; 0x8c
 80112a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112a6:	3301      	adds	r3, #1
 80112a8:	2b07      	cmp	r3, #7
 80112aa:	9322      	str	r3, [sp, #136]	; 0x88
 80112ac:	dc02      	bgt.n	80112b4 <_vfprintf_r+0xa54>
 80112ae:	3408      	adds	r4, #8
 80112b0:	3f10      	subs	r7, #16
 80112b2:	e614      	b.n	8010ede <_vfprintf_r+0x67e>
 80112b4:	aa21      	add	r2, sp, #132	; 0x84
 80112b6:	4629      	mov	r1, r5
 80112b8:	4648      	mov	r0, r9
 80112ba:	f003 fe9e 	bl	8014ffa <__sprint_r>
 80112be:	2800      	cmp	r0, #0
 80112c0:	f040 8288 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80112c4:	ac2e      	add	r4, sp, #184	; 0xb8
 80112c6:	e7f3      	b.n	80112b0 <_vfprintf_r+0xa50>
 80112c8:	aa21      	add	r2, sp, #132	; 0x84
 80112ca:	4629      	mov	r1, r5
 80112cc:	4648      	mov	r0, r9
 80112ce:	f003 fe94 	bl	8014ffa <__sprint_r>
 80112d2:	2800      	cmp	r0, #0
 80112d4:	f040 827e 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80112d8:	ac2e      	add	r4, sp, #184	; 0xb8
 80112da:	e610      	b.n	8010efe <_vfprintf_r+0x69e>
 80112dc:	2310      	movs	r3, #16
 80112de:	6063      	str	r3, [r4, #4]
 80112e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80112e2:	3310      	adds	r3, #16
 80112e4:	9323      	str	r3, [sp, #140]	; 0x8c
 80112e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112e8:	3301      	adds	r3, #1
 80112ea:	2b07      	cmp	r3, #7
 80112ec:	9322      	str	r3, [sp, #136]	; 0x88
 80112ee:	dc02      	bgt.n	80112f6 <_vfprintf_r+0xa96>
 80112f0:	3408      	adds	r4, #8
 80112f2:	3e10      	subs	r6, #16
 80112f4:	e608      	b.n	8010f08 <_vfprintf_r+0x6a8>
 80112f6:	aa21      	add	r2, sp, #132	; 0x84
 80112f8:	4629      	mov	r1, r5
 80112fa:	4648      	mov	r0, r9
 80112fc:	f003 fe7d 	bl	8014ffa <__sprint_r>
 8011300:	2800      	cmp	r0, #0
 8011302:	f040 8267 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011306:	ac2e      	add	r4, sp, #184	; 0xb8
 8011308:	e7f3      	b.n	80112f2 <_vfprintf_r+0xa92>
 801130a:	aa21      	add	r2, sp, #132	; 0x84
 801130c:	4629      	mov	r1, r5
 801130e:	4648      	mov	r0, r9
 8011310:	f003 fe73 	bl	8014ffa <__sprint_r>
 8011314:	2800      	cmp	r0, #0
 8011316:	f040 825d 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801131a:	ac2e      	add	r4, sp, #184	; 0xb8
 801131c:	e603      	b.n	8010f26 <_vfprintf_r+0x6c6>
 801131e:	9b06      	ldr	r3, [sp, #24]
 8011320:	2b65      	cmp	r3, #101	; 0x65
 8011322:	f340 81b1 	ble.w	8011688 <_vfprintf_r+0xe28>
 8011326:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011328:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801132a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801132c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801132e:	f7ef fbd7 	bl	8000ae0 <__aeabi_dcmpeq>
 8011332:	2800      	cmp	r0, #0
 8011334:	d064      	beq.n	8011400 <_vfprintf_r+0xba0>
 8011336:	4b30      	ldr	r3, [pc, #192]	; (80113f8 <_vfprintf_r+0xb98>)
 8011338:	6023      	str	r3, [r4, #0]
 801133a:	2301      	movs	r3, #1
 801133c:	6063      	str	r3, [r4, #4]
 801133e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011340:	3301      	adds	r3, #1
 8011342:	9323      	str	r3, [sp, #140]	; 0x8c
 8011344:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011346:	3301      	adds	r3, #1
 8011348:	2b07      	cmp	r3, #7
 801134a:	9322      	str	r3, [sp, #136]	; 0x88
 801134c:	dc26      	bgt.n	801139c <_vfprintf_r+0xb3c>
 801134e:	3408      	adds	r4, #8
 8011350:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011352:	9a07      	ldr	r2, [sp, #28]
 8011354:	4293      	cmp	r3, r2
 8011356:	db03      	blt.n	8011360 <_vfprintf_r+0xb00>
 8011358:	f01a 0f01 	tst.w	sl, #1
 801135c:	f43f adfb 	beq.w	8010f56 <_vfprintf_r+0x6f6>
 8011360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011362:	6023      	str	r3, [r4, #0]
 8011364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011366:	6063      	str	r3, [r4, #4]
 8011368:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801136a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801136c:	4413      	add	r3, r2
 801136e:	9323      	str	r3, [sp, #140]	; 0x8c
 8011370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011372:	3301      	adds	r3, #1
 8011374:	2b07      	cmp	r3, #7
 8011376:	9322      	str	r3, [sp, #136]	; 0x88
 8011378:	dc1a      	bgt.n	80113b0 <_vfprintf_r+0xb50>
 801137a:	3408      	adds	r4, #8
 801137c:	9b07      	ldr	r3, [sp, #28]
 801137e:	1e5e      	subs	r6, r3, #1
 8011380:	2e00      	cmp	r6, #0
 8011382:	f77f ade8 	ble.w	8010f56 <_vfprintf_r+0x6f6>
 8011386:	4f1d      	ldr	r7, [pc, #116]	; (80113fc <_vfprintf_r+0xb9c>)
 8011388:	f04f 0810 	mov.w	r8, #16
 801138c:	2e10      	cmp	r6, #16
 801138e:	6027      	str	r7, [r4, #0]
 8011390:	dc18      	bgt.n	80113c4 <_vfprintf_r+0xb64>
 8011392:	6066      	str	r6, [r4, #4]
 8011394:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011396:	441e      	add	r6, r3
 8011398:	9623      	str	r6, [sp, #140]	; 0x8c
 801139a:	e5cd      	b.n	8010f38 <_vfprintf_r+0x6d8>
 801139c:	aa21      	add	r2, sp, #132	; 0x84
 801139e:	4629      	mov	r1, r5
 80113a0:	4648      	mov	r0, r9
 80113a2:	f003 fe2a 	bl	8014ffa <__sprint_r>
 80113a6:	2800      	cmp	r0, #0
 80113a8:	f040 8214 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80113ac:	ac2e      	add	r4, sp, #184	; 0xb8
 80113ae:	e7cf      	b.n	8011350 <_vfprintf_r+0xaf0>
 80113b0:	aa21      	add	r2, sp, #132	; 0x84
 80113b2:	4629      	mov	r1, r5
 80113b4:	4648      	mov	r0, r9
 80113b6:	f003 fe20 	bl	8014ffa <__sprint_r>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	f040 820a 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80113c0:	ac2e      	add	r4, sp, #184	; 0xb8
 80113c2:	e7db      	b.n	801137c <_vfprintf_r+0xb1c>
 80113c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80113c6:	f8c4 8004 	str.w	r8, [r4, #4]
 80113ca:	3310      	adds	r3, #16
 80113cc:	9323      	str	r3, [sp, #140]	; 0x8c
 80113ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80113d0:	3301      	adds	r3, #1
 80113d2:	2b07      	cmp	r3, #7
 80113d4:	9322      	str	r3, [sp, #136]	; 0x88
 80113d6:	dc02      	bgt.n	80113de <_vfprintf_r+0xb7e>
 80113d8:	3408      	adds	r4, #8
 80113da:	3e10      	subs	r6, #16
 80113dc:	e7d6      	b.n	801138c <_vfprintf_r+0xb2c>
 80113de:	aa21      	add	r2, sp, #132	; 0x84
 80113e0:	4629      	mov	r1, r5
 80113e2:	4648      	mov	r0, r9
 80113e4:	f003 fe09 	bl	8014ffa <__sprint_r>
 80113e8:	2800      	cmp	r0, #0
 80113ea:	f040 81f3 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80113ee:	ac2e      	add	r4, sp, #184	; 0xb8
 80113f0:	e7f3      	b.n	80113da <_vfprintf_r+0xb7a>
 80113f2:	bf00      	nop
 80113f4:	08016041 	.word	0x08016041
 80113f8:	08016052 	.word	0x08016052
 80113fc:	080160c0 	.word	0x080160c0
 8011400:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011402:	2b00      	cmp	r3, #0
 8011404:	dc7b      	bgt.n	80114fe <_vfprintf_r+0xc9e>
 8011406:	4b9e      	ldr	r3, [pc, #632]	; (8011680 <_vfprintf_r+0xe20>)
 8011408:	6023      	str	r3, [r4, #0]
 801140a:	2301      	movs	r3, #1
 801140c:	6063      	str	r3, [r4, #4]
 801140e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011410:	3301      	adds	r3, #1
 8011412:	9323      	str	r3, [sp, #140]	; 0x8c
 8011414:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011416:	3301      	adds	r3, #1
 8011418:	2b07      	cmp	r3, #7
 801141a:	9322      	str	r3, [sp, #136]	; 0x88
 801141c:	dc45      	bgt.n	80114aa <_vfprintf_r+0xc4a>
 801141e:	3408      	adds	r4, #8
 8011420:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011422:	b92b      	cbnz	r3, 8011430 <_vfprintf_r+0xbd0>
 8011424:	9b07      	ldr	r3, [sp, #28]
 8011426:	b91b      	cbnz	r3, 8011430 <_vfprintf_r+0xbd0>
 8011428:	f01a 0f01 	tst.w	sl, #1
 801142c:	f43f ad93 	beq.w	8010f56 <_vfprintf_r+0x6f6>
 8011430:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011432:	6023      	str	r3, [r4, #0]
 8011434:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011436:	6063      	str	r3, [r4, #4]
 8011438:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801143a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801143c:	4413      	add	r3, r2
 801143e:	9323      	str	r3, [sp, #140]	; 0x8c
 8011440:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011442:	3301      	adds	r3, #1
 8011444:	2b07      	cmp	r3, #7
 8011446:	9322      	str	r3, [sp, #136]	; 0x88
 8011448:	dc39      	bgt.n	80114be <_vfprintf_r+0xc5e>
 801144a:	f104 0308 	add.w	r3, r4, #8
 801144e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8011450:	2e00      	cmp	r6, #0
 8011452:	da19      	bge.n	8011488 <_vfprintf_r+0xc28>
 8011454:	4f8b      	ldr	r7, [pc, #556]	; (8011684 <_vfprintf_r+0xe24>)
 8011456:	4276      	negs	r6, r6
 8011458:	2410      	movs	r4, #16
 801145a:	2e10      	cmp	r6, #16
 801145c:	601f      	str	r7, [r3, #0]
 801145e:	dc38      	bgt.n	80114d2 <_vfprintf_r+0xc72>
 8011460:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011462:	605e      	str	r6, [r3, #4]
 8011464:	4416      	add	r6, r2
 8011466:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011468:	9623      	str	r6, [sp, #140]	; 0x8c
 801146a:	3201      	adds	r2, #1
 801146c:	2a07      	cmp	r2, #7
 801146e:	f103 0308 	add.w	r3, r3, #8
 8011472:	9222      	str	r2, [sp, #136]	; 0x88
 8011474:	dd08      	ble.n	8011488 <_vfprintf_r+0xc28>
 8011476:	aa21      	add	r2, sp, #132	; 0x84
 8011478:	4629      	mov	r1, r5
 801147a:	4648      	mov	r0, r9
 801147c:	f003 fdbd 	bl	8014ffa <__sprint_r>
 8011480:	2800      	cmp	r0, #0
 8011482:	f040 81a7 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011486:	ab2e      	add	r3, sp, #184	; 0xb8
 8011488:	9a07      	ldr	r2, [sp, #28]
 801148a:	605a      	str	r2, [r3, #4]
 801148c:	9907      	ldr	r1, [sp, #28]
 801148e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011490:	f8c3 8000 	str.w	r8, [r3]
 8011494:	440a      	add	r2, r1
 8011496:	9223      	str	r2, [sp, #140]	; 0x8c
 8011498:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801149a:	3201      	adds	r2, #1
 801149c:	2a07      	cmp	r2, #7
 801149e:	9222      	str	r2, [sp, #136]	; 0x88
 80114a0:	f73f ad50 	bgt.w	8010f44 <_vfprintf_r+0x6e4>
 80114a4:	f103 0408 	add.w	r4, r3, #8
 80114a8:	e555      	b.n	8010f56 <_vfprintf_r+0x6f6>
 80114aa:	aa21      	add	r2, sp, #132	; 0x84
 80114ac:	4629      	mov	r1, r5
 80114ae:	4648      	mov	r0, r9
 80114b0:	f003 fda3 	bl	8014ffa <__sprint_r>
 80114b4:	2800      	cmp	r0, #0
 80114b6:	f040 818d 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80114ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80114bc:	e7b0      	b.n	8011420 <_vfprintf_r+0xbc0>
 80114be:	aa21      	add	r2, sp, #132	; 0x84
 80114c0:	4629      	mov	r1, r5
 80114c2:	4648      	mov	r0, r9
 80114c4:	f003 fd99 	bl	8014ffa <__sprint_r>
 80114c8:	2800      	cmp	r0, #0
 80114ca:	f040 8183 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80114ce:	ab2e      	add	r3, sp, #184	; 0xb8
 80114d0:	e7bd      	b.n	801144e <_vfprintf_r+0xbee>
 80114d2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80114d4:	605c      	str	r4, [r3, #4]
 80114d6:	3210      	adds	r2, #16
 80114d8:	9223      	str	r2, [sp, #140]	; 0x8c
 80114da:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80114dc:	3201      	adds	r2, #1
 80114de:	2a07      	cmp	r2, #7
 80114e0:	9222      	str	r2, [sp, #136]	; 0x88
 80114e2:	dc02      	bgt.n	80114ea <_vfprintf_r+0xc8a>
 80114e4:	3308      	adds	r3, #8
 80114e6:	3e10      	subs	r6, #16
 80114e8:	e7b7      	b.n	801145a <_vfprintf_r+0xbfa>
 80114ea:	aa21      	add	r2, sp, #132	; 0x84
 80114ec:	4629      	mov	r1, r5
 80114ee:	4648      	mov	r0, r9
 80114f0:	f003 fd83 	bl	8014ffa <__sprint_r>
 80114f4:	2800      	cmp	r0, #0
 80114f6:	f040 816d 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80114fa:	ab2e      	add	r3, sp, #184	; 0xb8
 80114fc:	e7f3      	b.n	80114e6 <_vfprintf_r+0xc86>
 80114fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011500:	9a07      	ldr	r2, [sp, #28]
 8011502:	4293      	cmp	r3, r2
 8011504:	bfa8      	it	ge
 8011506:	4613      	movge	r3, r2
 8011508:	2b00      	cmp	r3, #0
 801150a:	461e      	mov	r6, r3
 801150c:	dd0b      	ble.n	8011526 <_vfprintf_r+0xcc6>
 801150e:	6063      	str	r3, [r4, #4]
 8011510:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011512:	f8c4 8000 	str.w	r8, [r4]
 8011516:	4433      	add	r3, r6
 8011518:	9323      	str	r3, [sp, #140]	; 0x8c
 801151a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801151c:	3301      	adds	r3, #1
 801151e:	2b07      	cmp	r3, #7
 8011520:	9322      	str	r3, [sp, #136]	; 0x88
 8011522:	dc63      	bgt.n	80115ec <_vfprintf_r+0xd8c>
 8011524:	3408      	adds	r4, #8
 8011526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011528:	2e00      	cmp	r6, #0
 801152a:	bfa8      	it	ge
 801152c:	1b9b      	subge	r3, r3, r6
 801152e:	2b00      	cmp	r3, #0
 8011530:	461e      	mov	r6, r3
 8011532:	dd0f      	ble.n	8011554 <_vfprintf_r+0xcf4>
 8011534:	4f53      	ldr	r7, [pc, #332]	; (8011684 <_vfprintf_r+0xe24>)
 8011536:	f04f 0b10 	mov.w	fp, #16
 801153a:	2e10      	cmp	r6, #16
 801153c:	6027      	str	r7, [r4, #0]
 801153e:	dc5f      	bgt.n	8011600 <_vfprintf_r+0xda0>
 8011540:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011542:	6066      	str	r6, [r4, #4]
 8011544:	441e      	add	r6, r3
 8011546:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011548:	9623      	str	r6, [sp, #140]	; 0x8c
 801154a:	3301      	adds	r3, #1
 801154c:	2b07      	cmp	r3, #7
 801154e:	9322      	str	r3, [sp, #136]	; 0x88
 8011550:	dc6d      	bgt.n	801162e <_vfprintf_r+0xdce>
 8011552:	3408      	adds	r4, #8
 8011554:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011556:	9a07      	ldr	r2, [sp, #28]
 8011558:	4293      	cmp	r3, r2
 801155a:	db02      	blt.n	8011562 <_vfprintf_r+0xd02>
 801155c:	f01a 0f01 	tst.w	sl, #1
 8011560:	d00d      	beq.n	801157e <_vfprintf_r+0xd1e>
 8011562:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011564:	6023      	str	r3, [r4, #0]
 8011566:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011568:	6063      	str	r3, [r4, #4]
 801156a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801156c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801156e:	4413      	add	r3, r2
 8011570:	9323      	str	r3, [sp, #140]	; 0x8c
 8011572:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011574:	3301      	adds	r3, #1
 8011576:	2b07      	cmp	r3, #7
 8011578:	9322      	str	r3, [sp, #136]	; 0x88
 801157a:	dc62      	bgt.n	8011642 <_vfprintf_r+0xde2>
 801157c:	3408      	adds	r4, #8
 801157e:	9b07      	ldr	r3, [sp, #28]
 8011580:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011582:	1a9e      	subs	r6, r3, r2
 8011584:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011586:	9a07      	ldr	r2, [sp, #28]
 8011588:	1ad3      	subs	r3, r2, r3
 801158a:	429e      	cmp	r6, r3
 801158c:	bfa8      	it	ge
 801158e:	461e      	movge	r6, r3
 8011590:	2e00      	cmp	r6, #0
 8011592:	dd0c      	ble.n	80115ae <_vfprintf_r+0xd4e>
 8011594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011596:	4443      	add	r3, r8
 8011598:	e884 0048 	stmia.w	r4, {r3, r6}
 801159c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801159e:	4433      	add	r3, r6
 80115a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80115a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80115a4:	3301      	adds	r3, #1
 80115a6:	2b07      	cmp	r3, #7
 80115a8:	9322      	str	r3, [sp, #136]	; 0x88
 80115aa:	dc54      	bgt.n	8011656 <_vfprintf_r+0xdf6>
 80115ac:	3408      	adds	r4, #8
 80115ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80115b0:	9a07      	ldr	r2, [sp, #28]
 80115b2:	2e00      	cmp	r6, #0
 80115b4:	eba2 0303 	sub.w	r3, r2, r3
 80115b8:	bfac      	ite	ge
 80115ba:	1b9e      	subge	r6, r3, r6
 80115bc:	461e      	movlt	r6, r3
 80115be:	2e00      	cmp	r6, #0
 80115c0:	f77f acc9 	ble.w	8010f56 <_vfprintf_r+0x6f6>
 80115c4:	4f2f      	ldr	r7, [pc, #188]	; (8011684 <_vfprintf_r+0xe24>)
 80115c6:	f04f 0810 	mov.w	r8, #16
 80115ca:	2e10      	cmp	r6, #16
 80115cc:	6027      	str	r7, [r4, #0]
 80115ce:	f77f aee0 	ble.w	8011392 <_vfprintf_r+0xb32>
 80115d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80115d4:	f8c4 8004 	str.w	r8, [r4, #4]
 80115d8:	3310      	adds	r3, #16
 80115da:	9323      	str	r3, [sp, #140]	; 0x8c
 80115dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80115de:	3301      	adds	r3, #1
 80115e0:	2b07      	cmp	r3, #7
 80115e2:	9322      	str	r3, [sp, #136]	; 0x88
 80115e4:	dc41      	bgt.n	801166a <_vfprintf_r+0xe0a>
 80115e6:	3408      	adds	r4, #8
 80115e8:	3e10      	subs	r6, #16
 80115ea:	e7ee      	b.n	80115ca <_vfprintf_r+0xd6a>
 80115ec:	aa21      	add	r2, sp, #132	; 0x84
 80115ee:	4629      	mov	r1, r5
 80115f0:	4648      	mov	r0, r9
 80115f2:	f003 fd02 	bl	8014ffa <__sprint_r>
 80115f6:	2800      	cmp	r0, #0
 80115f8:	f040 80ec 	bne.w	80117d4 <_vfprintf_r+0xf74>
 80115fc:	ac2e      	add	r4, sp, #184	; 0xb8
 80115fe:	e792      	b.n	8011526 <_vfprintf_r+0xcc6>
 8011600:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011602:	f8c4 b004 	str.w	fp, [r4, #4]
 8011606:	3310      	adds	r3, #16
 8011608:	9323      	str	r3, [sp, #140]	; 0x8c
 801160a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801160c:	3301      	adds	r3, #1
 801160e:	2b07      	cmp	r3, #7
 8011610:	9322      	str	r3, [sp, #136]	; 0x88
 8011612:	dc02      	bgt.n	801161a <_vfprintf_r+0xdba>
 8011614:	3408      	adds	r4, #8
 8011616:	3e10      	subs	r6, #16
 8011618:	e78f      	b.n	801153a <_vfprintf_r+0xcda>
 801161a:	aa21      	add	r2, sp, #132	; 0x84
 801161c:	4629      	mov	r1, r5
 801161e:	4648      	mov	r0, r9
 8011620:	f003 fceb 	bl	8014ffa <__sprint_r>
 8011624:	2800      	cmp	r0, #0
 8011626:	f040 80d5 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801162a:	ac2e      	add	r4, sp, #184	; 0xb8
 801162c:	e7f3      	b.n	8011616 <_vfprintf_r+0xdb6>
 801162e:	aa21      	add	r2, sp, #132	; 0x84
 8011630:	4629      	mov	r1, r5
 8011632:	4648      	mov	r0, r9
 8011634:	f003 fce1 	bl	8014ffa <__sprint_r>
 8011638:	2800      	cmp	r0, #0
 801163a:	f040 80cb 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801163e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011640:	e788      	b.n	8011554 <_vfprintf_r+0xcf4>
 8011642:	aa21      	add	r2, sp, #132	; 0x84
 8011644:	4629      	mov	r1, r5
 8011646:	4648      	mov	r0, r9
 8011648:	f003 fcd7 	bl	8014ffa <__sprint_r>
 801164c:	2800      	cmp	r0, #0
 801164e:	f040 80c1 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011652:	ac2e      	add	r4, sp, #184	; 0xb8
 8011654:	e793      	b.n	801157e <_vfprintf_r+0xd1e>
 8011656:	aa21      	add	r2, sp, #132	; 0x84
 8011658:	4629      	mov	r1, r5
 801165a:	4648      	mov	r0, r9
 801165c:	f003 fccd 	bl	8014ffa <__sprint_r>
 8011660:	2800      	cmp	r0, #0
 8011662:	f040 80b7 	bne.w	80117d4 <_vfprintf_r+0xf74>
 8011666:	ac2e      	add	r4, sp, #184	; 0xb8
 8011668:	e7a1      	b.n	80115ae <_vfprintf_r+0xd4e>
 801166a:	aa21      	add	r2, sp, #132	; 0x84
 801166c:	4629      	mov	r1, r5
 801166e:	4648      	mov	r0, r9
 8011670:	f003 fcc3 	bl	8014ffa <__sprint_r>
 8011674:	2800      	cmp	r0, #0
 8011676:	f040 80ad 	bne.w	80117d4 <_vfprintf_r+0xf74>
 801167a:	ac2e      	add	r4, sp, #184	; 0xb8
 801167c:	e7b4      	b.n	80115e8 <_vfprintf_r+0xd88>
 801167e:	bf00      	nop
 8011680:	08016052 	.word	0x08016052
 8011684:	080160c0 	.word	0x080160c0
 8011688:	9b07      	ldr	r3, [sp, #28]
 801168a:	2b01      	cmp	r3, #1
 801168c:	dc02      	bgt.n	8011694 <_vfprintf_r+0xe34>
 801168e:	f01a 0f01 	tst.w	sl, #1
 8011692:	d076      	beq.n	8011782 <_vfprintf_r+0xf22>
 8011694:	2301      	movs	r3, #1
 8011696:	6063      	str	r3, [r4, #4]
 8011698:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801169a:	f8c4 8000 	str.w	r8, [r4]
 801169e:	3301      	adds	r3, #1
 80116a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80116a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80116a4:	3301      	adds	r3, #1
 80116a6:	2b07      	cmp	r3, #7
 80116a8:	9322      	str	r3, [sp, #136]	; 0x88
 80116aa:	dc36      	bgt.n	801171a <_vfprintf_r+0xeba>
 80116ac:	3408      	adds	r4, #8
 80116ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80116b0:	6023      	str	r3, [r4, #0]
 80116b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80116b4:	6063      	str	r3, [r4, #4]
 80116b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80116b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80116ba:	4413      	add	r3, r2
 80116bc:	9323      	str	r3, [sp, #140]	; 0x8c
 80116be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80116c0:	3301      	adds	r3, #1
 80116c2:	2b07      	cmp	r3, #7
 80116c4:	9322      	str	r3, [sp, #136]	; 0x88
 80116c6:	dc31      	bgt.n	801172c <_vfprintf_r+0xecc>
 80116c8:	3408      	adds	r4, #8
 80116ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80116cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80116ce:	980e      	ldr	r0, [sp, #56]	; 0x38
 80116d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80116d2:	f7ef fa05 	bl	8000ae0 <__aeabi_dcmpeq>
 80116d6:	9b07      	ldr	r3, [sp, #28]
 80116d8:	1e5e      	subs	r6, r3, #1
 80116da:	2800      	cmp	r0, #0
 80116dc:	d12f      	bne.n	801173e <_vfprintf_r+0xede>
 80116de:	f108 0301 	add.w	r3, r8, #1
 80116e2:	e884 0048 	stmia.w	r4, {r3, r6}
 80116e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80116e8:	9a07      	ldr	r2, [sp, #28]
 80116ea:	3b01      	subs	r3, #1
 80116ec:	4413      	add	r3, r2
 80116ee:	9323      	str	r3, [sp, #140]	; 0x8c
 80116f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80116f2:	3301      	adds	r3, #1
 80116f4:	2b07      	cmp	r3, #7
 80116f6:	9322      	str	r3, [sp, #136]	; 0x88
 80116f8:	dd4a      	ble.n	8011790 <_vfprintf_r+0xf30>
 80116fa:	aa21      	add	r2, sp, #132	; 0x84
 80116fc:	4629      	mov	r1, r5
 80116fe:	4648      	mov	r0, r9
 8011700:	f003 fc7b 	bl	8014ffa <__sprint_r>
 8011704:	2800      	cmp	r0, #0
 8011706:	d165      	bne.n	80117d4 <_vfprintf_r+0xf74>
 8011708:	ac2e      	add	r4, sp, #184	; 0xb8
 801170a:	ab1d      	add	r3, sp, #116	; 0x74
 801170c:	6023      	str	r3, [r4, #0]
 801170e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011710:	6063      	str	r3, [r4, #4]
 8011712:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011714:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011716:	4413      	add	r3, r2
 8011718:	e40d      	b.n	8010f36 <_vfprintf_r+0x6d6>
 801171a:	aa21      	add	r2, sp, #132	; 0x84
 801171c:	4629      	mov	r1, r5
 801171e:	4648      	mov	r0, r9
 8011720:	f003 fc6b 	bl	8014ffa <__sprint_r>
 8011724:	2800      	cmp	r0, #0
 8011726:	d155      	bne.n	80117d4 <_vfprintf_r+0xf74>
 8011728:	ac2e      	add	r4, sp, #184	; 0xb8
 801172a:	e7c0      	b.n	80116ae <_vfprintf_r+0xe4e>
 801172c:	aa21      	add	r2, sp, #132	; 0x84
 801172e:	4629      	mov	r1, r5
 8011730:	4648      	mov	r0, r9
 8011732:	f003 fc62 	bl	8014ffa <__sprint_r>
 8011736:	2800      	cmp	r0, #0
 8011738:	d14c      	bne.n	80117d4 <_vfprintf_r+0xf74>
 801173a:	ac2e      	add	r4, sp, #184	; 0xb8
 801173c:	e7c5      	b.n	80116ca <_vfprintf_r+0xe6a>
 801173e:	2e00      	cmp	r6, #0
 8011740:	dde3      	ble.n	801170a <_vfprintf_r+0xeaa>
 8011742:	4f5f      	ldr	r7, [pc, #380]	; (80118c0 <_vfprintf_r+0x1060>)
 8011744:	f04f 0810 	mov.w	r8, #16
 8011748:	2e10      	cmp	r6, #16
 801174a:	6027      	str	r7, [r4, #0]
 801174c:	dc04      	bgt.n	8011758 <_vfprintf_r+0xef8>
 801174e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011750:	6066      	str	r6, [r4, #4]
 8011752:	441e      	add	r6, r3
 8011754:	9623      	str	r6, [sp, #140]	; 0x8c
 8011756:	e7cb      	b.n	80116f0 <_vfprintf_r+0xe90>
 8011758:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801175a:	f8c4 8004 	str.w	r8, [r4, #4]
 801175e:	3310      	adds	r3, #16
 8011760:	9323      	str	r3, [sp, #140]	; 0x8c
 8011762:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011764:	3301      	adds	r3, #1
 8011766:	2b07      	cmp	r3, #7
 8011768:	9322      	str	r3, [sp, #136]	; 0x88
 801176a:	dc02      	bgt.n	8011772 <_vfprintf_r+0xf12>
 801176c:	3408      	adds	r4, #8
 801176e:	3e10      	subs	r6, #16
 8011770:	e7ea      	b.n	8011748 <_vfprintf_r+0xee8>
 8011772:	aa21      	add	r2, sp, #132	; 0x84
 8011774:	4629      	mov	r1, r5
 8011776:	4648      	mov	r0, r9
 8011778:	f003 fc3f 	bl	8014ffa <__sprint_r>
 801177c:	bb50      	cbnz	r0, 80117d4 <_vfprintf_r+0xf74>
 801177e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011780:	e7f5      	b.n	801176e <_vfprintf_r+0xf0e>
 8011782:	2301      	movs	r3, #1
 8011784:	6063      	str	r3, [r4, #4]
 8011786:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011788:	f8c4 8000 	str.w	r8, [r4]
 801178c:	3301      	adds	r3, #1
 801178e:	e7ae      	b.n	80116ee <_vfprintf_r+0xe8e>
 8011790:	3408      	adds	r4, #8
 8011792:	e7ba      	b.n	801170a <_vfprintf_r+0xeaa>
 8011794:	3408      	adds	r4, #8
 8011796:	f7ff bbde 	b.w	8010f56 <_vfprintf_r+0x6f6>
 801179a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801179c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801179e:	1a9e      	subs	r6, r3, r2
 80117a0:	2e00      	cmp	r6, #0
 80117a2:	f77f abdc 	ble.w	8010f5e <_vfprintf_r+0x6fe>
 80117a6:	2710      	movs	r7, #16
 80117a8:	4b46      	ldr	r3, [pc, #280]	; (80118c4 <_vfprintf_r+0x1064>)
 80117aa:	6023      	str	r3, [r4, #0]
 80117ac:	2e10      	cmp	r6, #16
 80117ae:	dc20      	bgt.n	80117f2 <_vfprintf_r+0xf92>
 80117b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80117b2:	6066      	str	r6, [r4, #4]
 80117b4:	441e      	add	r6, r3
 80117b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80117b8:	9623      	str	r6, [sp, #140]	; 0x8c
 80117ba:	3301      	adds	r3, #1
 80117bc:	2b07      	cmp	r3, #7
 80117be:	9322      	str	r3, [sp, #136]	; 0x88
 80117c0:	f77f abcd 	ble.w	8010f5e <_vfprintf_r+0x6fe>
 80117c4:	aa21      	add	r2, sp, #132	; 0x84
 80117c6:	4629      	mov	r1, r5
 80117c8:	4648      	mov	r0, r9
 80117ca:	f003 fc16 	bl	8014ffa <__sprint_r>
 80117ce:	2800      	cmp	r0, #0
 80117d0:	f43f abc5 	beq.w	8010f5e <_vfprintf_r+0x6fe>
 80117d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80117d6:	07d9      	lsls	r1, r3, #31
 80117d8:	d405      	bmi.n	80117e6 <_vfprintf_r+0xf86>
 80117da:	89ab      	ldrh	r3, [r5, #12]
 80117dc:	059a      	lsls	r2, r3, #22
 80117de:	d402      	bmi.n	80117e6 <_vfprintf_r+0xf86>
 80117e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80117e2:	f002 f806 	bl	80137f2 <__retarget_lock_release_recursive>
 80117e6:	89ab      	ldrh	r3, [r5, #12]
 80117e8:	065b      	lsls	r3, r3, #25
 80117ea:	f57f a8a6 	bpl.w	801093a <_vfprintf_r+0xda>
 80117ee:	f7ff b87c 	b.w	80108ea <_vfprintf_r+0x8a>
 80117f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80117f4:	6067      	str	r7, [r4, #4]
 80117f6:	3310      	adds	r3, #16
 80117f8:	9323      	str	r3, [sp, #140]	; 0x8c
 80117fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80117fc:	3301      	adds	r3, #1
 80117fe:	2b07      	cmp	r3, #7
 8011800:	9322      	str	r3, [sp, #136]	; 0x88
 8011802:	dc02      	bgt.n	801180a <_vfprintf_r+0xfaa>
 8011804:	3408      	adds	r4, #8
 8011806:	3e10      	subs	r6, #16
 8011808:	e7ce      	b.n	80117a8 <_vfprintf_r+0xf48>
 801180a:	aa21      	add	r2, sp, #132	; 0x84
 801180c:	4629      	mov	r1, r5
 801180e:	4648      	mov	r0, r9
 8011810:	f003 fbf3 	bl	8014ffa <__sprint_r>
 8011814:	2800      	cmp	r0, #0
 8011816:	d1dd      	bne.n	80117d4 <_vfprintf_r+0xf74>
 8011818:	ac2e      	add	r4, sp, #184	; 0xb8
 801181a:	e7f4      	b.n	8011806 <_vfprintf_r+0xfa6>
 801181c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801181e:	b913      	cbnz	r3, 8011826 <_vfprintf_r+0xfc6>
 8011820:	2300      	movs	r3, #0
 8011822:	9322      	str	r3, [sp, #136]	; 0x88
 8011824:	e7d6      	b.n	80117d4 <_vfprintf_r+0xf74>
 8011826:	aa21      	add	r2, sp, #132	; 0x84
 8011828:	4629      	mov	r1, r5
 801182a:	4648      	mov	r0, r9
 801182c:	f003 fbe5 	bl	8014ffa <__sprint_r>
 8011830:	2800      	cmp	r0, #0
 8011832:	d0f5      	beq.n	8011820 <_vfprintf_r+0xfc0>
 8011834:	e7ce      	b.n	80117d4 <_vfprintf_r+0xf74>
 8011836:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011838:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801183a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801183c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801183e:	f7ef f981 	bl	8000b44 <__aeabi_dcmpun>
 8011842:	2800      	cmp	r0, #0
 8011844:	f43f aa29 	beq.w	8010c9a <_vfprintf_r+0x43a>
 8011848:	4b1f      	ldr	r3, [pc, #124]	; (80118c8 <_vfprintf_r+0x1068>)
 801184a:	4a20      	ldr	r2, [pc, #128]	; (80118cc <_vfprintf_r+0x106c>)
 801184c:	f7ff ba19 	b.w	8010c82 <_vfprintf_r+0x422>
 8011850:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011852:	1a1b      	subs	r3, r3, r0
 8011854:	9307      	str	r3, [sp, #28]
 8011856:	f7ff ba9e 	b.w	8010d96 <_vfprintf_r+0x536>
 801185a:	ea56 0207 	orrs.w	r2, r6, r7
 801185e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8011862:	f43f ac1a 	beq.w	801109a <_vfprintf_r+0x83a>
 8011866:	2b01      	cmp	r3, #1
 8011868:	f43f ac8e 	beq.w	8011188 <_vfprintf_r+0x928>
 801186c:	2b02      	cmp	r3, #2
 801186e:	f43f acae 	beq.w	80111ce <_vfprintf_r+0x96e>
 8011872:	ab2e      	add	r3, sp, #184	; 0xb8
 8011874:	08f1      	lsrs	r1, r6, #3
 8011876:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801187a:	08f8      	lsrs	r0, r7, #3
 801187c:	f006 0207 	and.w	r2, r6, #7
 8011880:	4607      	mov	r7, r0
 8011882:	460e      	mov	r6, r1
 8011884:	3230      	adds	r2, #48	; 0x30
 8011886:	ea56 0107 	orrs.w	r1, r6, r7
 801188a:	f103 38ff 	add.w	r8, r3, #4294967295
 801188e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8011892:	f47f ac77 	bne.w	8011184 <_vfprintf_r+0x924>
 8011896:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011898:	07c8      	lsls	r0, r1, #31
 801189a:	d506      	bpl.n	80118aa <_vfprintf_r+0x104a>
 801189c:	2a30      	cmp	r2, #48	; 0x30
 801189e:	d004      	beq.n	80118aa <_vfprintf_r+0x104a>
 80118a0:	2230      	movs	r2, #48	; 0x30
 80118a2:	f808 2c01 	strb.w	r2, [r8, #-1]
 80118a6:	f1a3 0802 	sub.w	r8, r3, #2
 80118aa:	ab2e      	add	r3, sp, #184	; 0xb8
 80118ac:	465e      	mov	r6, fp
 80118ae:	eba3 0b08 	sub.w	fp, r3, r8
 80118b2:	2300      	movs	r3, #0
 80118b4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80118b8:	930a      	str	r3, [sp, #40]	; 0x28
 80118ba:	f7ff babb 	b.w	8010e34 <_vfprintf_r+0x5d4>
 80118be:	bf00      	nop
 80118c0:	080160c0 	.word	0x080160c0
 80118c4:	080160b0 	.word	0x080160b0
 80118c8:	08016028 	.word	0x08016028
 80118cc:	0801602c 	.word	0x0801602c

080118d0 <__sbprintf>:
 80118d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80118d2:	460c      	mov	r4, r1
 80118d4:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80118d8:	461f      	mov	r7, r3
 80118da:	8989      	ldrh	r1, [r1, #12]
 80118dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80118de:	9319      	str	r3, [sp, #100]	; 0x64
 80118e0:	89e3      	ldrh	r3, [r4, #14]
 80118e2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80118e6:	f021 0102 	bic.w	r1, r1, #2
 80118ea:	6a23      	ldr	r3, [r4, #32]
 80118ec:	f8ad 100c 	strh.w	r1, [sp, #12]
 80118f0:	9308      	str	r3, [sp, #32]
 80118f2:	a91a      	add	r1, sp, #104	; 0x68
 80118f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80118f6:	930a      	str	r3, [sp, #40]	; 0x28
 80118f8:	4615      	mov	r5, r2
 80118fa:	2300      	movs	r3, #0
 80118fc:	4606      	mov	r6, r0
 80118fe:	9100      	str	r1, [sp, #0]
 8011900:	9104      	str	r1, [sp, #16]
 8011902:	a816      	add	r0, sp, #88	; 0x58
 8011904:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011908:	9102      	str	r1, [sp, #8]
 801190a:	9105      	str	r1, [sp, #20]
 801190c:	9306      	str	r3, [sp, #24]
 801190e:	f001 ff6b 	bl	80137e8 <__retarget_lock_init_recursive>
 8011912:	462a      	mov	r2, r5
 8011914:	463b      	mov	r3, r7
 8011916:	4669      	mov	r1, sp
 8011918:	4630      	mov	r0, r6
 801191a:	f7fe ffa1 	bl	8010860 <_vfprintf_r>
 801191e:	1e05      	subs	r5, r0, #0
 8011920:	db07      	blt.n	8011932 <__sbprintf+0x62>
 8011922:	4669      	mov	r1, sp
 8011924:	4630      	mov	r0, r6
 8011926:	f000 ff87 	bl	8012838 <_fflush_r>
 801192a:	2800      	cmp	r0, #0
 801192c:	bf18      	it	ne
 801192e:	f04f 35ff 	movne.w	r5, #4294967295
 8011932:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8011936:	9816      	ldr	r0, [sp, #88]	; 0x58
 8011938:	065b      	lsls	r3, r3, #25
 801193a:	bf42      	ittt	mi
 801193c:	89a3      	ldrhmi	r3, [r4, #12]
 801193e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8011942:	81a3      	strhmi	r3, [r4, #12]
 8011944:	f001 ff51 	bl	80137ea <__retarget_lock_close_recursive>
 8011948:	4628      	mov	r0, r5
 801194a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 801194e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011950 <__swsetup_r>:
 8011950:	4b32      	ldr	r3, [pc, #200]	; (8011a1c <__swsetup_r+0xcc>)
 8011952:	b570      	push	{r4, r5, r6, lr}
 8011954:	681d      	ldr	r5, [r3, #0]
 8011956:	4606      	mov	r6, r0
 8011958:	460c      	mov	r4, r1
 801195a:	b125      	cbz	r5, 8011966 <__swsetup_r+0x16>
 801195c:	69ab      	ldr	r3, [r5, #24]
 801195e:	b913      	cbnz	r3, 8011966 <__swsetup_r+0x16>
 8011960:	4628      	mov	r0, r5
 8011962:	f000 fffd 	bl	8012960 <__sinit>
 8011966:	4b2e      	ldr	r3, [pc, #184]	; (8011a20 <__swsetup_r+0xd0>)
 8011968:	429c      	cmp	r4, r3
 801196a:	d10f      	bne.n	801198c <__swsetup_r+0x3c>
 801196c:	686c      	ldr	r4, [r5, #4]
 801196e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011972:	b29a      	uxth	r2, r3
 8011974:	0715      	lsls	r5, r2, #28
 8011976:	d42c      	bmi.n	80119d2 <__swsetup_r+0x82>
 8011978:	06d0      	lsls	r0, r2, #27
 801197a:	d411      	bmi.n	80119a0 <__swsetup_r+0x50>
 801197c:	2209      	movs	r2, #9
 801197e:	6032      	str	r2, [r6, #0]
 8011980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011984:	81a3      	strh	r3, [r4, #12]
 8011986:	f04f 30ff 	mov.w	r0, #4294967295
 801198a:	bd70      	pop	{r4, r5, r6, pc}
 801198c:	4b25      	ldr	r3, [pc, #148]	; (8011a24 <__swsetup_r+0xd4>)
 801198e:	429c      	cmp	r4, r3
 8011990:	d101      	bne.n	8011996 <__swsetup_r+0x46>
 8011992:	68ac      	ldr	r4, [r5, #8]
 8011994:	e7eb      	b.n	801196e <__swsetup_r+0x1e>
 8011996:	4b24      	ldr	r3, [pc, #144]	; (8011a28 <__swsetup_r+0xd8>)
 8011998:	429c      	cmp	r4, r3
 801199a:	bf08      	it	eq
 801199c:	68ec      	ldreq	r4, [r5, #12]
 801199e:	e7e6      	b.n	801196e <__swsetup_r+0x1e>
 80119a0:	0751      	lsls	r1, r2, #29
 80119a2:	d512      	bpl.n	80119ca <__swsetup_r+0x7a>
 80119a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80119a6:	b141      	cbz	r1, 80119ba <__swsetup_r+0x6a>
 80119a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80119ac:	4299      	cmp	r1, r3
 80119ae:	d002      	beq.n	80119b6 <__swsetup_r+0x66>
 80119b0:	4630      	mov	r0, r6
 80119b2:	f001 f8ab 	bl	8012b0c <_free_r>
 80119b6:	2300      	movs	r3, #0
 80119b8:	6363      	str	r3, [r4, #52]	; 0x34
 80119ba:	89a3      	ldrh	r3, [r4, #12]
 80119bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80119c0:	81a3      	strh	r3, [r4, #12]
 80119c2:	2300      	movs	r3, #0
 80119c4:	6063      	str	r3, [r4, #4]
 80119c6:	6923      	ldr	r3, [r4, #16]
 80119c8:	6023      	str	r3, [r4, #0]
 80119ca:	89a3      	ldrh	r3, [r4, #12]
 80119cc:	f043 0308 	orr.w	r3, r3, #8
 80119d0:	81a3      	strh	r3, [r4, #12]
 80119d2:	6923      	ldr	r3, [r4, #16]
 80119d4:	b94b      	cbnz	r3, 80119ea <__swsetup_r+0x9a>
 80119d6:	89a3      	ldrh	r3, [r4, #12]
 80119d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80119dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80119e0:	d003      	beq.n	80119ea <__swsetup_r+0x9a>
 80119e2:	4621      	mov	r1, r4
 80119e4:	4630      	mov	r0, r6
 80119e6:	f001 ff31 	bl	801384c <__smakebuf_r>
 80119ea:	89a2      	ldrh	r2, [r4, #12]
 80119ec:	f012 0301 	ands.w	r3, r2, #1
 80119f0:	d00c      	beq.n	8011a0c <__swsetup_r+0xbc>
 80119f2:	2300      	movs	r3, #0
 80119f4:	60a3      	str	r3, [r4, #8]
 80119f6:	6963      	ldr	r3, [r4, #20]
 80119f8:	425b      	negs	r3, r3
 80119fa:	61a3      	str	r3, [r4, #24]
 80119fc:	6923      	ldr	r3, [r4, #16]
 80119fe:	b953      	cbnz	r3, 8011a16 <__swsetup_r+0xc6>
 8011a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8011a08:	d1ba      	bne.n	8011980 <__swsetup_r+0x30>
 8011a0a:	bd70      	pop	{r4, r5, r6, pc}
 8011a0c:	0792      	lsls	r2, r2, #30
 8011a0e:	bf58      	it	pl
 8011a10:	6963      	ldrpl	r3, [r4, #20]
 8011a12:	60a3      	str	r3, [r4, #8]
 8011a14:	e7f2      	b.n	80119fc <__swsetup_r+0xac>
 8011a16:	2000      	movs	r0, #0
 8011a18:	e7f7      	b.n	8011a0a <__swsetup_r+0xba>
 8011a1a:	bf00      	nop
 8011a1c:	20000014 	.word	0x20000014
 8011a20:	08016100 	.word	0x08016100
 8011a24:	08016120 	.word	0x08016120
 8011a28:	080160e0 	.word	0x080160e0

08011a2c <div>:
 8011a2c:	2900      	cmp	r1, #0
 8011a2e:	b510      	push	{r4, lr}
 8011a30:	fb91 f4f2 	sdiv	r4, r1, r2
 8011a34:	fb02 1314 	mls	r3, r2, r4, r1
 8011a38:	db06      	blt.n	8011a48 <div+0x1c>
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	da01      	bge.n	8011a42 <div+0x16>
 8011a3e:	3401      	adds	r4, #1
 8011a40:	1a9b      	subs	r3, r3, r2
 8011a42:	6004      	str	r4, [r0, #0]
 8011a44:	6043      	str	r3, [r0, #4]
 8011a46:	bd10      	pop	{r4, pc}
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	bfc4      	itt	gt
 8011a4c:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8011a50:	189b      	addgt	r3, r3, r2
 8011a52:	e7f6      	b.n	8011a42 <div+0x16>

08011a54 <quorem>:
 8011a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a58:	6903      	ldr	r3, [r0, #16]
 8011a5a:	690c      	ldr	r4, [r1, #16]
 8011a5c:	429c      	cmp	r4, r3
 8011a5e:	4680      	mov	r8, r0
 8011a60:	f300 8082 	bgt.w	8011b68 <quorem+0x114>
 8011a64:	3c01      	subs	r4, #1
 8011a66:	f101 0714 	add.w	r7, r1, #20
 8011a6a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8011a6e:	f100 0614 	add.w	r6, r0, #20
 8011a72:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8011a76:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8011a7a:	eb06 030e 	add.w	r3, r6, lr
 8011a7e:	3501      	adds	r5, #1
 8011a80:	eb07 090e 	add.w	r9, r7, lr
 8011a84:	9301      	str	r3, [sp, #4]
 8011a86:	fbb0 f5f5 	udiv	r5, r0, r5
 8011a8a:	b395      	cbz	r5, 8011af2 <quorem+0x9e>
 8011a8c:	f04f 0a00 	mov.w	sl, #0
 8011a90:	4638      	mov	r0, r7
 8011a92:	46b4      	mov	ip, r6
 8011a94:	46d3      	mov	fp, sl
 8011a96:	f850 2b04 	ldr.w	r2, [r0], #4
 8011a9a:	b293      	uxth	r3, r2
 8011a9c:	fb05 a303 	mla	r3, r5, r3, sl
 8011aa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011aa4:	b29b      	uxth	r3, r3
 8011aa6:	ebab 0303 	sub.w	r3, fp, r3
 8011aaa:	0c12      	lsrs	r2, r2, #16
 8011aac:	f8bc b000 	ldrh.w	fp, [ip]
 8011ab0:	fb05 a202 	mla	r2, r5, r2, sl
 8011ab4:	fa13 f38b 	uxtah	r3, r3, fp
 8011ab8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8011abc:	fa1f fb82 	uxth.w	fp, r2
 8011ac0:	f8dc 2000 	ldr.w	r2, [ip]
 8011ac4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8011ac8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011acc:	b29b      	uxth	r3, r3
 8011ace:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011ad2:	4581      	cmp	r9, r0
 8011ad4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8011ad8:	f84c 3b04 	str.w	r3, [ip], #4
 8011adc:	d2db      	bcs.n	8011a96 <quorem+0x42>
 8011ade:	f856 300e 	ldr.w	r3, [r6, lr]
 8011ae2:	b933      	cbnz	r3, 8011af2 <quorem+0x9e>
 8011ae4:	9b01      	ldr	r3, [sp, #4]
 8011ae6:	3b04      	subs	r3, #4
 8011ae8:	429e      	cmp	r6, r3
 8011aea:	461a      	mov	r2, r3
 8011aec:	d330      	bcc.n	8011b50 <quorem+0xfc>
 8011aee:	f8c8 4010 	str.w	r4, [r8, #16]
 8011af2:	4640      	mov	r0, r8
 8011af4:	f002 f95d 	bl	8013db2 <__mcmp>
 8011af8:	2800      	cmp	r0, #0
 8011afa:	db25      	blt.n	8011b48 <quorem+0xf4>
 8011afc:	3501      	adds	r5, #1
 8011afe:	4630      	mov	r0, r6
 8011b00:	f04f 0e00 	mov.w	lr, #0
 8011b04:	f857 2b04 	ldr.w	r2, [r7], #4
 8011b08:	f8d0 c000 	ldr.w	ip, [r0]
 8011b0c:	b293      	uxth	r3, r2
 8011b0e:	ebae 0303 	sub.w	r3, lr, r3
 8011b12:	0c12      	lsrs	r2, r2, #16
 8011b14:	fa13 f38c 	uxtah	r3, r3, ip
 8011b18:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8011b1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011b20:	b29b      	uxth	r3, r3
 8011b22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011b26:	45b9      	cmp	r9, r7
 8011b28:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8011b2c:	f840 3b04 	str.w	r3, [r0], #4
 8011b30:	d2e8      	bcs.n	8011b04 <quorem+0xb0>
 8011b32:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8011b36:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8011b3a:	b92a      	cbnz	r2, 8011b48 <quorem+0xf4>
 8011b3c:	3b04      	subs	r3, #4
 8011b3e:	429e      	cmp	r6, r3
 8011b40:	461a      	mov	r2, r3
 8011b42:	d30b      	bcc.n	8011b5c <quorem+0x108>
 8011b44:	f8c8 4010 	str.w	r4, [r8, #16]
 8011b48:	4628      	mov	r0, r5
 8011b4a:	b003      	add	sp, #12
 8011b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b50:	6812      	ldr	r2, [r2, #0]
 8011b52:	3b04      	subs	r3, #4
 8011b54:	2a00      	cmp	r2, #0
 8011b56:	d1ca      	bne.n	8011aee <quorem+0x9a>
 8011b58:	3c01      	subs	r4, #1
 8011b5a:	e7c5      	b.n	8011ae8 <quorem+0x94>
 8011b5c:	6812      	ldr	r2, [r2, #0]
 8011b5e:	3b04      	subs	r3, #4
 8011b60:	2a00      	cmp	r2, #0
 8011b62:	d1ef      	bne.n	8011b44 <quorem+0xf0>
 8011b64:	3c01      	subs	r4, #1
 8011b66:	e7ea      	b.n	8011b3e <quorem+0xea>
 8011b68:	2000      	movs	r0, #0
 8011b6a:	e7ee      	b.n	8011b4a <quorem+0xf6>
 8011b6c:	0000      	movs	r0, r0
	...

08011b70 <_dtoa_r>:
 8011b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b74:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011b76:	b095      	sub	sp, #84	; 0x54
 8011b78:	4604      	mov	r4, r0
 8011b7a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8011b7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011b80:	b93e      	cbnz	r6, 8011b92 <_dtoa_r+0x22>
 8011b82:	2010      	movs	r0, #16
 8011b84:	f7fb fef6 	bl	800d974 <malloc>
 8011b88:	6260      	str	r0, [r4, #36]	; 0x24
 8011b8a:	6046      	str	r6, [r0, #4]
 8011b8c:	6086      	str	r6, [r0, #8]
 8011b8e:	6006      	str	r6, [r0, #0]
 8011b90:	60c6      	str	r6, [r0, #12]
 8011b92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b94:	6819      	ldr	r1, [r3, #0]
 8011b96:	b151      	cbz	r1, 8011bae <_dtoa_r+0x3e>
 8011b98:	685a      	ldr	r2, [r3, #4]
 8011b9a:	604a      	str	r2, [r1, #4]
 8011b9c:	2301      	movs	r3, #1
 8011b9e:	4093      	lsls	r3, r2
 8011ba0:	608b      	str	r3, [r1, #8]
 8011ba2:	4620      	mov	r0, r4
 8011ba4:	f001 fef2 	bl	801398c <_Bfree>
 8011ba8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011baa:	2200      	movs	r2, #0
 8011bac:	601a      	str	r2, [r3, #0]
 8011bae:	9b03      	ldr	r3, [sp, #12]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	bfbf      	itttt	lt
 8011bb4:	2301      	movlt	r3, #1
 8011bb6:	602b      	strlt	r3, [r5, #0]
 8011bb8:	9b03      	ldrlt	r3, [sp, #12]
 8011bba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011bbe:	bfb2      	itee	lt
 8011bc0:	9303      	strlt	r3, [sp, #12]
 8011bc2:	2300      	movge	r3, #0
 8011bc4:	602b      	strge	r3, [r5, #0]
 8011bc6:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8011bca:	4ba9      	ldr	r3, [pc, #676]	; (8011e70 <_dtoa_r+0x300>)
 8011bcc:	ea33 0309 	bics.w	r3, r3, r9
 8011bd0:	d11b      	bne.n	8011c0a <_dtoa_r+0x9a>
 8011bd2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8011bd4:	f242 730f 	movw	r3, #9999	; 0x270f
 8011bd8:	6013      	str	r3, [r2, #0]
 8011bda:	9b02      	ldr	r3, [sp, #8]
 8011bdc:	b923      	cbnz	r3, 8011be8 <_dtoa_r+0x78>
 8011bde:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8011be2:	2800      	cmp	r0, #0
 8011be4:	f000 8581 	beq.w	80126ea <_dtoa_r+0xb7a>
 8011be8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011bea:	b953      	cbnz	r3, 8011c02 <_dtoa_r+0x92>
 8011bec:	4ba1      	ldr	r3, [pc, #644]	; (8011e74 <_dtoa_r+0x304>)
 8011bee:	e021      	b.n	8011c34 <_dtoa_r+0xc4>
 8011bf0:	4ba1      	ldr	r3, [pc, #644]	; (8011e78 <_dtoa_r+0x308>)
 8011bf2:	9306      	str	r3, [sp, #24]
 8011bf4:	3308      	adds	r3, #8
 8011bf6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011bf8:	6013      	str	r3, [r2, #0]
 8011bfa:	9806      	ldr	r0, [sp, #24]
 8011bfc:	b015      	add	sp, #84	; 0x54
 8011bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c02:	4b9c      	ldr	r3, [pc, #624]	; (8011e74 <_dtoa_r+0x304>)
 8011c04:	9306      	str	r3, [sp, #24]
 8011c06:	3303      	adds	r3, #3
 8011c08:	e7f5      	b.n	8011bf6 <_dtoa_r+0x86>
 8011c0a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011c0e:	2200      	movs	r2, #0
 8011c10:	2300      	movs	r3, #0
 8011c12:	4630      	mov	r0, r6
 8011c14:	4639      	mov	r1, r7
 8011c16:	f7ee ff63 	bl	8000ae0 <__aeabi_dcmpeq>
 8011c1a:	4680      	mov	r8, r0
 8011c1c:	b160      	cbz	r0, 8011c38 <_dtoa_r+0xc8>
 8011c1e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8011c20:	2301      	movs	r3, #1
 8011c22:	6013      	str	r3, [r2, #0]
 8011c24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	f000 855c 	beq.w	80126e4 <_dtoa_r+0xb74>
 8011c2c:	4b93      	ldr	r3, [pc, #588]	; (8011e7c <_dtoa_r+0x30c>)
 8011c2e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011c30:	6013      	str	r3, [r2, #0]
 8011c32:	3b01      	subs	r3, #1
 8011c34:	9306      	str	r3, [sp, #24]
 8011c36:	e7e0      	b.n	8011bfa <_dtoa_r+0x8a>
 8011c38:	ab12      	add	r3, sp, #72	; 0x48
 8011c3a:	9301      	str	r3, [sp, #4]
 8011c3c:	ab13      	add	r3, sp, #76	; 0x4c
 8011c3e:	9300      	str	r3, [sp, #0]
 8011c40:	4632      	mov	r2, r6
 8011c42:	463b      	mov	r3, r7
 8011c44:	4620      	mov	r0, r4
 8011c46:	f002 f9a3 	bl	8013f90 <__d2b>
 8011c4a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011c4e:	4682      	mov	sl, r0
 8011c50:	2d00      	cmp	r5, #0
 8011c52:	d07c      	beq.n	8011d4e <_dtoa_r+0x1de>
 8011c54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011c58:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8011c5c:	4630      	mov	r0, r6
 8011c5e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8011c62:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011c66:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8011c6a:	2200      	movs	r2, #0
 8011c6c:	4b84      	ldr	r3, [pc, #528]	; (8011e80 <_dtoa_r+0x310>)
 8011c6e:	f7ee fb1b 	bl	80002a8 <__aeabi_dsub>
 8011c72:	a379      	add	r3, pc, #484	; (adr r3, 8011e58 <_dtoa_r+0x2e8>)
 8011c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c78:	f7ee fcca 	bl	8000610 <__aeabi_dmul>
 8011c7c:	a378      	add	r3, pc, #480	; (adr r3, 8011e60 <_dtoa_r+0x2f0>)
 8011c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c82:	f7ee fb13 	bl	80002ac <__adddf3>
 8011c86:	4606      	mov	r6, r0
 8011c88:	4628      	mov	r0, r5
 8011c8a:	460f      	mov	r7, r1
 8011c8c:	f7ee fc5a 	bl	8000544 <__aeabi_i2d>
 8011c90:	a375      	add	r3, pc, #468	; (adr r3, 8011e68 <_dtoa_r+0x2f8>)
 8011c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c96:	f7ee fcbb 	bl	8000610 <__aeabi_dmul>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	4630      	mov	r0, r6
 8011ca0:	4639      	mov	r1, r7
 8011ca2:	f7ee fb03 	bl	80002ac <__adddf3>
 8011ca6:	4606      	mov	r6, r0
 8011ca8:	460f      	mov	r7, r1
 8011caa:	f7ee ff61 	bl	8000b70 <__aeabi_d2iz>
 8011cae:	2200      	movs	r2, #0
 8011cb0:	4683      	mov	fp, r0
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	4630      	mov	r0, r6
 8011cb6:	4639      	mov	r1, r7
 8011cb8:	f7ee ff1c 	bl	8000af4 <__aeabi_dcmplt>
 8011cbc:	b158      	cbz	r0, 8011cd6 <_dtoa_r+0x166>
 8011cbe:	4658      	mov	r0, fp
 8011cc0:	f7ee fc40 	bl	8000544 <__aeabi_i2d>
 8011cc4:	4602      	mov	r2, r0
 8011cc6:	460b      	mov	r3, r1
 8011cc8:	4630      	mov	r0, r6
 8011cca:	4639      	mov	r1, r7
 8011ccc:	f7ee ff08 	bl	8000ae0 <__aeabi_dcmpeq>
 8011cd0:	b908      	cbnz	r0, 8011cd6 <_dtoa_r+0x166>
 8011cd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011cd6:	f1bb 0f16 	cmp.w	fp, #22
 8011cda:	d857      	bhi.n	8011d8c <_dtoa_r+0x21c>
 8011cdc:	4969      	ldr	r1, [pc, #420]	; (8011e84 <_dtoa_r+0x314>)
 8011cde:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8011ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011cea:	f7ee ff21 	bl	8000b30 <__aeabi_dcmpgt>
 8011cee:	2800      	cmp	r0, #0
 8011cf0:	d04e      	beq.n	8011d90 <_dtoa_r+0x220>
 8011cf2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	930d      	str	r3, [sp, #52]	; 0x34
 8011cfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011cfc:	1b5d      	subs	r5, r3, r5
 8011cfe:	1e6b      	subs	r3, r5, #1
 8011d00:	9307      	str	r3, [sp, #28]
 8011d02:	bf43      	ittte	mi
 8011d04:	2300      	movmi	r3, #0
 8011d06:	f1c5 0801 	rsbmi	r8, r5, #1
 8011d0a:	9307      	strmi	r3, [sp, #28]
 8011d0c:	f04f 0800 	movpl.w	r8, #0
 8011d10:	f1bb 0f00 	cmp.w	fp, #0
 8011d14:	db3e      	blt.n	8011d94 <_dtoa_r+0x224>
 8011d16:	9b07      	ldr	r3, [sp, #28]
 8011d18:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8011d1c:	445b      	add	r3, fp
 8011d1e:	9307      	str	r3, [sp, #28]
 8011d20:	2300      	movs	r3, #0
 8011d22:	9308      	str	r3, [sp, #32]
 8011d24:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011d26:	2b09      	cmp	r3, #9
 8011d28:	f200 80b0 	bhi.w	8011e8c <_dtoa_r+0x31c>
 8011d2c:	2b05      	cmp	r3, #5
 8011d2e:	bfc4      	itt	gt
 8011d30:	3b04      	subgt	r3, #4
 8011d32:	931e      	strgt	r3, [sp, #120]	; 0x78
 8011d34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8011d36:	f1a3 0302 	sub.w	r3, r3, #2
 8011d3a:	bfcc      	ite	gt
 8011d3c:	2600      	movgt	r6, #0
 8011d3e:	2601      	movle	r6, #1
 8011d40:	2b03      	cmp	r3, #3
 8011d42:	f200 80af 	bhi.w	8011ea4 <_dtoa_r+0x334>
 8011d46:	e8df f003 	tbb	[pc, r3]
 8011d4a:	8583      	.short	0x8583
 8011d4c:	772d      	.short	0x772d
 8011d4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011d50:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8011d52:	441d      	add	r5, r3
 8011d54:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011d58:	2b20      	cmp	r3, #32
 8011d5a:	dd11      	ble.n	8011d80 <_dtoa_r+0x210>
 8011d5c:	9a02      	ldr	r2, [sp, #8]
 8011d5e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8011d62:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8011d66:	fa22 f000 	lsr.w	r0, r2, r0
 8011d6a:	fa09 f303 	lsl.w	r3, r9, r3
 8011d6e:	4318      	orrs	r0, r3
 8011d70:	f7ee fbd8 	bl	8000524 <__aeabi_ui2d>
 8011d74:	2301      	movs	r3, #1
 8011d76:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8011d7a:	3d01      	subs	r5, #1
 8011d7c:	9310      	str	r3, [sp, #64]	; 0x40
 8011d7e:	e774      	b.n	8011c6a <_dtoa_r+0xfa>
 8011d80:	f1c3 0020 	rsb	r0, r3, #32
 8011d84:	9b02      	ldr	r3, [sp, #8]
 8011d86:	fa03 f000 	lsl.w	r0, r3, r0
 8011d8a:	e7f1      	b.n	8011d70 <_dtoa_r+0x200>
 8011d8c:	2301      	movs	r3, #1
 8011d8e:	e7b3      	b.n	8011cf8 <_dtoa_r+0x188>
 8011d90:	900d      	str	r0, [sp, #52]	; 0x34
 8011d92:	e7b2      	b.n	8011cfa <_dtoa_r+0x18a>
 8011d94:	f1cb 0300 	rsb	r3, fp, #0
 8011d98:	9308      	str	r3, [sp, #32]
 8011d9a:	2300      	movs	r3, #0
 8011d9c:	eba8 080b 	sub.w	r8, r8, fp
 8011da0:	930c      	str	r3, [sp, #48]	; 0x30
 8011da2:	e7bf      	b.n	8011d24 <_dtoa_r+0x1b4>
 8011da4:	2301      	movs	r3, #1
 8011da6:	9309      	str	r3, [sp, #36]	; 0x24
 8011da8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	dd7d      	ble.n	8011eaa <_dtoa_r+0x33a>
 8011dae:	9304      	str	r3, [sp, #16]
 8011db0:	4699      	mov	r9, r3
 8011db2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011db4:	2200      	movs	r2, #0
 8011db6:	606a      	str	r2, [r5, #4]
 8011db8:	2104      	movs	r1, #4
 8011dba:	f101 0214 	add.w	r2, r1, #20
 8011dbe:	429a      	cmp	r2, r3
 8011dc0:	d978      	bls.n	8011eb4 <_dtoa_r+0x344>
 8011dc2:	6869      	ldr	r1, [r5, #4]
 8011dc4:	4620      	mov	r0, r4
 8011dc6:	f001 fdad 	bl	8013924 <_Balloc>
 8011dca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011dcc:	6028      	str	r0, [r5, #0]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	9306      	str	r3, [sp, #24]
 8011dd2:	f1b9 0f0e 	cmp.w	r9, #14
 8011dd6:	f200 80ee 	bhi.w	8011fb6 <_dtoa_r+0x446>
 8011dda:	2e00      	cmp	r6, #0
 8011ddc:	f000 80eb 	beq.w	8011fb6 <_dtoa_r+0x446>
 8011de0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011de4:	f1bb 0f00 	cmp.w	fp, #0
 8011de8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8011dec:	dd77      	ble.n	8011ede <_dtoa_r+0x36e>
 8011dee:	4a25      	ldr	r2, [pc, #148]	; (8011e84 <_dtoa_r+0x314>)
 8011df0:	f00b 030f 	and.w	r3, fp, #15
 8011df4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dfc:	ea4f 162b 	mov.w	r6, fp, asr #4
 8011e00:	06f0      	lsls	r0, r6, #27
 8011e02:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011e06:	d55a      	bpl.n	8011ebe <_dtoa_r+0x34e>
 8011e08:	4b1f      	ldr	r3, [pc, #124]	; (8011e88 <_dtoa_r+0x318>)
 8011e0a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8011e0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011e12:	f7ee fd27 	bl	8000864 <__aeabi_ddiv>
 8011e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e1a:	f006 060f 	and.w	r6, r6, #15
 8011e1e:	2503      	movs	r5, #3
 8011e20:	4f19      	ldr	r7, [pc, #100]	; (8011e88 <_dtoa_r+0x318>)
 8011e22:	2e00      	cmp	r6, #0
 8011e24:	d14d      	bne.n	8011ec2 <_dtoa_r+0x352>
 8011e26:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011e2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011e2e:	f7ee fd19 	bl	8000864 <__aeabi_ddiv>
 8011e32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e36:	e06c      	b.n	8011f12 <_dtoa_r+0x3a2>
 8011e38:	2301      	movs	r3, #1
 8011e3a:	9309      	str	r3, [sp, #36]	; 0x24
 8011e3c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011e3e:	445b      	add	r3, fp
 8011e40:	f103 0901 	add.w	r9, r3, #1
 8011e44:	9304      	str	r3, [sp, #16]
 8011e46:	464b      	mov	r3, r9
 8011e48:	2b01      	cmp	r3, #1
 8011e4a:	bfb8      	it	lt
 8011e4c:	2301      	movlt	r3, #1
 8011e4e:	e7b0      	b.n	8011db2 <_dtoa_r+0x242>
 8011e50:	2300      	movs	r3, #0
 8011e52:	e7a8      	b.n	8011da6 <_dtoa_r+0x236>
 8011e54:	2300      	movs	r3, #0
 8011e56:	e7f0      	b.n	8011e3a <_dtoa_r+0x2ca>
 8011e58:	636f4361 	.word	0x636f4361
 8011e5c:	3fd287a7 	.word	0x3fd287a7
 8011e60:	8b60c8b3 	.word	0x8b60c8b3
 8011e64:	3fc68a28 	.word	0x3fc68a28
 8011e68:	509f79fb 	.word	0x509f79fb
 8011e6c:	3fd34413 	.word	0x3fd34413
 8011e70:	7ff00000 	.word	0x7ff00000
 8011e74:	080160d9 	.word	0x080160d9
 8011e78:	080160d0 	.word	0x080160d0
 8011e7c:	08016053 	.word	0x08016053
 8011e80:	3ff80000 	.word	0x3ff80000
 8011e84:	08016178 	.word	0x08016178
 8011e88:	08016150 	.word	0x08016150
 8011e8c:	2601      	movs	r6, #1
 8011e8e:	2300      	movs	r3, #0
 8011e90:	931e      	str	r3, [sp, #120]	; 0x78
 8011e92:	9609      	str	r6, [sp, #36]	; 0x24
 8011e94:	f04f 33ff 	mov.w	r3, #4294967295
 8011e98:	9304      	str	r3, [sp, #16]
 8011e9a:	4699      	mov	r9, r3
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	2312      	movs	r3, #18
 8011ea0:	921f      	str	r2, [sp, #124]	; 0x7c
 8011ea2:	e786      	b.n	8011db2 <_dtoa_r+0x242>
 8011ea4:	2301      	movs	r3, #1
 8011ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8011ea8:	e7f4      	b.n	8011e94 <_dtoa_r+0x324>
 8011eaa:	2301      	movs	r3, #1
 8011eac:	9304      	str	r3, [sp, #16]
 8011eae:	4699      	mov	r9, r3
 8011eb0:	461a      	mov	r2, r3
 8011eb2:	e7f5      	b.n	8011ea0 <_dtoa_r+0x330>
 8011eb4:	686a      	ldr	r2, [r5, #4]
 8011eb6:	3201      	adds	r2, #1
 8011eb8:	606a      	str	r2, [r5, #4]
 8011eba:	0049      	lsls	r1, r1, #1
 8011ebc:	e77d      	b.n	8011dba <_dtoa_r+0x24a>
 8011ebe:	2502      	movs	r5, #2
 8011ec0:	e7ae      	b.n	8011e20 <_dtoa_r+0x2b0>
 8011ec2:	07f1      	lsls	r1, r6, #31
 8011ec4:	d508      	bpl.n	8011ed8 <_dtoa_r+0x368>
 8011ec6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011ece:	f7ee fb9f 	bl	8000610 <__aeabi_dmul>
 8011ed2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011ed6:	3501      	adds	r5, #1
 8011ed8:	1076      	asrs	r6, r6, #1
 8011eda:	3708      	adds	r7, #8
 8011edc:	e7a1      	b.n	8011e22 <_dtoa_r+0x2b2>
 8011ede:	f000 80a5 	beq.w	801202c <_dtoa_r+0x4bc>
 8011ee2:	f1cb 0600 	rsb	r6, fp, #0
 8011ee6:	4ba3      	ldr	r3, [pc, #652]	; (8012174 <_dtoa_r+0x604>)
 8011ee8:	4fa3      	ldr	r7, [pc, #652]	; (8012178 <_dtoa_r+0x608>)
 8011eea:	f006 020f 	and.w	r2, r6, #15
 8011eee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8011efa:	f7ee fb89 	bl	8000610 <__aeabi_dmul>
 8011efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f02:	1136      	asrs	r6, r6, #4
 8011f04:	2300      	movs	r3, #0
 8011f06:	2502      	movs	r5, #2
 8011f08:	2e00      	cmp	r6, #0
 8011f0a:	f040 8084 	bne.w	8012016 <_dtoa_r+0x4a6>
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d18f      	bne.n	8011e32 <_dtoa_r+0x2c2>
 8011f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	f000 808b 	beq.w	8012030 <_dtoa_r+0x4c0>
 8011f1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8011f22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011f26:	2200      	movs	r2, #0
 8011f28:	4b94      	ldr	r3, [pc, #592]	; (801217c <_dtoa_r+0x60c>)
 8011f2a:	f7ee fde3 	bl	8000af4 <__aeabi_dcmplt>
 8011f2e:	2800      	cmp	r0, #0
 8011f30:	d07e      	beq.n	8012030 <_dtoa_r+0x4c0>
 8011f32:	f1b9 0f00 	cmp.w	r9, #0
 8011f36:	d07b      	beq.n	8012030 <_dtoa_r+0x4c0>
 8011f38:	9b04      	ldr	r3, [sp, #16]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	dd37      	ble.n	8011fae <_dtoa_r+0x43e>
 8011f3e:	2200      	movs	r2, #0
 8011f40:	4b8f      	ldr	r3, [pc, #572]	; (8012180 <_dtoa_r+0x610>)
 8011f42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011f46:	f7ee fb63 	bl	8000610 <__aeabi_dmul>
 8011f4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f4e:	9e04      	ldr	r6, [sp, #16]
 8011f50:	f10b 37ff 	add.w	r7, fp, #4294967295
 8011f54:	3501      	adds	r5, #1
 8011f56:	4628      	mov	r0, r5
 8011f58:	f7ee faf4 	bl	8000544 <__aeabi_i2d>
 8011f5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011f60:	f7ee fb56 	bl	8000610 <__aeabi_dmul>
 8011f64:	4b87      	ldr	r3, [pc, #540]	; (8012184 <_dtoa_r+0x614>)
 8011f66:	2200      	movs	r2, #0
 8011f68:	f7ee f9a0 	bl	80002ac <__adddf3>
 8011f6c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011f70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011f72:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8011f76:	950b      	str	r5, [sp, #44]	; 0x2c
 8011f78:	2e00      	cmp	r6, #0
 8011f7a:	d15c      	bne.n	8012036 <_dtoa_r+0x4c6>
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	4b82      	ldr	r3, [pc, #520]	; (8012188 <_dtoa_r+0x618>)
 8011f80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011f84:	f7ee f990 	bl	80002a8 <__aeabi_dsub>
 8011f88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f8a:	462b      	mov	r3, r5
 8011f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011f90:	f7ee fdce 	bl	8000b30 <__aeabi_dcmpgt>
 8011f94:	2800      	cmp	r0, #0
 8011f96:	f040 82f7 	bne.w	8012588 <_dtoa_r+0xa18>
 8011f9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f9c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8011fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011fa4:	f7ee fda6 	bl	8000af4 <__aeabi_dcmplt>
 8011fa8:	2800      	cmp	r0, #0
 8011faa:	f040 82eb 	bne.w	8012584 <_dtoa_r+0xa14>
 8011fae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8011fb2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011fb6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	f2c0 8151 	blt.w	8012260 <_dtoa_r+0x6f0>
 8011fbe:	f1bb 0f0e 	cmp.w	fp, #14
 8011fc2:	f300 814d 	bgt.w	8012260 <_dtoa_r+0x6f0>
 8011fc6:	4b6b      	ldr	r3, [pc, #428]	; (8012174 <_dtoa_r+0x604>)
 8011fc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011fd4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	f280 80da 	bge.w	8012190 <_dtoa_r+0x620>
 8011fdc:	f1b9 0f00 	cmp.w	r9, #0
 8011fe0:	f300 80d6 	bgt.w	8012190 <_dtoa_r+0x620>
 8011fe4:	f040 82cd 	bne.w	8012582 <_dtoa_r+0xa12>
 8011fe8:	2200      	movs	r2, #0
 8011fea:	4b67      	ldr	r3, [pc, #412]	; (8012188 <_dtoa_r+0x618>)
 8011fec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011ff0:	f7ee fb0e 	bl	8000610 <__aeabi_dmul>
 8011ff4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011ff8:	f7ee fd90 	bl	8000b1c <__aeabi_dcmpge>
 8011ffc:	464e      	mov	r6, r9
 8011ffe:	464f      	mov	r7, r9
 8012000:	2800      	cmp	r0, #0
 8012002:	f040 82a4 	bne.w	801254e <_dtoa_r+0x9de>
 8012006:	9b06      	ldr	r3, [sp, #24]
 8012008:	9a06      	ldr	r2, [sp, #24]
 801200a:	1c5d      	adds	r5, r3, #1
 801200c:	2331      	movs	r3, #49	; 0x31
 801200e:	7013      	strb	r3, [r2, #0]
 8012010:	f10b 0b01 	add.w	fp, fp, #1
 8012014:	e29f      	b.n	8012556 <_dtoa_r+0x9e6>
 8012016:	07f2      	lsls	r2, r6, #31
 8012018:	d505      	bpl.n	8012026 <_dtoa_r+0x4b6>
 801201a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801201e:	f7ee faf7 	bl	8000610 <__aeabi_dmul>
 8012022:	3501      	adds	r5, #1
 8012024:	2301      	movs	r3, #1
 8012026:	1076      	asrs	r6, r6, #1
 8012028:	3708      	adds	r7, #8
 801202a:	e76d      	b.n	8011f08 <_dtoa_r+0x398>
 801202c:	2502      	movs	r5, #2
 801202e:	e770      	b.n	8011f12 <_dtoa_r+0x3a2>
 8012030:	465f      	mov	r7, fp
 8012032:	464e      	mov	r6, r9
 8012034:	e78f      	b.n	8011f56 <_dtoa_r+0x3e6>
 8012036:	9a06      	ldr	r2, [sp, #24]
 8012038:	4b4e      	ldr	r3, [pc, #312]	; (8012174 <_dtoa_r+0x604>)
 801203a:	4432      	add	r2, r6
 801203c:	9211      	str	r2, [sp, #68]	; 0x44
 801203e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012040:	1e71      	subs	r1, r6, #1
 8012042:	2a00      	cmp	r2, #0
 8012044:	d048      	beq.n	80120d8 <_dtoa_r+0x568>
 8012046:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801204e:	2000      	movs	r0, #0
 8012050:	494e      	ldr	r1, [pc, #312]	; (801218c <_dtoa_r+0x61c>)
 8012052:	f7ee fc07 	bl	8000864 <__aeabi_ddiv>
 8012056:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801205a:	f7ee f925 	bl	80002a8 <__aeabi_dsub>
 801205e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012062:	9d06      	ldr	r5, [sp, #24]
 8012064:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012068:	f7ee fd82 	bl	8000b70 <__aeabi_d2iz>
 801206c:	4606      	mov	r6, r0
 801206e:	f7ee fa69 	bl	8000544 <__aeabi_i2d>
 8012072:	4602      	mov	r2, r0
 8012074:	460b      	mov	r3, r1
 8012076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801207a:	f7ee f915 	bl	80002a8 <__aeabi_dsub>
 801207e:	3630      	adds	r6, #48	; 0x30
 8012080:	f805 6b01 	strb.w	r6, [r5], #1
 8012084:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8012088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801208c:	f7ee fd32 	bl	8000af4 <__aeabi_dcmplt>
 8012090:	2800      	cmp	r0, #0
 8012092:	d165      	bne.n	8012160 <_dtoa_r+0x5f0>
 8012094:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012098:	2000      	movs	r0, #0
 801209a:	4938      	ldr	r1, [pc, #224]	; (801217c <_dtoa_r+0x60c>)
 801209c:	f7ee f904 	bl	80002a8 <__aeabi_dsub>
 80120a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80120a4:	f7ee fd26 	bl	8000af4 <__aeabi_dcmplt>
 80120a8:	2800      	cmp	r0, #0
 80120aa:	f040 80b9 	bne.w	8012220 <_dtoa_r+0x6b0>
 80120ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80120b0:	429d      	cmp	r5, r3
 80120b2:	f43f af7c 	beq.w	8011fae <_dtoa_r+0x43e>
 80120b6:	2200      	movs	r2, #0
 80120b8:	4b31      	ldr	r3, [pc, #196]	; (8012180 <_dtoa_r+0x610>)
 80120ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80120be:	f7ee faa7 	bl	8000610 <__aeabi_dmul>
 80120c2:	2200      	movs	r2, #0
 80120c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80120c8:	4b2d      	ldr	r3, [pc, #180]	; (8012180 <_dtoa_r+0x610>)
 80120ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80120ce:	f7ee fa9f 	bl	8000610 <__aeabi_dmul>
 80120d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80120d6:	e7c5      	b.n	8012064 <_dtoa_r+0x4f4>
 80120d8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80120dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80120e4:	f7ee fa94 	bl	8000610 <__aeabi_dmul>
 80120e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80120ec:	9d06      	ldr	r5, [sp, #24]
 80120ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80120f2:	f7ee fd3d 	bl	8000b70 <__aeabi_d2iz>
 80120f6:	4606      	mov	r6, r0
 80120f8:	f7ee fa24 	bl	8000544 <__aeabi_i2d>
 80120fc:	3630      	adds	r6, #48	; 0x30
 80120fe:	4602      	mov	r2, r0
 8012100:	460b      	mov	r3, r1
 8012102:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012106:	f7ee f8cf 	bl	80002a8 <__aeabi_dsub>
 801210a:	f805 6b01 	strb.w	r6, [r5], #1
 801210e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012110:	42ab      	cmp	r3, r5
 8012112:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012116:	f04f 0200 	mov.w	r2, #0
 801211a:	d125      	bne.n	8012168 <_dtoa_r+0x5f8>
 801211c:	4b1b      	ldr	r3, [pc, #108]	; (801218c <_dtoa_r+0x61c>)
 801211e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012122:	f7ee f8c3 	bl	80002ac <__adddf3>
 8012126:	4602      	mov	r2, r0
 8012128:	460b      	mov	r3, r1
 801212a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801212e:	f7ee fcff 	bl	8000b30 <__aeabi_dcmpgt>
 8012132:	2800      	cmp	r0, #0
 8012134:	d174      	bne.n	8012220 <_dtoa_r+0x6b0>
 8012136:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801213a:	2000      	movs	r0, #0
 801213c:	4913      	ldr	r1, [pc, #76]	; (801218c <_dtoa_r+0x61c>)
 801213e:	f7ee f8b3 	bl	80002a8 <__aeabi_dsub>
 8012142:	4602      	mov	r2, r0
 8012144:	460b      	mov	r3, r1
 8012146:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801214a:	f7ee fcd3 	bl	8000af4 <__aeabi_dcmplt>
 801214e:	2800      	cmp	r0, #0
 8012150:	f43f af2d 	beq.w	8011fae <_dtoa_r+0x43e>
 8012154:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012158:	2b30      	cmp	r3, #48	; 0x30
 801215a:	f105 32ff 	add.w	r2, r5, #4294967295
 801215e:	d001      	beq.n	8012164 <_dtoa_r+0x5f4>
 8012160:	46bb      	mov	fp, r7
 8012162:	e04c      	b.n	80121fe <_dtoa_r+0x68e>
 8012164:	4615      	mov	r5, r2
 8012166:	e7f5      	b.n	8012154 <_dtoa_r+0x5e4>
 8012168:	4b05      	ldr	r3, [pc, #20]	; (8012180 <_dtoa_r+0x610>)
 801216a:	f7ee fa51 	bl	8000610 <__aeabi_dmul>
 801216e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012172:	e7bc      	b.n	80120ee <_dtoa_r+0x57e>
 8012174:	08016178 	.word	0x08016178
 8012178:	08016150 	.word	0x08016150
 801217c:	3ff00000 	.word	0x3ff00000
 8012180:	40240000 	.word	0x40240000
 8012184:	401c0000 	.word	0x401c0000
 8012188:	40140000 	.word	0x40140000
 801218c:	3fe00000 	.word	0x3fe00000
 8012190:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012194:	9d06      	ldr	r5, [sp, #24]
 8012196:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801219a:	4630      	mov	r0, r6
 801219c:	4639      	mov	r1, r7
 801219e:	f7ee fb61 	bl	8000864 <__aeabi_ddiv>
 80121a2:	f7ee fce5 	bl	8000b70 <__aeabi_d2iz>
 80121a6:	4680      	mov	r8, r0
 80121a8:	f7ee f9cc 	bl	8000544 <__aeabi_i2d>
 80121ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121b0:	f7ee fa2e 	bl	8000610 <__aeabi_dmul>
 80121b4:	4602      	mov	r2, r0
 80121b6:	460b      	mov	r3, r1
 80121b8:	4630      	mov	r0, r6
 80121ba:	4639      	mov	r1, r7
 80121bc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80121c0:	f7ee f872 	bl	80002a8 <__aeabi_dsub>
 80121c4:	f805 6b01 	strb.w	r6, [r5], #1
 80121c8:	9e06      	ldr	r6, [sp, #24]
 80121ca:	1bae      	subs	r6, r5, r6
 80121cc:	45b1      	cmp	r9, r6
 80121ce:	4602      	mov	r2, r0
 80121d0:	460b      	mov	r3, r1
 80121d2:	d138      	bne.n	8012246 <_dtoa_r+0x6d6>
 80121d4:	f7ee f86a 	bl	80002ac <__adddf3>
 80121d8:	4606      	mov	r6, r0
 80121da:	460f      	mov	r7, r1
 80121dc:	4602      	mov	r2, r0
 80121de:	460b      	mov	r3, r1
 80121e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121e4:	f7ee fc86 	bl	8000af4 <__aeabi_dcmplt>
 80121e8:	b9c8      	cbnz	r0, 801221e <_dtoa_r+0x6ae>
 80121ea:	4632      	mov	r2, r6
 80121ec:	463b      	mov	r3, r7
 80121ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80121f2:	f7ee fc75 	bl	8000ae0 <__aeabi_dcmpeq>
 80121f6:	b110      	cbz	r0, 80121fe <_dtoa_r+0x68e>
 80121f8:	f018 0f01 	tst.w	r8, #1
 80121fc:	d10f      	bne.n	801221e <_dtoa_r+0x6ae>
 80121fe:	4651      	mov	r1, sl
 8012200:	4620      	mov	r0, r4
 8012202:	f001 fbc3 	bl	801398c <_Bfree>
 8012206:	2300      	movs	r3, #0
 8012208:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801220a:	702b      	strb	r3, [r5, #0]
 801220c:	f10b 0301 	add.w	r3, fp, #1
 8012210:	6013      	str	r3, [r2, #0]
 8012212:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012214:	2b00      	cmp	r3, #0
 8012216:	f43f acf0 	beq.w	8011bfa <_dtoa_r+0x8a>
 801221a:	601d      	str	r5, [r3, #0]
 801221c:	e4ed      	b.n	8011bfa <_dtoa_r+0x8a>
 801221e:	465f      	mov	r7, fp
 8012220:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012224:	2a39      	cmp	r2, #57	; 0x39
 8012226:	f105 33ff 	add.w	r3, r5, #4294967295
 801222a:	d106      	bne.n	801223a <_dtoa_r+0x6ca>
 801222c:	9a06      	ldr	r2, [sp, #24]
 801222e:	429a      	cmp	r2, r3
 8012230:	d107      	bne.n	8012242 <_dtoa_r+0x6d2>
 8012232:	2330      	movs	r3, #48	; 0x30
 8012234:	7013      	strb	r3, [r2, #0]
 8012236:	3701      	adds	r7, #1
 8012238:	4613      	mov	r3, r2
 801223a:	781a      	ldrb	r2, [r3, #0]
 801223c:	3201      	adds	r2, #1
 801223e:	701a      	strb	r2, [r3, #0]
 8012240:	e78e      	b.n	8012160 <_dtoa_r+0x5f0>
 8012242:	461d      	mov	r5, r3
 8012244:	e7ec      	b.n	8012220 <_dtoa_r+0x6b0>
 8012246:	2200      	movs	r2, #0
 8012248:	4bb4      	ldr	r3, [pc, #720]	; (801251c <_dtoa_r+0x9ac>)
 801224a:	f7ee f9e1 	bl	8000610 <__aeabi_dmul>
 801224e:	2200      	movs	r2, #0
 8012250:	2300      	movs	r3, #0
 8012252:	4606      	mov	r6, r0
 8012254:	460f      	mov	r7, r1
 8012256:	f7ee fc43 	bl	8000ae0 <__aeabi_dcmpeq>
 801225a:	2800      	cmp	r0, #0
 801225c:	d09b      	beq.n	8012196 <_dtoa_r+0x626>
 801225e:	e7ce      	b.n	80121fe <_dtoa_r+0x68e>
 8012260:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012262:	2a00      	cmp	r2, #0
 8012264:	f000 8129 	beq.w	80124ba <_dtoa_r+0x94a>
 8012268:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801226a:	2a01      	cmp	r2, #1
 801226c:	f300 810e 	bgt.w	801248c <_dtoa_r+0x91c>
 8012270:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012272:	2a00      	cmp	r2, #0
 8012274:	f000 8106 	beq.w	8012484 <_dtoa_r+0x914>
 8012278:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801227c:	9e08      	ldr	r6, [sp, #32]
 801227e:	4645      	mov	r5, r8
 8012280:	9a07      	ldr	r2, [sp, #28]
 8012282:	2101      	movs	r1, #1
 8012284:	441a      	add	r2, r3
 8012286:	4620      	mov	r0, r4
 8012288:	4498      	add	r8, r3
 801228a:	9207      	str	r2, [sp, #28]
 801228c:	f001 fc5c 	bl	8013b48 <__i2b>
 8012290:	4607      	mov	r7, r0
 8012292:	2d00      	cmp	r5, #0
 8012294:	dd0b      	ble.n	80122ae <_dtoa_r+0x73e>
 8012296:	9b07      	ldr	r3, [sp, #28]
 8012298:	2b00      	cmp	r3, #0
 801229a:	dd08      	ble.n	80122ae <_dtoa_r+0x73e>
 801229c:	42ab      	cmp	r3, r5
 801229e:	9a07      	ldr	r2, [sp, #28]
 80122a0:	bfa8      	it	ge
 80122a2:	462b      	movge	r3, r5
 80122a4:	eba8 0803 	sub.w	r8, r8, r3
 80122a8:	1aed      	subs	r5, r5, r3
 80122aa:	1ad3      	subs	r3, r2, r3
 80122ac:	9307      	str	r3, [sp, #28]
 80122ae:	9b08      	ldr	r3, [sp, #32]
 80122b0:	b1fb      	cbz	r3, 80122f2 <_dtoa_r+0x782>
 80122b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	f000 8104 	beq.w	80124c2 <_dtoa_r+0x952>
 80122ba:	2e00      	cmp	r6, #0
 80122bc:	dd11      	ble.n	80122e2 <_dtoa_r+0x772>
 80122be:	4639      	mov	r1, r7
 80122c0:	4632      	mov	r2, r6
 80122c2:	4620      	mov	r0, r4
 80122c4:	f001 fcd6 	bl	8013c74 <__pow5mult>
 80122c8:	4652      	mov	r2, sl
 80122ca:	4601      	mov	r1, r0
 80122cc:	4607      	mov	r7, r0
 80122ce:	4620      	mov	r0, r4
 80122d0:	f001 fc43 	bl	8013b5a <__multiply>
 80122d4:	4651      	mov	r1, sl
 80122d6:	900a      	str	r0, [sp, #40]	; 0x28
 80122d8:	4620      	mov	r0, r4
 80122da:	f001 fb57 	bl	801398c <_Bfree>
 80122de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80122e0:	469a      	mov	sl, r3
 80122e2:	9b08      	ldr	r3, [sp, #32]
 80122e4:	1b9a      	subs	r2, r3, r6
 80122e6:	d004      	beq.n	80122f2 <_dtoa_r+0x782>
 80122e8:	4651      	mov	r1, sl
 80122ea:	4620      	mov	r0, r4
 80122ec:	f001 fcc2 	bl	8013c74 <__pow5mult>
 80122f0:	4682      	mov	sl, r0
 80122f2:	2101      	movs	r1, #1
 80122f4:	4620      	mov	r0, r4
 80122f6:	f001 fc27 	bl	8013b48 <__i2b>
 80122fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	4606      	mov	r6, r0
 8012300:	f340 80e1 	ble.w	80124c6 <_dtoa_r+0x956>
 8012304:	461a      	mov	r2, r3
 8012306:	4601      	mov	r1, r0
 8012308:	4620      	mov	r0, r4
 801230a:	f001 fcb3 	bl	8013c74 <__pow5mult>
 801230e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012310:	2b01      	cmp	r3, #1
 8012312:	4606      	mov	r6, r0
 8012314:	f340 80da 	ble.w	80124cc <_dtoa_r+0x95c>
 8012318:	2300      	movs	r3, #0
 801231a:	9308      	str	r3, [sp, #32]
 801231c:	6933      	ldr	r3, [r6, #16]
 801231e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012322:	6918      	ldr	r0, [r3, #16]
 8012324:	f001 fbc2 	bl	8013aac <__hi0bits>
 8012328:	f1c0 0020 	rsb	r0, r0, #32
 801232c:	9b07      	ldr	r3, [sp, #28]
 801232e:	4418      	add	r0, r3
 8012330:	f010 001f 	ands.w	r0, r0, #31
 8012334:	f000 80f0 	beq.w	8012518 <_dtoa_r+0x9a8>
 8012338:	f1c0 0320 	rsb	r3, r0, #32
 801233c:	2b04      	cmp	r3, #4
 801233e:	f340 80e2 	ble.w	8012506 <_dtoa_r+0x996>
 8012342:	9b07      	ldr	r3, [sp, #28]
 8012344:	f1c0 001c 	rsb	r0, r0, #28
 8012348:	4480      	add	r8, r0
 801234a:	4405      	add	r5, r0
 801234c:	4403      	add	r3, r0
 801234e:	9307      	str	r3, [sp, #28]
 8012350:	f1b8 0f00 	cmp.w	r8, #0
 8012354:	dd05      	ble.n	8012362 <_dtoa_r+0x7f2>
 8012356:	4651      	mov	r1, sl
 8012358:	4642      	mov	r2, r8
 801235a:	4620      	mov	r0, r4
 801235c:	f001 fcd8 	bl	8013d10 <__lshift>
 8012360:	4682      	mov	sl, r0
 8012362:	9b07      	ldr	r3, [sp, #28]
 8012364:	2b00      	cmp	r3, #0
 8012366:	dd05      	ble.n	8012374 <_dtoa_r+0x804>
 8012368:	4631      	mov	r1, r6
 801236a:	461a      	mov	r2, r3
 801236c:	4620      	mov	r0, r4
 801236e:	f001 fccf 	bl	8013d10 <__lshift>
 8012372:	4606      	mov	r6, r0
 8012374:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012376:	2b00      	cmp	r3, #0
 8012378:	f000 80d2 	beq.w	8012520 <_dtoa_r+0x9b0>
 801237c:	4631      	mov	r1, r6
 801237e:	4650      	mov	r0, sl
 8012380:	f001 fd17 	bl	8013db2 <__mcmp>
 8012384:	2800      	cmp	r0, #0
 8012386:	f280 80cb 	bge.w	8012520 <_dtoa_r+0x9b0>
 801238a:	2300      	movs	r3, #0
 801238c:	4651      	mov	r1, sl
 801238e:	220a      	movs	r2, #10
 8012390:	4620      	mov	r0, r4
 8012392:	f001 fb12 	bl	80139ba <__multadd>
 8012396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012398:	f10b 3bff 	add.w	fp, fp, #4294967295
 801239c:	4682      	mov	sl, r0
 801239e:	2b00      	cmp	r3, #0
 80123a0:	f000 81aa 	beq.w	80126f8 <_dtoa_r+0xb88>
 80123a4:	2300      	movs	r3, #0
 80123a6:	4639      	mov	r1, r7
 80123a8:	220a      	movs	r2, #10
 80123aa:	4620      	mov	r0, r4
 80123ac:	f001 fb05 	bl	80139ba <__multadd>
 80123b0:	9b04      	ldr	r3, [sp, #16]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	4607      	mov	r7, r0
 80123b6:	dc03      	bgt.n	80123c0 <_dtoa_r+0x850>
 80123b8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80123ba:	2b02      	cmp	r3, #2
 80123bc:	f300 80b8 	bgt.w	8012530 <_dtoa_r+0x9c0>
 80123c0:	2d00      	cmp	r5, #0
 80123c2:	dd05      	ble.n	80123d0 <_dtoa_r+0x860>
 80123c4:	4639      	mov	r1, r7
 80123c6:	462a      	mov	r2, r5
 80123c8:	4620      	mov	r0, r4
 80123ca:	f001 fca1 	bl	8013d10 <__lshift>
 80123ce:	4607      	mov	r7, r0
 80123d0:	9b08      	ldr	r3, [sp, #32]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	f000 8110 	beq.w	80125f8 <_dtoa_r+0xa88>
 80123d8:	6879      	ldr	r1, [r7, #4]
 80123da:	4620      	mov	r0, r4
 80123dc:	f001 faa2 	bl	8013924 <_Balloc>
 80123e0:	693a      	ldr	r2, [r7, #16]
 80123e2:	3202      	adds	r2, #2
 80123e4:	4605      	mov	r5, r0
 80123e6:	0092      	lsls	r2, r2, #2
 80123e8:	f107 010c 	add.w	r1, r7, #12
 80123ec:	300c      	adds	r0, #12
 80123ee:	f7fb fcdf 	bl	800ddb0 <memcpy>
 80123f2:	2201      	movs	r2, #1
 80123f4:	4629      	mov	r1, r5
 80123f6:	4620      	mov	r0, r4
 80123f8:	f001 fc8a 	bl	8013d10 <__lshift>
 80123fc:	9b02      	ldr	r3, [sp, #8]
 80123fe:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012402:	9707      	str	r7, [sp, #28]
 8012404:	f003 0301 	and.w	r3, r3, #1
 8012408:	4607      	mov	r7, r0
 801240a:	9308      	str	r3, [sp, #32]
 801240c:	4631      	mov	r1, r6
 801240e:	4650      	mov	r0, sl
 8012410:	f7ff fb20 	bl	8011a54 <quorem>
 8012414:	9907      	ldr	r1, [sp, #28]
 8012416:	4605      	mov	r5, r0
 8012418:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801241c:	4650      	mov	r0, sl
 801241e:	f001 fcc8 	bl	8013db2 <__mcmp>
 8012422:	463a      	mov	r2, r7
 8012424:	9002      	str	r0, [sp, #8]
 8012426:	4631      	mov	r1, r6
 8012428:	4620      	mov	r0, r4
 801242a:	f001 fcdc 	bl	8013de6 <__mdiff>
 801242e:	68c3      	ldr	r3, [r0, #12]
 8012430:	4602      	mov	r2, r0
 8012432:	2b00      	cmp	r3, #0
 8012434:	f040 80e2 	bne.w	80125fc <_dtoa_r+0xa8c>
 8012438:	4601      	mov	r1, r0
 801243a:	9009      	str	r0, [sp, #36]	; 0x24
 801243c:	4650      	mov	r0, sl
 801243e:	f001 fcb8 	bl	8013db2 <__mcmp>
 8012442:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012444:	4603      	mov	r3, r0
 8012446:	4611      	mov	r1, r2
 8012448:	4620      	mov	r0, r4
 801244a:	9309      	str	r3, [sp, #36]	; 0x24
 801244c:	f001 fa9e 	bl	801398c <_Bfree>
 8012450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012452:	2b00      	cmp	r3, #0
 8012454:	f040 80d4 	bne.w	8012600 <_dtoa_r+0xa90>
 8012458:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801245a:	2a00      	cmp	r2, #0
 801245c:	f040 80d0 	bne.w	8012600 <_dtoa_r+0xa90>
 8012460:	9a08      	ldr	r2, [sp, #32]
 8012462:	2a00      	cmp	r2, #0
 8012464:	f040 80cc 	bne.w	8012600 <_dtoa_r+0xa90>
 8012468:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801246c:	f000 80e8 	beq.w	8012640 <_dtoa_r+0xad0>
 8012470:	9b02      	ldr	r3, [sp, #8]
 8012472:	2b00      	cmp	r3, #0
 8012474:	dd01      	ble.n	801247a <_dtoa_r+0x90a>
 8012476:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801247a:	f108 0501 	add.w	r5, r8, #1
 801247e:	f888 9000 	strb.w	r9, [r8]
 8012482:	e06a      	b.n	801255a <_dtoa_r+0x9ea>
 8012484:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012486:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801248a:	e6f7      	b.n	801227c <_dtoa_r+0x70c>
 801248c:	9b08      	ldr	r3, [sp, #32]
 801248e:	f109 36ff 	add.w	r6, r9, #4294967295
 8012492:	42b3      	cmp	r3, r6
 8012494:	bfbf      	itttt	lt
 8012496:	9b08      	ldrlt	r3, [sp, #32]
 8012498:	9608      	strlt	r6, [sp, #32]
 801249a:	1af2      	sublt	r2, r6, r3
 801249c:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 801249e:	bfb7      	itett	lt
 80124a0:	189b      	addlt	r3, r3, r2
 80124a2:	1b9e      	subge	r6, r3, r6
 80124a4:	930c      	strlt	r3, [sp, #48]	; 0x30
 80124a6:	2600      	movlt	r6, #0
 80124a8:	f1b9 0f00 	cmp.w	r9, #0
 80124ac:	bfb9      	ittee	lt
 80124ae:	eba8 0509 	sublt.w	r5, r8, r9
 80124b2:	2300      	movlt	r3, #0
 80124b4:	4645      	movge	r5, r8
 80124b6:	464b      	movge	r3, r9
 80124b8:	e6e2      	b.n	8012280 <_dtoa_r+0x710>
 80124ba:	9e08      	ldr	r6, [sp, #32]
 80124bc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80124be:	4645      	mov	r5, r8
 80124c0:	e6e7      	b.n	8012292 <_dtoa_r+0x722>
 80124c2:	9a08      	ldr	r2, [sp, #32]
 80124c4:	e710      	b.n	80122e8 <_dtoa_r+0x778>
 80124c6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80124c8:	2b01      	cmp	r3, #1
 80124ca:	dc18      	bgt.n	80124fe <_dtoa_r+0x98e>
 80124cc:	9b02      	ldr	r3, [sp, #8]
 80124ce:	b9b3      	cbnz	r3, 80124fe <_dtoa_r+0x98e>
 80124d0:	9b03      	ldr	r3, [sp, #12]
 80124d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80124d6:	b9a3      	cbnz	r3, 8012502 <_dtoa_r+0x992>
 80124d8:	9b03      	ldr	r3, [sp, #12]
 80124da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80124de:	0d1b      	lsrs	r3, r3, #20
 80124e0:	051b      	lsls	r3, r3, #20
 80124e2:	b12b      	cbz	r3, 80124f0 <_dtoa_r+0x980>
 80124e4:	9b07      	ldr	r3, [sp, #28]
 80124e6:	3301      	adds	r3, #1
 80124e8:	9307      	str	r3, [sp, #28]
 80124ea:	f108 0801 	add.w	r8, r8, #1
 80124ee:	2301      	movs	r3, #1
 80124f0:	9308      	str	r3, [sp, #32]
 80124f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	f47f af11 	bne.w	801231c <_dtoa_r+0x7ac>
 80124fa:	2001      	movs	r0, #1
 80124fc:	e716      	b.n	801232c <_dtoa_r+0x7bc>
 80124fe:	2300      	movs	r3, #0
 8012500:	e7f6      	b.n	80124f0 <_dtoa_r+0x980>
 8012502:	9b02      	ldr	r3, [sp, #8]
 8012504:	e7f4      	b.n	80124f0 <_dtoa_r+0x980>
 8012506:	f43f af23 	beq.w	8012350 <_dtoa_r+0x7e0>
 801250a:	9a07      	ldr	r2, [sp, #28]
 801250c:	331c      	adds	r3, #28
 801250e:	441a      	add	r2, r3
 8012510:	4498      	add	r8, r3
 8012512:	441d      	add	r5, r3
 8012514:	4613      	mov	r3, r2
 8012516:	e71a      	b.n	801234e <_dtoa_r+0x7de>
 8012518:	4603      	mov	r3, r0
 801251a:	e7f6      	b.n	801250a <_dtoa_r+0x99a>
 801251c:	40240000 	.word	0x40240000
 8012520:	f1b9 0f00 	cmp.w	r9, #0
 8012524:	dc33      	bgt.n	801258e <_dtoa_r+0xa1e>
 8012526:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012528:	2b02      	cmp	r3, #2
 801252a:	dd30      	ble.n	801258e <_dtoa_r+0xa1e>
 801252c:	f8cd 9010 	str.w	r9, [sp, #16]
 8012530:	9b04      	ldr	r3, [sp, #16]
 8012532:	b963      	cbnz	r3, 801254e <_dtoa_r+0x9de>
 8012534:	4631      	mov	r1, r6
 8012536:	2205      	movs	r2, #5
 8012538:	4620      	mov	r0, r4
 801253a:	f001 fa3e 	bl	80139ba <__multadd>
 801253e:	4601      	mov	r1, r0
 8012540:	4606      	mov	r6, r0
 8012542:	4650      	mov	r0, sl
 8012544:	f001 fc35 	bl	8013db2 <__mcmp>
 8012548:	2800      	cmp	r0, #0
 801254a:	f73f ad5c 	bgt.w	8012006 <_dtoa_r+0x496>
 801254e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012550:	9d06      	ldr	r5, [sp, #24]
 8012552:	ea6f 0b03 	mvn.w	fp, r3
 8012556:	2300      	movs	r3, #0
 8012558:	9307      	str	r3, [sp, #28]
 801255a:	4631      	mov	r1, r6
 801255c:	4620      	mov	r0, r4
 801255e:	f001 fa15 	bl	801398c <_Bfree>
 8012562:	2f00      	cmp	r7, #0
 8012564:	f43f ae4b 	beq.w	80121fe <_dtoa_r+0x68e>
 8012568:	9b07      	ldr	r3, [sp, #28]
 801256a:	b12b      	cbz	r3, 8012578 <_dtoa_r+0xa08>
 801256c:	42bb      	cmp	r3, r7
 801256e:	d003      	beq.n	8012578 <_dtoa_r+0xa08>
 8012570:	4619      	mov	r1, r3
 8012572:	4620      	mov	r0, r4
 8012574:	f001 fa0a 	bl	801398c <_Bfree>
 8012578:	4639      	mov	r1, r7
 801257a:	4620      	mov	r0, r4
 801257c:	f001 fa06 	bl	801398c <_Bfree>
 8012580:	e63d      	b.n	80121fe <_dtoa_r+0x68e>
 8012582:	2600      	movs	r6, #0
 8012584:	4637      	mov	r7, r6
 8012586:	e7e2      	b.n	801254e <_dtoa_r+0x9de>
 8012588:	46bb      	mov	fp, r7
 801258a:	4637      	mov	r7, r6
 801258c:	e53b      	b.n	8012006 <_dtoa_r+0x496>
 801258e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012590:	f8cd 9010 	str.w	r9, [sp, #16]
 8012594:	2b00      	cmp	r3, #0
 8012596:	f47f af13 	bne.w	80123c0 <_dtoa_r+0x850>
 801259a:	9d06      	ldr	r5, [sp, #24]
 801259c:	4631      	mov	r1, r6
 801259e:	4650      	mov	r0, sl
 80125a0:	f7ff fa58 	bl	8011a54 <quorem>
 80125a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80125a8:	f805 9b01 	strb.w	r9, [r5], #1
 80125ac:	9b06      	ldr	r3, [sp, #24]
 80125ae:	9a04      	ldr	r2, [sp, #16]
 80125b0:	1aeb      	subs	r3, r5, r3
 80125b2:	429a      	cmp	r2, r3
 80125b4:	f300 8083 	bgt.w	80126be <_dtoa_r+0xb4e>
 80125b8:	9b06      	ldr	r3, [sp, #24]
 80125ba:	2a01      	cmp	r2, #1
 80125bc:	bfac      	ite	ge
 80125be:	189b      	addge	r3, r3, r2
 80125c0:	3301      	addlt	r3, #1
 80125c2:	4698      	mov	r8, r3
 80125c4:	2300      	movs	r3, #0
 80125c6:	9307      	str	r3, [sp, #28]
 80125c8:	4651      	mov	r1, sl
 80125ca:	2201      	movs	r2, #1
 80125cc:	4620      	mov	r0, r4
 80125ce:	f001 fb9f 	bl	8013d10 <__lshift>
 80125d2:	4631      	mov	r1, r6
 80125d4:	4682      	mov	sl, r0
 80125d6:	f001 fbec 	bl	8013db2 <__mcmp>
 80125da:	2800      	cmp	r0, #0
 80125dc:	dc35      	bgt.n	801264a <_dtoa_r+0xada>
 80125de:	d102      	bne.n	80125e6 <_dtoa_r+0xa76>
 80125e0:	f019 0f01 	tst.w	r9, #1
 80125e4:	d131      	bne.n	801264a <_dtoa_r+0xada>
 80125e6:	4645      	mov	r5, r8
 80125e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80125ec:	2b30      	cmp	r3, #48	; 0x30
 80125ee:	f105 32ff 	add.w	r2, r5, #4294967295
 80125f2:	d1b2      	bne.n	801255a <_dtoa_r+0x9ea>
 80125f4:	4615      	mov	r5, r2
 80125f6:	e7f7      	b.n	80125e8 <_dtoa_r+0xa78>
 80125f8:	4638      	mov	r0, r7
 80125fa:	e6ff      	b.n	80123fc <_dtoa_r+0x88c>
 80125fc:	2301      	movs	r3, #1
 80125fe:	e722      	b.n	8012446 <_dtoa_r+0x8d6>
 8012600:	9a02      	ldr	r2, [sp, #8]
 8012602:	2a00      	cmp	r2, #0
 8012604:	db04      	blt.n	8012610 <_dtoa_r+0xaa0>
 8012606:	d129      	bne.n	801265c <_dtoa_r+0xaec>
 8012608:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801260a:	bb3a      	cbnz	r2, 801265c <_dtoa_r+0xaec>
 801260c:	9a08      	ldr	r2, [sp, #32]
 801260e:	bb2a      	cbnz	r2, 801265c <_dtoa_r+0xaec>
 8012610:	2b00      	cmp	r3, #0
 8012612:	f77f af32 	ble.w	801247a <_dtoa_r+0x90a>
 8012616:	4651      	mov	r1, sl
 8012618:	2201      	movs	r2, #1
 801261a:	4620      	mov	r0, r4
 801261c:	f001 fb78 	bl	8013d10 <__lshift>
 8012620:	4631      	mov	r1, r6
 8012622:	4682      	mov	sl, r0
 8012624:	f001 fbc5 	bl	8013db2 <__mcmp>
 8012628:	2800      	cmp	r0, #0
 801262a:	dc05      	bgt.n	8012638 <_dtoa_r+0xac8>
 801262c:	f47f af25 	bne.w	801247a <_dtoa_r+0x90a>
 8012630:	f019 0f01 	tst.w	r9, #1
 8012634:	f43f af21 	beq.w	801247a <_dtoa_r+0x90a>
 8012638:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801263c:	f47f af1b 	bne.w	8012476 <_dtoa_r+0x906>
 8012640:	2339      	movs	r3, #57	; 0x39
 8012642:	f888 3000 	strb.w	r3, [r8]
 8012646:	f108 0801 	add.w	r8, r8, #1
 801264a:	4645      	mov	r5, r8
 801264c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012650:	2b39      	cmp	r3, #57	; 0x39
 8012652:	f105 32ff 	add.w	r2, r5, #4294967295
 8012656:	d03a      	beq.n	80126ce <_dtoa_r+0xb5e>
 8012658:	3301      	adds	r3, #1
 801265a:	e03f      	b.n	80126dc <_dtoa_r+0xb6c>
 801265c:	2b00      	cmp	r3, #0
 801265e:	f108 0501 	add.w	r5, r8, #1
 8012662:	dd05      	ble.n	8012670 <_dtoa_r+0xb00>
 8012664:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012668:	d0ea      	beq.n	8012640 <_dtoa_r+0xad0>
 801266a:	f109 0901 	add.w	r9, r9, #1
 801266e:	e706      	b.n	801247e <_dtoa_r+0x90e>
 8012670:	9b06      	ldr	r3, [sp, #24]
 8012672:	9a04      	ldr	r2, [sp, #16]
 8012674:	f805 9c01 	strb.w	r9, [r5, #-1]
 8012678:	1aeb      	subs	r3, r5, r3
 801267a:	4293      	cmp	r3, r2
 801267c:	46a8      	mov	r8, r5
 801267e:	d0a3      	beq.n	80125c8 <_dtoa_r+0xa58>
 8012680:	4651      	mov	r1, sl
 8012682:	2300      	movs	r3, #0
 8012684:	220a      	movs	r2, #10
 8012686:	4620      	mov	r0, r4
 8012688:	f001 f997 	bl	80139ba <__multadd>
 801268c:	9b07      	ldr	r3, [sp, #28]
 801268e:	9907      	ldr	r1, [sp, #28]
 8012690:	42bb      	cmp	r3, r7
 8012692:	4682      	mov	sl, r0
 8012694:	f04f 0300 	mov.w	r3, #0
 8012698:	f04f 020a 	mov.w	r2, #10
 801269c:	4620      	mov	r0, r4
 801269e:	d104      	bne.n	80126aa <_dtoa_r+0xb3a>
 80126a0:	f001 f98b 	bl	80139ba <__multadd>
 80126a4:	9007      	str	r0, [sp, #28]
 80126a6:	4607      	mov	r7, r0
 80126a8:	e6b0      	b.n	801240c <_dtoa_r+0x89c>
 80126aa:	f001 f986 	bl	80139ba <__multadd>
 80126ae:	2300      	movs	r3, #0
 80126b0:	9007      	str	r0, [sp, #28]
 80126b2:	220a      	movs	r2, #10
 80126b4:	4639      	mov	r1, r7
 80126b6:	4620      	mov	r0, r4
 80126b8:	f001 f97f 	bl	80139ba <__multadd>
 80126bc:	e7f3      	b.n	80126a6 <_dtoa_r+0xb36>
 80126be:	4651      	mov	r1, sl
 80126c0:	2300      	movs	r3, #0
 80126c2:	220a      	movs	r2, #10
 80126c4:	4620      	mov	r0, r4
 80126c6:	f001 f978 	bl	80139ba <__multadd>
 80126ca:	4682      	mov	sl, r0
 80126cc:	e766      	b.n	801259c <_dtoa_r+0xa2c>
 80126ce:	9b06      	ldr	r3, [sp, #24]
 80126d0:	4293      	cmp	r3, r2
 80126d2:	d105      	bne.n	80126e0 <_dtoa_r+0xb70>
 80126d4:	9a06      	ldr	r2, [sp, #24]
 80126d6:	f10b 0b01 	add.w	fp, fp, #1
 80126da:	2331      	movs	r3, #49	; 0x31
 80126dc:	7013      	strb	r3, [r2, #0]
 80126de:	e73c      	b.n	801255a <_dtoa_r+0x9ea>
 80126e0:	4615      	mov	r5, r2
 80126e2:	e7b3      	b.n	801264c <_dtoa_r+0xadc>
 80126e4:	4b09      	ldr	r3, [pc, #36]	; (801270c <_dtoa_r+0xb9c>)
 80126e6:	f7ff baa5 	b.w	8011c34 <_dtoa_r+0xc4>
 80126ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	f47f aa7f 	bne.w	8011bf0 <_dtoa_r+0x80>
 80126f2:	4b07      	ldr	r3, [pc, #28]	; (8012710 <_dtoa_r+0xba0>)
 80126f4:	f7ff ba9e 	b.w	8011c34 <_dtoa_r+0xc4>
 80126f8:	9b04      	ldr	r3, [sp, #16]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	f73f af4d 	bgt.w	801259a <_dtoa_r+0xa2a>
 8012700:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012702:	2b02      	cmp	r3, #2
 8012704:	f77f af49 	ble.w	801259a <_dtoa_r+0xa2a>
 8012708:	e712      	b.n	8012530 <_dtoa_r+0x9c0>
 801270a:	bf00      	nop
 801270c:	08016052 	.word	0x08016052
 8012710:	080160d0 	.word	0x080160d0

08012714 <__sflush_r>:
 8012714:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012718:	b293      	uxth	r3, r2
 801271a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801271e:	4605      	mov	r5, r0
 8012720:	0718      	lsls	r0, r3, #28
 8012722:	460c      	mov	r4, r1
 8012724:	d461      	bmi.n	80127ea <__sflush_r+0xd6>
 8012726:	684b      	ldr	r3, [r1, #4]
 8012728:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801272c:	2b00      	cmp	r3, #0
 801272e:	818a      	strh	r2, [r1, #12]
 8012730:	dc05      	bgt.n	801273e <__sflush_r+0x2a>
 8012732:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012734:	2b00      	cmp	r3, #0
 8012736:	dc02      	bgt.n	801273e <__sflush_r+0x2a>
 8012738:	2000      	movs	r0, #0
 801273a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801273e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012740:	2e00      	cmp	r6, #0
 8012742:	d0f9      	beq.n	8012738 <__sflush_r+0x24>
 8012744:	2300      	movs	r3, #0
 8012746:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801274a:	682f      	ldr	r7, [r5, #0]
 801274c:	602b      	str	r3, [r5, #0]
 801274e:	d037      	beq.n	80127c0 <__sflush_r+0xac>
 8012750:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012752:	89a3      	ldrh	r3, [r4, #12]
 8012754:	075a      	lsls	r2, r3, #29
 8012756:	d505      	bpl.n	8012764 <__sflush_r+0x50>
 8012758:	6863      	ldr	r3, [r4, #4]
 801275a:	1ac0      	subs	r0, r0, r3
 801275c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801275e:	b10b      	cbz	r3, 8012764 <__sflush_r+0x50>
 8012760:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012762:	1ac0      	subs	r0, r0, r3
 8012764:	2300      	movs	r3, #0
 8012766:	4602      	mov	r2, r0
 8012768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801276a:	6a21      	ldr	r1, [r4, #32]
 801276c:	4628      	mov	r0, r5
 801276e:	47b0      	blx	r6
 8012770:	1c43      	adds	r3, r0, #1
 8012772:	89a3      	ldrh	r3, [r4, #12]
 8012774:	d106      	bne.n	8012784 <__sflush_r+0x70>
 8012776:	6829      	ldr	r1, [r5, #0]
 8012778:	291d      	cmp	r1, #29
 801277a:	d84f      	bhi.n	801281c <__sflush_r+0x108>
 801277c:	4a2d      	ldr	r2, [pc, #180]	; (8012834 <__sflush_r+0x120>)
 801277e:	40ca      	lsrs	r2, r1
 8012780:	07d6      	lsls	r6, r2, #31
 8012782:	d54b      	bpl.n	801281c <__sflush_r+0x108>
 8012784:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012788:	b21b      	sxth	r3, r3
 801278a:	2200      	movs	r2, #0
 801278c:	6062      	str	r2, [r4, #4]
 801278e:	04d9      	lsls	r1, r3, #19
 8012790:	6922      	ldr	r2, [r4, #16]
 8012792:	81a3      	strh	r3, [r4, #12]
 8012794:	6022      	str	r2, [r4, #0]
 8012796:	d504      	bpl.n	80127a2 <__sflush_r+0x8e>
 8012798:	1c42      	adds	r2, r0, #1
 801279a:	d101      	bne.n	80127a0 <__sflush_r+0x8c>
 801279c:	682b      	ldr	r3, [r5, #0]
 801279e:	b903      	cbnz	r3, 80127a2 <__sflush_r+0x8e>
 80127a0:	6560      	str	r0, [r4, #84]	; 0x54
 80127a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80127a4:	602f      	str	r7, [r5, #0]
 80127a6:	2900      	cmp	r1, #0
 80127a8:	d0c6      	beq.n	8012738 <__sflush_r+0x24>
 80127aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80127ae:	4299      	cmp	r1, r3
 80127b0:	d002      	beq.n	80127b8 <__sflush_r+0xa4>
 80127b2:	4628      	mov	r0, r5
 80127b4:	f000 f9aa 	bl	8012b0c <_free_r>
 80127b8:	2000      	movs	r0, #0
 80127ba:	6360      	str	r0, [r4, #52]	; 0x34
 80127bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127c0:	6a21      	ldr	r1, [r4, #32]
 80127c2:	2301      	movs	r3, #1
 80127c4:	4628      	mov	r0, r5
 80127c6:	47b0      	blx	r6
 80127c8:	1c41      	adds	r1, r0, #1
 80127ca:	d1c2      	bne.n	8012752 <__sflush_r+0x3e>
 80127cc:	682b      	ldr	r3, [r5, #0]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d0bf      	beq.n	8012752 <__sflush_r+0x3e>
 80127d2:	2b1d      	cmp	r3, #29
 80127d4:	d001      	beq.n	80127da <__sflush_r+0xc6>
 80127d6:	2b16      	cmp	r3, #22
 80127d8:	d101      	bne.n	80127de <__sflush_r+0xca>
 80127da:	602f      	str	r7, [r5, #0]
 80127dc:	e7ac      	b.n	8012738 <__sflush_r+0x24>
 80127de:	89a3      	ldrh	r3, [r4, #12]
 80127e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80127e4:	81a3      	strh	r3, [r4, #12]
 80127e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127ea:	690f      	ldr	r7, [r1, #16]
 80127ec:	2f00      	cmp	r7, #0
 80127ee:	d0a3      	beq.n	8012738 <__sflush_r+0x24>
 80127f0:	079b      	lsls	r3, r3, #30
 80127f2:	680e      	ldr	r6, [r1, #0]
 80127f4:	bf08      	it	eq
 80127f6:	694b      	ldreq	r3, [r1, #20]
 80127f8:	600f      	str	r7, [r1, #0]
 80127fa:	bf18      	it	ne
 80127fc:	2300      	movne	r3, #0
 80127fe:	eba6 0807 	sub.w	r8, r6, r7
 8012802:	608b      	str	r3, [r1, #8]
 8012804:	f1b8 0f00 	cmp.w	r8, #0
 8012808:	dd96      	ble.n	8012738 <__sflush_r+0x24>
 801280a:	4643      	mov	r3, r8
 801280c:	463a      	mov	r2, r7
 801280e:	6a21      	ldr	r1, [r4, #32]
 8012810:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012812:	4628      	mov	r0, r5
 8012814:	47b0      	blx	r6
 8012816:	2800      	cmp	r0, #0
 8012818:	dc07      	bgt.n	801282a <__sflush_r+0x116>
 801281a:	89a3      	ldrh	r3, [r4, #12]
 801281c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012820:	81a3      	strh	r3, [r4, #12]
 8012822:	f04f 30ff 	mov.w	r0, #4294967295
 8012826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801282a:	4407      	add	r7, r0
 801282c:	eba8 0800 	sub.w	r8, r8, r0
 8012830:	e7e8      	b.n	8012804 <__sflush_r+0xf0>
 8012832:	bf00      	nop
 8012834:	20400001 	.word	0x20400001

08012838 <_fflush_r>:
 8012838:	b538      	push	{r3, r4, r5, lr}
 801283a:	690b      	ldr	r3, [r1, #16]
 801283c:	4605      	mov	r5, r0
 801283e:	460c      	mov	r4, r1
 8012840:	b913      	cbnz	r3, 8012848 <_fflush_r+0x10>
 8012842:	2500      	movs	r5, #0
 8012844:	4628      	mov	r0, r5
 8012846:	bd38      	pop	{r3, r4, r5, pc}
 8012848:	b118      	cbz	r0, 8012852 <_fflush_r+0x1a>
 801284a:	6983      	ldr	r3, [r0, #24]
 801284c:	b90b      	cbnz	r3, 8012852 <_fflush_r+0x1a>
 801284e:	f000 f887 	bl	8012960 <__sinit>
 8012852:	4b14      	ldr	r3, [pc, #80]	; (80128a4 <_fflush_r+0x6c>)
 8012854:	429c      	cmp	r4, r3
 8012856:	d11b      	bne.n	8012890 <_fflush_r+0x58>
 8012858:	686c      	ldr	r4, [r5, #4]
 801285a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d0ef      	beq.n	8012842 <_fflush_r+0xa>
 8012862:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012864:	07d0      	lsls	r0, r2, #31
 8012866:	d404      	bmi.n	8012872 <_fflush_r+0x3a>
 8012868:	0599      	lsls	r1, r3, #22
 801286a:	d402      	bmi.n	8012872 <_fflush_r+0x3a>
 801286c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801286e:	f000 ffbe 	bl	80137ee <__retarget_lock_acquire_recursive>
 8012872:	4628      	mov	r0, r5
 8012874:	4621      	mov	r1, r4
 8012876:	f7ff ff4d 	bl	8012714 <__sflush_r>
 801287a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801287c:	07da      	lsls	r2, r3, #31
 801287e:	4605      	mov	r5, r0
 8012880:	d4e0      	bmi.n	8012844 <_fflush_r+0xc>
 8012882:	89a3      	ldrh	r3, [r4, #12]
 8012884:	059b      	lsls	r3, r3, #22
 8012886:	d4dd      	bmi.n	8012844 <_fflush_r+0xc>
 8012888:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801288a:	f000 ffb2 	bl	80137f2 <__retarget_lock_release_recursive>
 801288e:	e7d9      	b.n	8012844 <_fflush_r+0xc>
 8012890:	4b05      	ldr	r3, [pc, #20]	; (80128a8 <_fflush_r+0x70>)
 8012892:	429c      	cmp	r4, r3
 8012894:	d101      	bne.n	801289a <_fflush_r+0x62>
 8012896:	68ac      	ldr	r4, [r5, #8]
 8012898:	e7df      	b.n	801285a <_fflush_r+0x22>
 801289a:	4b04      	ldr	r3, [pc, #16]	; (80128ac <_fflush_r+0x74>)
 801289c:	429c      	cmp	r4, r3
 801289e:	bf08      	it	eq
 80128a0:	68ec      	ldreq	r4, [r5, #12]
 80128a2:	e7da      	b.n	801285a <_fflush_r+0x22>
 80128a4:	08016100 	.word	0x08016100
 80128a8:	08016120 	.word	0x08016120
 80128ac:	080160e0 	.word	0x080160e0

080128b0 <_cleanup_r>:
 80128b0:	4901      	ldr	r1, [pc, #4]	; (80128b8 <_cleanup_r+0x8>)
 80128b2:	f000 bb35 	b.w	8012f20 <_fwalk_reent>
 80128b6:	bf00      	nop
 80128b8:	08015139 	.word	0x08015139

080128bc <std.isra.0>:
 80128bc:	2300      	movs	r3, #0
 80128be:	b510      	push	{r4, lr}
 80128c0:	4604      	mov	r4, r0
 80128c2:	6003      	str	r3, [r0, #0]
 80128c4:	6043      	str	r3, [r0, #4]
 80128c6:	6083      	str	r3, [r0, #8]
 80128c8:	8181      	strh	r1, [r0, #12]
 80128ca:	6643      	str	r3, [r0, #100]	; 0x64
 80128cc:	81c2      	strh	r2, [r0, #14]
 80128ce:	6103      	str	r3, [r0, #16]
 80128d0:	6143      	str	r3, [r0, #20]
 80128d2:	6183      	str	r3, [r0, #24]
 80128d4:	4619      	mov	r1, r3
 80128d6:	2208      	movs	r2, #8
 80128d8:	305c      	adds	r0, #92	; 0x5c
 80128da:	f7fb fa74 	bl	800ddc6 <memset>
 80128de:	4b05      	ldr	r3, [pc, #20]	; (80128f4 <std.isra.0+0x38>)
 80128e0:	6263      	str	r3, [r4, #36]	; 0x24
 80128e2:	4b05      	ldr	r3, [pc, #20]	; (80128f8 <std.isra.0+0x3c>)
 80128e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80128e6:	4b05      	ldr	r3, [pc, #20]	; (80128fc <std.isra.0+0x40>)
 80128e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80128ea:	4b05      	ldr	r3, [pc, #20]	; (8012900 <std.isra.0+0x44>)
 80128ec:	6224      	str	r4, [r4, #32]
 80128ee:	6323      	str	r3, [r4, #48]	; 0x30
 80128f0:	bd10      	pop	{r4, pc}
 80128f2:	bf00      	nop
 80128f4:	08014449 	.word	0x08014449
 80128f8:	0801446f 	.word	0x0801446f
 80128fc:	080144a7 	.word	0x080144a7
 8012900:	080144cb 	.word	0x080144cb

08012904 <__sfmoreglue>:
 8012904:	b570      	push	{r4, r5, r6, lr}
 8012906:	1e4a      	subs	r2, r1, #1
 8012908:	2568      	movs	r5, #104	; 0x68
 801290a:	4355      	muls	r5, r2
 801290c:	460e      	mov	r6, r1
 801290e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012912:	f7fb f83f 	bl	800d994 <_malloc_r>
 8012916:	4604      	mov	r4, r0
 8012918:	b140      	cbz	r0, 801292c <__sfmoreglue+0x28>
 801291a:	2100      	movs	r1, #0
 801291c:	e880 0042 	stmia.w	r0, {r1, r6}
 8012920:	300c      	adds	r0, #12
 8012922:	60a0      	str	r0, [r4, #8]
 8012924:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012928:	f7fb fa4d 	bl	800ddc6 <memset>
 801292c:	4620      	mov	r0, r4
 801292e:	bd70      	pop	{r4, r5, r6, pc}

08012930 <__sfp_lock_acquire>:
 8012930:	4801      	ldr	r0, [pc, #4]	; (8012938 <__sfp_lock_acquire+0x8>)
 8012932:	f000 bf5c 	b.w	80137ee <__retarget_lock_acquire_recursive>
 8012936:	bf00      	nop
 8012938:	20003870 	.word	0x20003870

0801293c <__sfp_lock_release>:
 801293c:	4801      	ldr	r0, [pc, #4]	; (8012944 <__sfp_lock_release+0x8>)
 801293e:	f000 bf58 	b.w	80137f2 <__retarget_lock_release_recursive>
 8012942:	bf00      	nop
 8012944:	20003870 	.word	0x20003870

08012948 <__sinit_lock_acquire>:
 8012948:	4801      	ldr	r0, [pc, #4]	; (8012950 <__sinit_lock_acquire+0x8>)
 801294a:	f000 bf50 	b.w	80137ee <__retarget_lock_acquire_recursive>
 801294e:	bf00      	nop
 8012950:	2000386b 	.word	0x2000386b

08012954 <__sinit_lock_release>:
 8012954:	4801      	ldr	r0, [pc, #4]	; (801295c <__sinit_lock_release+0x8>)
 8012956:	f000 bf4c 	b.w	80137f2 <__retarget_lock_release_recursive>
 801295a:	bf00      	nop
 801295c:	2000386b 	.word	0x2000386b

08012960 <__sinit>:
 8012960:	b510      	push	{r4, lr}
 8012962:	4604      	mov	r4, r0
 8012964:	f7ff fff0 	bl	8012948 <__sinit_lock_acquire>
 8012968:	69a3      	ldr	r3, [r4, #24]
 801296a:	b11b      	cbz	r3, 8012974 <__sinit+0x14>
 801296c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012970:	f7ff bff0 	b.w	8012954 <__sinit_lock_release>
 8012974:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8012978:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 801297c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8012980:	4b12      	ldr	r3, [pc, #72]	; (80129cc <__sinit+0x6c>)
 8012982:	4a13      	ldr	r2, [pc, #76]	; (80129d0 <__sinit+0x70>)
 8012984:	681b      	ldr	r3, [r3, #0]
 8012986:	62a2      	str	r2, [r4, #40]	; 0x28
 8012988:	429c      	cmp	r4, r3
 801298a:	bf04      	itt	eq
 801298c:	2301      	moveq	r3, #1
 801298e:	61a3      	streq	r3, [r4, #24]
 8012990:	4620      	mov	r0, r4
 8012992:	f000 f81f 	bl	80129d4 <__sfp>
 8012996:	6060      	str	r0, [r4, #4]
 8012998:	4620      	mov	r0, r4
 801299a:	f000 f81b 	bl	80129d4 <__sfp>
 801299e:	60a0      	str	r0, [r4, #8]
 80129a0:	4620      	mov	r0, r4
 80129a2:	f000 f817 	bl	80129d4 <__sfp>
 80129a6:	2200      	movs	r2, #0
 80129a8:	60e0      	str	r0, [r4, #12]
 80129aa:	2104      	movs	r1, #4
 80129ac:	6860      	ldr	r0, [r4, #4]
 80129ae:	f7ff ff85 	bl	80128bc <std.isra.0>
 80129b2:	2201      	movs	r2, #1
 80129b4:	2109      	movs	r1, #9
 80129b6:	68a0      	ldr	r0, [r4, #8]
 80129b8:	f7ff ff80 	bl	80128bc <std.isra.0>
 80129bc:	2202      	movs	r2, #2
 80129be:	2112      	movs	r1, #18
 80129c0:	68e0      	ldr	r0, [r4, #12]
 80129c2:	f7ff ff7b 	bl	80128bc <std.isra.0>
 80129c6:	2301      	movs	r3, #1
 80129c8:	61a3      	str	r3, [r4, #24]
 80129ca:	e7cf      	b.n	801296c <__sinit+0xc>
 80129cc:	08015f08 	.word	0x08015f08
 80129d0:	080128b1 	.word	0x080128b1

080129d4 <__sfp>:
 80129d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129d6:	4607      	mov	r7, r0
 80129d8:	f7ff ffaa 	bl	8012930 <__sfp_lock_acquire>
 80129dc:	4b1f      	ldr	r3, [pc, #124]	; (8012a5c <__sfp+0x88>)
 80129de:	681e      	ldr	r6, [r3, #0]
 80129e0:	69b3      	ldr	r3, [r6, #24]
 80129e2:	b913      	cbnz	r3, 80129ea <__sfp+0x16>
 80129e4:	4630      	mov	r0, r6
 80129e6:	f7ff ffbb 	bl	8012960 <__sinit>
 80129ea:	36d8      	adds	r6, #216	; 0xd8
 80129ec:	68b4      	ldr	r4, [r6, #8]
 80129ee:	6873      	ldr	r3, [r6, #4]
 80129f0:	3b01      	subs	r3, #1
 80129f2:	d503      	bpl.n	80129fc <__sfp+0x28>
 80129f4:	6833      	ldr	r3, [r6, #0]
 80129f6:	b133      	cbz	r3, 8012a06 <__sfp+0x32>
 80129f8:	6836      	ldr	r6, [r6, #0]
 80129fa:	e7f7      	b.n	80129ec <__sfp+0x18>
 80129fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012a00:	b17d      	cbz	r5, 8012a22 <__sfp+0x4e>
 8012a02:	3468      	adds	r4, #104	; 0x68
 8012a04:	e7f4      	b.n	80129f0 <__sfp+0x1c>
 8012a06:	2104      	movs	r1, #4
 8012a08:	4638      	mov	r0, r7
 8012a0a:	f7ff ff7b 	bl	8012904 <__sfmoreglue>
 8012a0e:	4604      	mov	r4, r0
 8012a10:	6030      	str	r0, [r6, #0]
 8012a12:	2800      	cmp	r0, #0
 8012a14:	d1f0      	bne.n	80129f8 <__sfp+0x24>
 8012a16:	f7ff ff91 	bl	801293c <__sfp_lock_release>
 8012a1a:	230c      	movs	r3, #12
 8012a1c:	603b      	str	r3, [r7, #0]
 8012a1e:	4620      	mov	r0, r4
 8012a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012a26:	81e3      	strh	r3, [r4, #14]
 8012a28:	2301      	movs	r3, #1
 8012a2a:	81a3      	strh	r3, [r4, #12]
 8012a2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012a30:	6665      	str	r5, [r4, #100]	; 0x64
 8012a32:	f000 fed9 	bl	80137e8 <__retarget_lock_init_recursive>
 8012a36:	f7ff ff81 	bl	801293c <__sfp_lock_release>
 8012a3a:	6025      	str	r5, [r4, #0]
 8012a3c:	60a5      	str	r5, [r4, #8]
 8012a3e:	6065      	str	r5, [r4, #4]
 8012a40:	6125      	str	r5, [r4, #16]
 8012a42:	6165      	str	r5, [r4, #20]
 8012a44:	61a5      	str	r5, [r4, #24]
 8012a46:	2208      	movs	r2, #8
 8012a48:	4629      	mov	r1, r5
 8012a4a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012a4e:	f7fb f9ba 	bl	800ddc6 <memset>
 8012a52:	6365      	str	r5, [r4, #52]	; 0x34
 8012a54:	63a5      	str	r5, [r4, #56]	; 0x38
 8012a56:	64a5      	str	r5, [r4, #72]	; 0x48
 8012a58:	64e5      	str	r5, [r4, #76]	; 0x4c
 8012a5a:	e7e0      	b.n	8012a1e <__sfp+0x4a>
 8012a5c:	08015f08 	.word	0x08015f08

08012a60 <_malloc_trim_r>:
 8012a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a64:	4f25      	ldr	r7, [pc, #148]	; (8012afc <_malloc_trim_r+0x9c>)
 8012a66:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8012b08 <_malloc_trim_r+0xa8>
 8012a6a:	4689      	mov	r9, r1
 8012a6c:	4606      	mov	r6, r0
 8012a6e:	f7fb fc0f 	bl	800e290 <__malloc_lock>
 8012a72:	68bb      	ldr	r3, [r7, #8]
 8012a74:	685d      	ldr	r5, [r3, #4]
 8012a76:	f1a8 0411 	sub.w	r4, r8, #17
 8012a7a:	f025 0503 	bic.w	r5, r5, #3
 8012a7e:	eba4 0409 	sub.w	r4, r4, r9
 8012a82:	442c      	add	r4, r5
 8012a84:	fbb4 f4f8 	udiv	r4, r4, r8
 8012a88:	3c01      	subs	r4, #1
 8012a8a:	fb08 f404 	mul.w	r4, r8, r4
 8012a8e:	4544      	cmp	r4, r8
 8012a90:	da05      	bge.n	8012a9e <_malloc_trim_r+0x3e>
 8012a92:	4630      	mov	r0, r6
 8012a94:	f7fb fc02 	bl	800e29c <__malloc_unlock>
 8012a98:	2000      	movs	r0, #0
 8012a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a9e:	2100      	movs	r1, #0
 8012aa0:	4630      	mov	r0, r6
 8012aa2:	f7fb fc81 	bl	800e3a8 <_sbrk_r>
 8012aa6:	68bb      	ldr	r3, [r7, #8]
 8012aa8:	442b      	add	r3, r5
 8012aaa:	4298      	cmp	r0, r3
 8012aac:	d1f1      	bne.n	8012a92 <_malloc_trim_r+0x32>
 8012aae:	4261      	negs	r1, r4
 8012ab0:	4630      	mov	r0, r6
 8012ab2:	f7fb fc79 	bl	800e3a8 <_sbrk_r>
 8012ab6:	3001      	adds	r0, #1
 8012ab8:	d110      	bne.n	8012adc <_malloc_trim_r+0x7c>
 8012aba:	2100      	movs	r1, #0
 8012abc:	4630      	mov	r0, r6
 8012abe:	f7fb fc73 	bl	800e3a8 <_sbrk_r>
 8012ac2:	68ba      	ldr	r2, [r7, #8]
 8012ac4:	1a83      	subs	r3, r0, r2
 8012ac6:	2b0f      	cmp	r3, #15
 8012ac8:	dde3      	ble.n	8012a92 <_malloc_trim_r+0x32>
 8012aca:	490d      	ldr	r1, [pc, #52]	; (8012b00 <_malloc_trim_r+0xa0>)
 8012acc:	6809      	ldr	r1, [r1, #0]
 8012ace:	1a40      	subs	r0, r0, r1
 8012ad0:	490c      	ldr	r1, [pc, #48]	; (8012b04 <_malloc_trim_r+0xa4>)
 8012ad2:	f043 0301 	orr.w	r3, r3, #1
 8012ad6:	6008      	str	r0, [r1, #0]
 8012ad8:	6053      	str	r3, [r2, #4]
 8012ada:	e7da      	b.n	8012a92 <_malloc_trim_r+0x32>
 8012adc:	68bb      	ldr	r3, [r7, #8]
 8012ade:	4a09      	ldr	r2, [pc, #36]	; (8012b04 <_malloc_trim_r+0xa4>)
 8012ae0:	1b2d      	subs	r5, r5, r4
 8012ae2:	f045 0501 	orr.w	r5, r5, #1
 8012ae6:	605d      	str	r5, [r3, #4]
 8012ae8:	6813      	ldr	r3, [r2, #0]
 8012aea:	4630      	mov	r0, r6
 8012aec:	1b1c      	subs	r4, r3, r4
 8012aee:	6014      	str	r4, [r2, #0]
 8012af0:	f7fb fbd4 	bl	800e29c <__malloc_unlock>
 8012af4:	2001      	movs	r0, #1
 8012af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012afa:	bf00      	nop
 8012afc:	20000108 	.word	0x20000108
 8012b00:	20000510 	.word	0x20000510
 8012b04:	20000924 	.word	0x20000924
 8012b08:	00000080 	.word	0x00000080

08012b0c <_free_r>:
 8012b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b10:	4604      	mov	r4, r0
 8012b12:	4688      	mov	r8, r1
 8012b14:	2900      	cmp	r1, #0
 8012b16:	f000 80ab 	beq.w	8012c70 <_free_r+0x164>
 8012b1a:	f7fb fbb9 	bl	800e290 <__malloc_lock>
 8012b1e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8012b22:	4d54      	ldr	r5, [pc, #336]	; (8012c74 <_free_r+0x168>)
 8012b24:	f022 0001 	bic.w	r0, r2, #1
 8012b28:	f1a8 0308 	sub.w	r3, r8, #8
 8012b2c:	181f      	adds	r7, r3, r0
 8012b2e:	68a9      	ldr	r1, [r5, #8]
 8012b30:	687e      	ldr	r6, [r7, #4]
 8012b32:	428f      	cmp	r7, r1
 8012b34:	f026 0603 	bic.w	r6, r6, #3
 8012b38:	f002 0201 	and.w	r2, r2, #1
 8012b3c:	d11b      	bne.n	8012b76 <_free_r+0x6a>
 8012b3e:	4430      	add	r0, r6
 8012b40:	b93a      	cbnz	r2, 8012b52 <_free_r+0x46>
 8012b42:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8012b46:	1a9b      	subs	r3, r3, r2
 8012b48:	4410      	add	r0, r2
 8012b4a:	6899      	ldr	r1, [r3, #8]
 8012b4c:	68da      	ldr	r2, [r3, #12]
 8012b4e:	60ca      	str	r2, [r1, #12]
 8012b50:	6091      	str	r1, [r2, #8]
 8012b52:	f040 0201 	orr.w	r2, r0, #1
 8012b56:	605a      	str	r2, [r3, #4]
 8012b58:	60ab      	str	r3, [r5, #8]
 8012b5a:	4b47      	ldr	r3, [pc, #284]	; (8012c78 <_free_r+0x16c>)
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	4298      	cmp	r0, r3
 8012b60:	d304      	bcc.n	8012b6c <_free_r+0x60>
 8012b62:	4b46      	ldr	r3, [pc, #280]	; (8012c7c <_free_r+0x170>)
 8012b64:	4620      	mov	r0, r4
 8012b66:	6819      	ldr	r1, [r3, #0]
 8012b68:	f7ff ff7a 	bl	8012a60 <_malloc_trim_r>
 8012b6c:	4620      	mov	r0, r4
 8012b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b72:	f7fb bb93 	b.w	800e29c <__malloc_unlock>
 8012b76:	607e      	str	r6, [r7, #4]
 8012b78:	2a00      	cmp	r2, #0
 8012b7a:	d139      	bne.n	8012bf0 <_free_r+0xe4>
 8012b7c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8012b80:	1a5b      	subs	r3, r3, r1
 8012b82:	4408      	add	r0, r1
 8012b84:	6899      	ldr	r1, [r3, #8]
 8012b86:	f105 0e08 	add.w	lr, r5, #8
 8012b8a:	4571      	cmp	r1, lr
 8012b8c:	d032      	beq.n	8012bf4 <_free_r+0xe8>
 8012b8e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8012b92:	f8c1 e00c 	str.w	lr, [r1, #12]
 8012b96:	f8ce 1008 	str.w	r1, [lr, #8]
 8012b9a:	19b9      	adds	r1, r7, r6
 8012b9c:	6849      	ldr	r1, [r1, #4]
 8012b9e:	07c9      	lsls	r1, r1, #31
 8012ba0:	d40a      	bmi.n	8012bb8 <_free_r+0xac>
 8012ba2:	4430      	add	r0, r6
 8012ba4:	68b9      	ldr	r1, [r7, #8]
 8012ba6:	bb3a      	cbnz	r2, 8012bf8 <_free_r+0xec>
 8012ba8:	4e35      	ldr	r6, [pc, #212]	; (8012c80 <_free_r+0x174>)
 8012baa:	42b1      	cmp	r1, r6
 8012bac:	d124      	bne.n	8012bf8 <_free_r+0xec>
 8012bae:	616b      	str	r3, [r5, #20]
 8012bb0:	612b      	str	r3, [r5, #16]
 8012bb2:	2201      	movs	r2, #1
 8012bb4:	60d9      	str	r1, [r3, #12]
 8012bb6:	6099      	str	r1, [r3, #8]
 8012bb8:	f040 0101 	orr.w	r1, r0, #1
 8012bbc:	6059      	str	r1, [r3, #4]
 8012bbe:	5018      	str	r0, [r3, r0]
 8012bc0:	2a00      	cmp	r2, #0
 8012bc2:	d1d3      	bne.n	8012b6c <_free_r+0x60>
 8012bc4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8012bc8:	d21a      	bcs.n	8012c00 <_free_r+0xf4>
 8012bca:	08c0      	lsrs	r0, r0, #3
 8012bcc:	1081      	asrs	r1, r0, #2
 8012bce:	2201      	movs	r2, #1
 8012bd0:	408a      	lsls	r2, r1
 8012bd2:	6869      	ldr	r1, [r5, #4]
 8012bd4:	3001      	adds	r0, #1
 8012bd6:	430a      	orrs	r2, r1
 8012bd8:	606a      	str	r2, [r5, #4]
 8012bda:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8012bde:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8012be2:	6099      	str	r1, [r3, #8]
 8012be4:	3a08      	subs	r2, #8
 8012be6:	60da      	str	r2, [r3, #12]
 8012be8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8012bec:	60cb      	str	r3, [r1, #12]
 8012bee:	e7bd      	b.n	8012b6c <_free_r+0x60>
 8012bf0:	2200      	movs	r2, #0
 8012bf2:	e7d2      	b.n	8012b9a <_free_r+0x8e>
 8012bf4:	2201      	movs	r2, #1
 8012bf6:	e7d0      	b.n	8012b9a <_free_r+0x8e>
 8012bf8:	68fe      	ldr	r6, [r7, #12]
 8012bfa:	60ce      	str	r6, [r1, #12]
 8012bfc:	60b1      	str	r1, [r6, #8]
 8012bfe:	e7db      	b.n	8012bb8 <_free_r+0xac>
 8012c00:	0a42      	lsrs	r2, r0, #9
 8012c02:	2a04      	cmp	r2, #4
 8012c04:	d813      	bhi.n	8012c2e <_free_r+0x122>
 8012c06:	0982      	lsrs	r2, r0, #6
 8012c08:	3238      	adds	r2, #56	; 0x38
 8012c0a:	1c51      	adds	r1, r2, #1
 8012c0c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8012c10:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8012c14:	428e      	cmp	r6, r1
 8012c16:	d124      	bne.n	8012c62 <_free_r+0x156>
 8012c18:	2001      	movs	r0, #1
 8012c1a:	1092      	asrs	r2, r2, #2
 8012c1c:	fa00 f202 	lsl.w	r2, r0, r2
 8012c20:	6868      	ldr	r0, [r5, #4]
 8012c22:	4302      	orrs	r2, r0
 8012c24:	606a      	str	r2, [r5, #4]
 8012c26:	60de      	str	r6, [r3, #12]
 8012c28:	6099      	str	r1, [r3, #8]
 8012c2a:	60b3      	str	r3, [r6, #8]
 8012c2c:	e7de      	b.n	8012bec <_free_r+0xe0>
 8012c2e:	2a14      	cmp	r2, #20
 8012c30:	d801      	bhi.n	8012c36 <_free_r+0x12a>
 8012c32:	325b      	adds	r2, #91	; 0x5b
 8012c34:	e7e9      	b.n	8012c0a <_free_r+0xfe>
 8012c36:	2a54      	cmp	r2, #84	; 0x54
 8012c38:	d802      	bhi.n	8012c40 <_free_r+0x134>
 8012c3a:	0b02      	lsrs	r2, r0, #12
 8012c3c:	326e      	adds	r2, #110	; 0x6e
 8012c3e:	e7e4      	b.n	8012c0a <_free_r+0xfe>
 8012c40:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8012c44:	d802      	bhi.n	8012c4c <_free_r+0x140>
 8012c46:	0bc2      	lsrs	r2, r0, #15
 8012c48:	3277      	adds	r2, #119	; 0x77
 8012c4a:	e7de      	b.n	8012c0a <_free_r+0xfe>
 8012c4c:	f240 5154 	movw	r1, #1364	; 0x554
 8012c50:	428a      	cmp	r2, r1
 8012c52:	bf9a      	itte	ls
 8012c54:	0c82      	lsrls	r2, r0, #18
 8012c56:	327c      	addls	r2, #124	; 0x7c
 8012c58:	227e      	movhi	r2, #126	; 0x7e
 8012c5a:	e7d6      	b.n	8012c0a <_free_r+0xfe>
 8012c5c:	6889      	ldr	r1, [r1, #8]
 8012c5e:	428e      	cmp	r6, r1
 8012c60:	d004      	beq.n	8012c6c <_free_r+0x160>
 8012c62:	684a      	ldr	r2, [r1, #4]
 8012c64:	f022 0203 	bic.w	r2, r2, #3
 8012c68:	4290      	cmp	r0, r2
 8012c6a:	d3f7      	bcc.n	8012c5c <_free_r+0x150>
 8012c6c:	68ce      	ldr	r6, [r1, #12]
 8012c6e:	e7da      	b.n	8012c26 <_free_r+0x11a>
 8012c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c74:	20000108 	.word	0x20000108
 8012c78:	20000514 	.word	0x20000514
 8012c7c:	20000954 	.word	0x20000954
 8012c80:	20000110 	.word	0x20000110

08012c84 <__sfvwrite_r>:
 8012c84:	6893      	ldr	r3, [r2, #8]
 8012c86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c8a:	4607      	mov	r7, r0
 8012c8c:	460c      	mov	r4, r1
 8012c8e:	4690      	mov	r8, r2
 8012c90:	b91b      	cbnz	r3, 8012c9a <__sfvwrite_r+0x16>
 8012c92:	2000      	movs	r0, #0
 8012c94:	b003      	add	sp, #12
 8012c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c9a:	898b      	ldrh	r3, [r1, #12]
 8012c9c:	0718      	lsls	r0, r3, #28
 8012c9e:	d526      	bpl.n	8012cee <__sfvwrite_r+0x6a>
 8012ca0:	690b      	ldr	r3, [r1, #16]
 8012ca2:	b323      	cbz	r3, 8012cee <__sfvwrite_r+0x6a>
 8012ca4:	89a3      	ldrh	r3, [r4, #12]
 8012ca6:	f8d8 6000 	ldr.w	r6, [r8]
 8012caa:	f013 0902 	ands.w	r9, r3, #2
 8012cae:	d02d      	beq.n	8012d0c <__sfvwrite_r+0x88>
 8012cb0:	f04f 0a00 	mov.w	sl, #0
 8012cb4:	f8df b264 	ldr.w	fp, [pc, #612]	; 8012f1c <__sfvwrite_r+0x298>
 8012cb8:	46d1      	mov	r9, sl
 8012cba:	f1b9 0f00 	cmp.w	r9, #0
 8012cbe:	d01f      	beq.n	8012d00 <__sfvwrite_r+0x7c>
 8012cc0:	45d9      	cmp	r9, fp
 8012cc2:	464b      	mov	r3, r9
 8012cc4:	4652      	mov	r2, sl
 8012cc6:	bf28      	it	cs
 8012cc8:	465b      	movcs	r3, fp
 8012cca:	6a21      	ldr	r1, [r4, #32]
 8012ccc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8012cce:	4638      	mov	r0, r7
 8012cd0:	47a8      	blx	r5
 8012cd2:	2800      	cmp	r0, #0
 8012cd4:	f340 8089 	ble.w	8012dea <__sfvwrite_r+0x166>
 8012cd8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012cdc:	4482      	add	sl, r0
 8012cde:	eba9 0900 	sub.w	r9, r9, r0
 8012ce2:	1a18      	subs	r0, r3, r0
 8012ce4:	f8c8 0008 	str.w	r0, [r8, #8]
 8012ce8:	2800      	cmp	r0, #0
 8012cea:	d1e6      	bne.n	8012cba <__sfvwrite_r+0x36>
 8012cec:	e7d1      	b.n	8012c92 <__sfvwrite_r+0xe>
 8012cee:	4621      	mov	r1, r4
 8012cf0:	4638      	mov	r0, r7
 8012cf2:	f7fe fe2d 	bl	8011950 <__swsetup_r>
 8012cf6:	2800      	cmp	r0, #0
 8012cf8:	d0d4      	beq.n	8012ca4 <__sfvwrite_r+0x20>
 8012cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8012cfe:	e7c9      	b.n	8012c94 <__sfvwrite_r+0x10>
 8012d00:	f8d6 a000 	ldr.w	sl, [r6]
 8012d04:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8012d08:	3608      	adds	r6, #8
 8012d0a:	e7d6      	b.n	8012cba <__sfvwrite_r+0x36>
 8012d0c:	f013 0301 	ands.w	r3, r3, #1
 8012d10:	d043      	beq.n	8012d9a <__sfvwrite_r+0x116>
 8012d12:	4648      	mov	r0, r9
 8012d14:	46ca      	mov	sl, r9
 8012d16:	46cb      	mov	fp, r9
 8012d18:	f1bb 0f00 	cmp.w	fp, #0
 8012d1c:	f000 80d9 	beq.w	8012ed2 <__sfvwrite_r+0x24e>
 8012d20:	b950      	cbnz	r0, 8012d38 <__sfvwrite_r+0xb4>
 8012d22:	465a      	mov	r2, fp
 8012d24:	210a      	movs	r1, #10
 8012d26:	4650      	mov	r0, sl
 8012d28:	f7ed fa6a 	bl	8000200 <memchr>
 8012d2c:	2800      	cmp	r0, #0
 8012d2e:	f000 80d5 	beq.w	8012edc <__sfvwrite_r+0x258>
 8012d32:	3001      	adds	r0, #1
 8012d34:	eba0 090a 	sub.w	r9, r0, sl
 8012d38:	6820      	ldr	r0, [r4, #0]
 8012d3a:	6921      	ldr	r1, [r4, #16]
 8012d3c:	6962      	ldr	r2, [r4, #20]
 8012d3e:	45d9      	cmp	r9, fp
 8012d40:	464b      	mov	r3, r9
 8012d42:	bf28      	it	cs
 8012d44:	465b      	movcs	r3, fp
 8012d46:	4288      	cmp	r0, r1
 8012d48:	f240 80cb 	bls.w	8012ee2 <__sfvwrite_r+0x25e>
 8012d4c:	68a5      	ldr	r5, [r4, #8]
 8012d4e:	4415      	add	r5, r2
 8012d50:	42ab      	cmp	r3, r5
 8012d52:	f340 80c6 	ble.w	8012ee2 <__sfvwrite_r+0x25e>
 8012d56:	4651      	mov	r1, sl
 8012d58:	462a      	mov	r2, r5
 8012d5a:	f000 fdc9 	bl	80138f0 <memmove>
 8012d5e:	6823      	ldr	r3, [r4, #0]
 8012d60:	442b      	add	r3, r5
 8012d62:	6023      	str	r3, [r4, #0]
 8012d64:	4621      	mov	r1, r4
 8012d66:	4638      	mov	r0, r7
 8012d68:	f7ff fd66 	bl	8012838 <_fflush_r>
 8012d6c:	2800      	cmp	r0, #0
 8012d6e:	d13c      	bne.n	8012dea <__sfvwrite_r+0x166>
 8012d70:	ebb9 0905 	subs.w	r9, r9, r5
 8012d74:	f040 80cf 	bne.w	8012f16 <__sfvwrite_r+0x292>
 8012d78:	4621      	mov	r1, r4
 8012d7a:	4638      	mov	r0, r7
 8012d7c:	f7ff fd5c 	bl	8012838 <_fflush_r>
 8012d80:	2800      	cmp	r0, #0
 8012d82:	d132      	bne.n	8012dea <__sfvwrite_r+0x166>
 8012d84:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012d88:	44aa      	add	sl, r5
 8012d8a:	ebab 0b05 	sub.w	fp, fp, r5
 8012d8e:	1b5d      	subs	r5, r3, r5
 8012d90:	f8c8 5008 	str.w	r5, [r8, #8]
 8012d94:	2d00      	cmp	r5, #0
 8012d96:	d1bf      	bne.n	8012d18 <__sfvwrite_r+0x94>
 8012d98:	e77b      	b.n	8012c92 <__sfvwrite_r+0xe>
 8012d9a:	4699      	mov	r9, r3
 8012d9c:	469a      	mov	sl, r3
 8012d9e:	f1ba 0f00 	cmp.w	sl, #0
 8012da2:	d027      	beq.n	8012df4 <__sfvwrite_r+0x170>
 8012da4:	89a2      	ldrh	r2, [r4, #12]
 8012da6:	68a5      	ldr	r5, [r4, #8]
 8012da8:	0591      	lsls	r1, r2, #22
 8012daa:	d565      	bpl.n	8012e78 <__sfvwrite_r+0x1f4>
 8012dac:	45aa      	cmp	sl, r5
 8012dae:	d33b      	bcc.n	8012e28 <__sfvwrite_r+0x1a4>
 8012db0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012db4:	d036      	beq.n	8012e24 <__sfvwrite_r+0x1a0>
 8012db6:	6921      	ldr	r1, [r4, #16]
 8012db8:	6823      	ldr	r3, [r4, #0]
 8012dba:	1a5b      	subs	r3, r3, r1
 8012dbc:	9301      	str	r3, [sp, #4]
 8012dbe:	6963      	ldr	r3, [r4, #20]
 8012dc0:	2002      	movs	r0, #2
 8012dc2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8012dc6:	fb93 fbf0 	sdiv	fp, r3, r0
 8012dca:	9b01      	ldr	r3, [sp, #4]
 8012dcc:	1c58      	adds	r0, r3, #1
 8012dce:	4450      	add	r0, sl
 8012dd0:	4583      	cmp	fp, r0
 8012dd2:	bf38      	it	cc
 8012dd4:	4683      	movcc	fp, r0
 8012dd6:	0553      	lsls	r3, r2, #21
 8012dd8:	d53e      	bpl.n	8012e58 <__sfvwrite_r+0x1d4>
 8012dda:	4659      	mov	r1, fp
 8012ddc:	4638      	mov	r0, r7
 8012dde:	f7fa fdd9 	bl	800d994 <_malloc_r>
 8012de2:	4605      	mov	r5, r0
 8012de4:	b950      	cbnz	r0, 8012dfc <__sfvwrite_r+0x178>
 8012de6:	230c      	movs	r3, #12
 8012de8:	603b      	str	r3, [r7, #0]
 8012dea:	89a3      	ldrh	r3, [r4, #12]
 8012dec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012df0:	81a3      	strh	r3, [r4, #12]
 8012df2:	e782      	b.n	8012cfa <__sfvwrite_r+0x76>
 8012df4:	e896 0600 	ldmia.w	r6, {r9, sl}
 8012df8:	3608      	adds	r6, #8
 8012dfa:	e7d0      	b.n	8012d9e <__sfvwrite_r+0x11a>
 8012dfc:	9a01      	ldr	r2, [sp, #4]
 8012dfe:	6921      	ldr	r1, [r4, #16]
 8012e00:	f7fa ffd6 	bl	800ddb0 <memcpy>
 8012e04:	89a2      	ldrh	r2, [r4, #12]
 8012e06:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8012e0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8012e0e:	81a2      	strh	r2, [r4, #12]
 8012e10:	9b01      	ldr	r3, [sp, #4]
 8012e12:	6125      	str	r5, [r4, #16]
 8012e14:	441d      	add	r5, r3
 8012e16:	ebab 0303 	sub.w	r3, fp, r3
 8012e1a:	6025      	str	r5, [r4, #0]
 8012e1c:	f8c4 b014 	str.w	fp, [r4, #20]
 8012e20:	4655      	mov	r5, sl
 8012e22:	60a3      	str	r3, [r4, #8]
 8012e24:	45aa      	cmp	sl, r5
 8012e26:	d200      	bcs.n	8012e2a <__sfvwrite_r+0x1a6>
 8012e28:	4655      	mov	r5, sl
 8012e2a:	462a      	mov	r2, r5
 8012e2c:	4649      	mov	r1, r9
 8012e2e:	6820      	ldr	r0, [r4, #0]
 8012e30:	f000 fd5e 	bl	80138f0 <memmove>
 8012e34:	68a3      	ldr	r3, [r4, #8]
 8012e36:	1b5b      	subs	r3, r3, r5
 8012e38:	60a3      	str	r3, [r4, #8]
 8012e3a:	6823      	ldr	r3, [r4, #0]
 8012e3c:	441d      	add	r5, r3
 8012e3e:	6025      	str	r5, [r4, #0]
 8012e40:	4655      	mov	r5, sl
 8012e42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012e46:	44a9      	add	r9, r5
 8012e48:	ebaa 0a05 	sub.w	sl, sl, r5
 8012e4c:	1b5d      	subs	r5, r3, r5
 8012e4e:	f8c8 5008 	str.w	r5, [r8, #8]
 8012e52:	2d00      	cmp	r5, #0
 8012e54:	d1a3      	bne.n	8012d9e <__sfvwrite_r+0x11a>
 8012e56:	e71c      	b.n	8012c92 <__sfvwrite_r+0xe>
 8012e58:	465a      	mov	r2, fp
 8012e5a:	4638      	mov	r0, r7
 8012e5c:	f001 f94a 	bl	80140f4 <_realloc_r>
 8012e60:	4605      	mov	r5, r0
 8012e62:	2800      	cmp	r0, #0
 8012e64:	d1d4      	bne.n	8012e10 <__sfvwrite_r+0x18c>
 8012e66:	6921      	ldr	r1, [r4, #16]
 8012e68:	4638      	mov	r0, r7
 8012e6a:	f7ff fe4f 	bl	8012b0c <_free_r>
 8012e6e:	89a3      	ldrh	r3, [r4, #12]
 8012e70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012e74:	81a3      	strh	r3, [r4, #12]
 8012e76:	e7b6      	b.n	8012de6 <__sfvwrite_r+0x162>
 8012e78:	6820      	ldr	r0, [r4, #0]
 8012e7a:	6923      	ldr	r3, [r4, #16]
 8012e7c:	4298      	cmp	r0, r3
 8012e7e:	d802      	bhi.n	8012e86 <__sfvwrite_r+0x202>
 8012e80:	6962      	ldr	r2, [r4, #20]
 8012e82:	4592      	cmp	sl, r2
 8012e84:	d215      	bcs.n	8012eb2 <__sfvwrite_r+0x22e>
 8012e86:	4555      	cmp	r5, sl
 8012e88:	bf28      	it	cs
 8012e8a:	4655      	movcs	r5, sl
 8012e8c:	462a      	mov	r2, r5
 8012e8e:	4649      	mov	r1, r9
 8012e90:	f000 fd2e 	bl	80138f0 <memmove>
 8012e94:	68a3      	ldr	r3, [r4, #8]
 8012e96:	6822      	ldr	r2, [r4, #0]
 8012e98:	1b5b      	subs	r3, r3, r5
 8012e9a:	442a      	add	r2, r5
 8012e9c:	60a3      	str	r3, [r4, #8]
 8012e9e:	6022      	str	r2, [r4, #0]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d1ce      	bne.n	8012e42 <__sfvwrite_r+0x1be>
 8012ea4:	4621      	mov	r1, r4
 8012ea6:	4638      	mov	r0, r7
 8012ea8:	f7ff fcc6 	bl	8012838 <_fflush_r>
 8012eac:	2800      	cmp	r0, #0
 8012eae:	d0c8      	beq.n	8012e42 <__sfvwrite_r+0x1be>
 8012eb0:	e79b      	b.n	8012dea <__sfvwrite_r+0x166>
 8012eb2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8012eb6:	4553      	cmp	r3, sl
 8012eb8:	bf28      	it	cs
 8012eba:	4653      	movcs	r3, sl
 8012ebc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8012ebe:	fb93 f3f2 	sdiv	r3, r3, r2
 8012ec2:	6a21      	ldr	r1, [r4, #32]
 8012ec4:	4353      	muls	r3, r2
 8012ec6:	4638      	mov	r0, r7
 8012ec8:	464a      	mov	r2, r9
 8012eca:	47a8      	blx	r5
 8012ecc:	1e05      	subs	r5, r0, #0
 8012ece:	dcb8      	bgt.n	8012e42 <__sfvwrite_r+0x1be>
 8012ed0:	e78b      	b.n	8012dea <__sfvwrite_r+0x166>
 8012ed2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8012ed6:	2000      	movs	r0, #0
 8012ed8:	3608      	adds	r6, #8
 8012eda:	e71d      	b.n	8012d18 <__sfvwrite_r+0x94>
 8012edc:	f10b 0901 	add.w	r9, fp, #1
 8012ee0:	e72a      	b.n	8012d38 <__sfvwrite_r+0xb4>
 8012ee2:	4293      	cmp	r3, r2
 8012ee4:	db09      	blt.n	8012efa <__sfvwrite_r+0x276>
 8012ee6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8012ee8:	6a21      	ldr	r1, [r4, #32]
 8012eea:	4613      	mov	r3, r2
 8012eec:	4638      	mov	r0, r7
 8012eee:	4652      	mov	r2, sl
 8012ef0:	47a8      	blx	r5
 8012ef2:	1e05      	subs	r5, r0, #0
 8012ef4:	f73f af3c 	bgt.w	8012d70 <__sfvwrite_r+0xec>
 8012ef8:	e777      	b.n	8012dea <__sfvwrite_r+0x166>
 8012efa:	461a      	mov	r2, r3
 8012efc:	4651      	mov	r1, sl
 8012efe:	9301      	str	r3, [sp, #4]
 8012f00:	f000 fcf6 	bl	80138f0 <memmove>
 8012f04:	9b01      	ldr	r3, [sp, #4]
 8012f06:	68a2      	ldr	r2, [r4, #8]
 8012f08:	1ad2      	subs	r2, r2, r3
 8012f0a:	60a2      	str	r2, [r4, #8]
 8012f0c:	6822      	ldr	r2, [r4, #0]
 8012f0e:	441a      	add	r2, r3
 8012f10:	6022      	str	r2, [r4, #0]
 8012f12:	461d      	mov	r5, r3
 8012f14:	e72c      	b.n	8012d70 <__sfvwrite_r+0xec>
 8012f16:	2001      	movs	r0, #1
 8012f18:	e734      	b.n	8012d84 <__sfvwrite_r+0x100>
 8012f1a:	bf00      	nop
 8012f1c:	7ffffc00 	.word	0x7ffffc00

08012f20 <_fwalk_reent>:
 8012f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f24:	4680      	mov	r8, r0
 8012f26:	4689      	mov	r9, r1
 8012f28:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8012f2c:	2600      	movs	r6, #0
 8012f2e:	b914      	cbnz	r4, 8012f36 <_fwalk_reent+0x16>
 8012f30:	4630      	mov	r0, r6
 8012f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012f36:	68a5      	ldr	r5, [r4, #8]
 8012f38:	6867      	ldr	r7, [r4, #4]
 8012f3a:	3f01      	subs	r7, #1
 8012f3c:	d501      	bpl.n	8012f42 <_fwalk_reent+0x22>
 8012f3e:	6824      	ldr	r4, [r4, #0]
 8012f40:	e7f5      	b.n	8012f2e <_fwalk_reent+0xe>
 8012f42:	89ab      	ldrh	r3, [r5, #12]
 8012f44:	2b01      	cmp	r3, #1
 8012f46:	d907      	bls.n	8012f58 <_fwalk_reent+0x38>
 8012f48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012f4c:	3301      	adds	r3, #1
 8012f4e:	d003      	beq.n	8012f58 <_fwalk_reent+0x38>
 8012f50:	4629      	mov	r1, r5
 8012f52:	4640      	mov	r0, r8
 8012f54:	47c8      	blx	r9
 8012f56:	4306      	orrs	r6, r0
 8012f58:	3568      	adds	r5, #104	; 0x68
 8012f5a:	e7ee      	b.n	8012f3a <_fwalk_reent+0x1a>

08012f5c <rshift>:
 8012f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012f5e:	6906      	ldr	r6, [r0, #16]
 8012f60:	114b      	asrs	r3, r1, #5
 8012f62:	42b3      	cmp	r3, r6
 8012f64:	f100 0514 	add.w	r5, r0, #20
 8012f68:	da2b      	bge.n	8012fc2 <rshift+0x66>
 8012f6a:	f011 011f 	ands.w	r1, r1, #31
 8012f6e:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8012f72:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8012f76:	d108      	bne.n	8012f8a <rshift+0x2e>
 8012f78:	4629      	mov	r1, r5
 8012f7a:	42b2      	cmp	r2, r6
 8012f7c:	460b      	mov	r3, r1
 8012f7e:	d210      	bcs.n	8012fa2 <rshift+0x46>
 8012f80:	f852 3b04 	ldr.w	r3, [r2], #4
 8012f84:	f841 3b04 	str.w	r3, [r1], #4
 8012f88:	e7f7      	b.n	8012f7a <rshift+0x1e>
 8012f8a:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8012f8e:	f1c1 0e20 	rsb	lr, r1, #32
 8012f92:	3204      	adds	r2, #4
 8012f94:	40cc      	lsrs	r4, r1
 8012f96:	462b      	mov	r3, r5
 8012f98:	42b2      	cmp	r2, r6
 8012f9a:	d308      	bcc.n	8012fae <rshift+0x52>
 8012f9c:	601c      	str	r4, [r3, #0]
 8012f9e:	b104      	cbz	r4, 8012fa2 <rshift+0x46>
 8012fa0:	3304      	adds	r3, #4
 8012fa2:	1b5b      	subs	r3, r3, r5
 8012fa4:	109b      	asrs	r3, r3, #2
 8012fa6:	6103      	str	r3, [r0, #16]
 8012fa8:	b903      	cbnz	r3, 8012fac <rshift+0x50>
 8012faa:	6143      	str	r3, [r0, #20]
 8012fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012fae:	6817      	ldr	r7, [r2, #0]
 8012fb0:	fa07 f70e 	lsl.w	r7, r7, lr
 8012fb4:	433c      	orrs	r4, r7
 8012fb6:	f843 4b04 	str.w	r4, [r3], #4
 8012fba:	f852 4b04 	ldr.w	r4, [r2], #4
 8012fbe:	40cc      	lsrs	r4, r1
 8012fc0:	e7ea      	b.n	8012f98 <rshift+0x3c>
 8012fc2:	462b      	mov	r3, r5
 8012fc4:	e7ed      	b.n	8012fa2 <rshift+0x46>

08012fc6 <__hexdig_fun>:
 8012fc6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012fca:	2b09      	cmp	r3, #9
 8012fcc:	d802      	bhi.n	8012fd4 <__hexdig_fun+0xe>
 8012fce:	3820      	subs	r0, #32
 8012fd0:	b2c0      	uxtb	r0, r0
 8012fd2:	4770      	bx	lr
 8012fd4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012fd8:	2b05      	cmp	r3, #5
 8012fda:	d801      	bhi.n	8012fe0 <__hexdig_fun+0x1a>
 8012fdc:	3847      	subs	r0, #71	; 0x47
 8012fde:	e7f7      	b.n	8012fd0 <__hexdig_fun+0xa>
 8012fe0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8012fe4:	2b05      	cmp	r3, #5
 8012fe6:	d801      	bhi.n	8012fec <__hexdig_fun+0x26>
 8012fe8:	3827      	subs	r0, #39	; 0x27
 8012fea:	e7f1      	b.n	8012fd0 <__hexdig_fun+0xa>
 8012fec:	2000      	movs	r0, #0
 8012fee:	4770      	bx	lr

08012ff0 <__gethex>:
 8012ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ff4:	b08b      	sub	sp, #44	; 0x2c
 8012ff6:	468a      	mov	sl, r1
 8012ff8:	9002      	str	r0, [sp, #8]
 8012ffa:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012ffc:	9306      	str	r3, [sp, #24]
 8012ffe:	4690      	mov	r8, r2
 8013000:	f000 fbe2 	bl	80137c8 <__localeconv_l>
 8013004:	6803      	ldr	r3, [r0, #0]
 8013006:	9303      	str	r3, [sp, #12]
 8013008:	4618      	mov	r0, r3
 801300a:	f7ed f8eb 	bl	80001e4 <strlen>
 801300e:	9b03      	ldr	r3, [sp, #12]
 8013010:	9001      	str	r0, [sp, #4]
 8013012:	4403      	add	r3, r0
 8013014:	f04f 0b00 	mov.w	fp, #0
 8013018:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801301c:	9307      	str	r3, [sp, #28]
 801301e:	f8da 3000 	ldr.w	r3, [sl]
 8013022:	3302      	adds	r3, #2
 8013024:	461f      	mov	r7, r3
 8013026:	f813 0b01 	ldrb.w	r0, [r3], #1
 801302a:	2830      	cmp	r0, #48	; 0x30
 801302c:	d06c      	beq.n	8013108 <__gethex+0x118>
 801302e:	f7ff ffca 	bl	8012fc6 <__hexdig_fun>
 8013032:	4604      	mov	r4, r0
 8013034:	2800      	cmp	r0, #0
 8013036:	d16a      	bne.n	801310e <__gethex+0x11e>
 8013038:	9a01      	ldr	r2, [sp, #4]
 801303a:	9903      	ldr	r1, [sp, #12]
 801303c:	4638      	mov	r0, r7
 801303e:	f001 fa50 	bl	80144e2 <strncmp>
 8013042:	2800      	cmp	r0, #0
 8013044:	d166      	bne.n	8013114 <__gethex+0x124>
 8013046:	9b01      	ldr	r3, [sp, #4]
 8013048:	5cf8      	ldrb	r0, [r7, r3]
 801304a:	18fe      	adds	r6, r7, r3
 801304c:	f7ff ffbb 	bl	8012fc6 <__hexdig_fun>
 8013050:	2800      	cmp	r0, #0
 8013052:	d062      	beq.n	801311a <__gethex+0x12a>
 8013054:	4633      	mov	r3, r6
 8013056:	7818      	ldrb	r0, [r3, #0]
 8013058:	2830      	cmp	r0, #48	; 0x30
 801305a:	461f      	mov	r7, r3
 801305c:	f103 0301 	add.w	r3, r3, #1
 8013060:	d0f9      	beq.n	8013056 <__gethex+0x66>
 8013062:	f7ff ffb0 	bl	8012fc6 <__hexdig_fun>
 8013066:	fab0 f580 	clz	r5, r0
 801306a:	096d      	lsrs	r5, r5, #5
 801306c:	4634      	mov	r4, r6
 801306e:	f04f 0b01 	mov.w	fp, #1
 8013072:	463a      	mov	r2, r7
 8013074:	4616      	mov	r6, r2
 8013076:	3201      	adds	r2, #1
 8013078:	7830      	ldrb	r0, [r6, #0]
 801307a:	f7ff ffa4 	bl	8012fc6 <__hexdig_fun>
 801307e:	2800      	cmp	r0, #0
 8013080:	d1f8      	bne.n	8013074 <__gethex+0x84>
 8013082:	9a01      	ldr	r2, [sp, #4]
 8013084:	9903      	ldr	r1, [sp, #12]
 8013086:	4630      	mov	r0, r6
 8013088:	f001 fa2b 	bl	80144e2 <strncmp>
 801308c:	b950      	cbnz	r0, 80130a4 <__gethex+0xb4>
 801308e:	b954      	cbnz	r4, 80130a6 <__gethex+0xb6>
 8013090:	9b01      	ldr	r3, [sp, #4]
 8013092:	18f4      	adds	r4, r6, r3
 8013094:	4622      	mov	r2, r4
 8013096:	4616      	mov	r6, r2
 8013098:	3201      	adds	r2, #1
 801309a:	7830      	ldrb	r0, [r6, #0]
 801309c:	f7ff ff93 	bl	8012fc6 <__hexdig_fun>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	d1f8      	bne.n	8013096 <__gethex+0xa6>
 80130a4:	b10c      	cbz	r4, 80130aa <__gethex+0xba>
 80130a6:	1ba4      	subs	r4, r4, r6
 80130a8:	00a4      	lsls	r4, r4, #2
 80130aa:	7833      	ldrb	r3, [r6, #0]
 80130ac:	2b50      	cmp	r3, #80	; 0x50
 80130ae:	d001      	beq.n	80130b4 <__gethex+0xc4>
 80130b0:	2b70      	cmp	r3, #112	; 0x70
 80130b2:	d140      	bne.n	8013136 <__gethex+0x146>
 80130b4:	7873      	ldrb	r3, [r6, #1]
 80130b6:	2b2b      	cmp	r3, #43	; 0x2b
 80130b8:	d035      	beq.n	8013126 <__gethex+0x136>
 80130ba:	2b2d      	cmp	r3, #45	; 0x2d
 80130bc:	d02f      	beq.n	801311e <__gethex+0x12e>
 80130be:	1c71      	adds	r1, r6, #1
 80130c0:	f04f 0900 	mov.w	r9, #0
 80130c4:	7808      	ldrb	r0, [r1, #0]
 80130c6:	f7ff ff7e 	bl	8012fc6 <__hexdig_fun>
 80130ca:	1e43      	subs	r3, r0, #1
 80130cc:	b2db      	uxtb	r3, r3
 80130ce:	2b18      	cmp	r3, #24
 80130d0:	d831      	bhi.n	8013136 <__gethex+0x146>
 80130d2:	f1a0 0210 	sub.w	r2, r0, #16
 80130d6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80130da:	f7ff ff74 	bl	8012fc6 <__hexdig_fun>
 80130de:	1e43      	subs	r3, r0, #1
 80130e0:	b2db      	uxtb	r3, r3
 80130e2:	2b18      	cmp	r3, #24
 80130e4:	d922      	bls.n	801312c <__gethex+0x13c>
 80130e6:	f1b9 0f00 	cmp.w	r9, #0
 80130ea:	d000      	beq.n	80130ee <__gethex+0xfe>
 80130ec:	4252      	negs	r2, r2
 80130ee:	4414      	add	r4, r2
 80130f0:	f8ca 1000 	str.w	r1, [sl]
 80130f4:	b30d      	cbz	r5, 801313a <__gethex+0x14a>
 80130f6:	f1bb 0f00 	cmp.w	fp, #0
 80130fa:	bf14      	ite	ne
 80130fc:	2700      	movne	r7, #0
 80130fe:	2706      	moveq	r7, #6
 8013100:	4638      	mov	r0, r7
 8013102:	b00b      	add	sp, #44	; 0x2c
 8013104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013108:	f10b 0b01 	add.w	fp, fp, #1
 801310c:	e78a      	b.n	8013024 <__gethex+0x34>
 801310e:	2500      	movs	r5, #0
 8013110:	462c      	mov	r4, r5
 8013112:	e7ae      	b.n	8013072 <__gethex+0x82>
 8013114:	463e      	mov	r6, r7
 8013116:	2501      	movs	r5, #1
 8013118:	e7c7      	b.n	80130aa <__gethex+0xba>
 801311a:	4604      	mov	r4, r0
 801311c:	e7fb      	b.n	8013116 <__gethex+0x126>
 801311e:	f04f 0901 	mov.w	r9, #1
 8013122:	1cb1      	adds	r1, r6, #2
 8013124:	e7ce      	b.n	80130c4 <__gethex+0xd4>
 8013126:	f04f 0900 	mov.w	r9, #0
 801312a:	e7fa      	b.n	8013122 <__gethex+0x132>
 801312c:	230a      	movs	r3, #10
 801312e:	fb03 0202 	mla	r2, r3, r2, r0
 8013132:	3a10      	subs	r2, #16
 8013134:	e7cf      	b.n	80130d6 <__gethex+0xe6>
 8013136:	4631      	mov	r1, r6
 8013138:	e7da      	b.n	80130f0 <__gethex+0x100>
 801313a:	1bf3      	subs	r3, r6, r7
 801313c:	3b01      	subs	r3, #1
 801313e:	4629      	mov	r1, r5
 8013140:	2b07      	cmp	r3, #7
 8013142:	dc49      	bgt.n	80131d8 <__gethex+0x1e8>
 8013144:	9802      	ldr	r0, [sp, #8]
 8013146:	f000 fbed 	bl	8013924 <_Balloc>
 801314a:	9b01      	ldr	r3, [sp, #4]
 801314c:	f100 0914 	add.w	r9, r0, #20
 8013150:	f04f 0b00 	mov.w	fp, #0
 8013154:	f1c3 0301 	rsb	r3, r3, #1
 8013158:	4605      	mov	r5, r0
 801315a:	f8cd 9010 	str.w	r9, [sp, #16]
 801315e:	46da      	mov	sl, fp
 8013160:	9308      	str	r3, [sp, #32]
 8013162:	42b7      	cmp	r7, r6
 8013164:	d33b      	bcc.n	80131de <__gethex+0x1ee>
 8013166:	9804      	ldr	r0, [sp, #16]
 8013168:	f840 ab04 	str.w	sl, [r0], #4
 801316c:	eba0 0009 	sub.w	r0, r0, r9
 8013170:	1080      	asrs	r0, r0, #2
 8013172:	6128      	str	r0, [r5, #16]
 8013174:	0147      	lsls	r7, r0, #5
 8013176:	4650      	mov	r0, sl
 8013178:	f000 fc98 	bl	8013aac <__hi0bits>
 801317c:	f8d8 6000 	ldr.w	r6, [r8]
 8013180:	1a3f      	subs	r7, r7, r0
 8013182:	42b7      	cmp	r7, r6
 8013184:	dd64      	ble.n	8013250 <__gethex+0x260>
 8013186:	1bbf      	subs	r7, r7, r6
 8013188:	4639      	mov	r1, r7
 801318a:	4628      	mov	r0, r5
 801318c:	f000 ff91 	bl	80140b2 <__any_on>
 8013190:	4682      	mov	sl, r0
 8013192:	b178      	cbz	r0, 80131b4 <__gethex+0x1c4>
 8013194:	1e7b      	subs	r3, r7, #1
 8013196:	1159      	asrs	r1, r3, #5
 8013198:	f003 021f 	and.w	r2, r3, #31
 801319c:	f04f 0a01 	mov.w	sl, #1
 80131a0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80131a4:	fa0a f202 	lsl.w	r2, sl, r2
 80131a8:	420a      	tst	r2, r1
 80131aa:	d003      	beq.n	80131b4 <__gethex+0x1c4>
 80131ac:	4553      	cmp	r3, sl
 80131ae:	dc46      	bgt.n	801323e <__gethex+0x24e>
 80131b0:	f04f 0a02 	mov.w	sl, #2
 80131b4:	4639      	mov	r1, r7
 80131b6:	4628      	mov	r0, r5
 80131b8:	f7ff fed0 	bl	8012f5c <rshift>
 80131bc:	443c      	add	r4, r7
 80131be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80131c2:	429c      	cmp	r4, r3
 80131c4:	dd52      	ble.n	801326c <__gethex+0x27c>
 80131c6:	4629      	mov	r1, r5
 80131c8:	9802      	ldr	r0, [sp, #8]
 80131ca:	f000 fbdf 	bl	801398c <_Bfree>
 80131ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80131d0:	2300      	movs	r3, #0
 80131d2:	6013      	str	r3, [r2, #0]
 80131d4:	27a3      	movs	r7, #163	; 0xa3
 80131d6:	e793      	b.n	8013100 <__gethex+0x110>
 80131d8:	3101      	adds	r1, #1
 80131da:	105b      	asrs	r3, r3, #1
 80131dc:	e7b0      	b.n	8013140 <__gethex+0x150>
 80131de:	1e73      	subs	r3, r6, #1
 80131e0:	9305      	str	r3, [sp, #20]
 80131e2:	9a07      	ldr	r2, [sp, #28]
 80131e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80131e8:	4293      	cmp	r3, r2
 80131ea:	d018      	beq.n	801321e <__gethex+0x22e>
 80131ec:	f1bb 0f20 	cmp.w	fp, #32
 80131f0:	d107      	bne.n	8013202 <__gethex+0x212>
 80131f2:	9b04      	ldr	r3, [sp, #16]
 80131f4:	f8c3 a000 	str.w	sl, [r3]
 80131f8:	3304      	adds	r3, #4
 80131fa:	f04f 0a00 	mov.w	sl, #0
 80131fe:	9304      	str	r3, [sp, #16]
 8013200:	46d3      	mov	fp, sl
 8013202:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8013206:	f7ff fede 	bl	8012fc6 <__hexdig_fun>
 801320a:	f000 000f 	and.w	r0, r0, #15
 801320e:	fa00 f00b 	lsl.w	r0, r0, fp
 8013212:	ea4a 0a00 	orr.w	sl, sl, r0
 8013216:	f10b 0b04 	add.w	fp, fp, #4
 801321a:	9b05      	ldr	r3, [sp, #20]
 801321c:	e00d      	b.n	801323a <__gethex+0x24a>
 801321e:	9b05      	ldr	r3, [sp, #20]
 8013220:	9a08      	ldr	r2, [sp, #32]
 8013222:	4413      	add	r3, r2
 8013224:	429f      	cmp	r7, r3
 8013226:	d8e1      	bhi.n	80131ec <__gethex+0x1fc>
 8013228:	4618      	mov	r0, r3
 801322a:	9a01      	ldr	r2, [sp, #4]
 801322c:	9903      	ldr	r1, [sp, #12]
 801322e:	9309      	str	r3, [sp, #36]	; 0x24
 8013230:	f001 f957 	bl	80144e2 <strncmp>
 8013234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013236:	2800      	cmp	r0, #0
 8013238:	d1d8      	bne.n	80131ec <__gethex+0x1fc>
 801323a:	461e      	mov	r6, r3
 801323c:	e791      	b.n	8013162 <__gethex+0x172>
 801323e:	1eb9      	subs	r1, r7, #2
 8013240:	4628      	mov	r0, r5
 8013242:	f000 ff36 	bl	80140b2 <__any_on>
 8013246:	2800      	cmp	r0, #0
 8013248:	d0b2      	beq.n	80131b0 <__gethex+0x1c0>
 801324a:	f04f 0a03 	mov.w	sl, #3
 801324e:	e7b1      	b.n	80131b4 <__gethex+0x1c4>
 8013250:	da09      	bge.n	8013266 <__gethex+0x276>
 8013252:	1bf7      	subs	r7, r6, r7
 8013254:	4629      	mov	r1, r5
 8013256:	463a      	mov	r2, r7
 8013258:	9802      	ldr	r0, [sp, #8]
 801325a:	f000 fd59 	bl	8013d10 <__lshift>
 801325e:	1be4      	subs	r4, r4, r7
 8013260:	4605      	mov	r5, r0
 8013262:	f100 0914 	add.w	r9, r0, #20
 8013266:	f04f 0a00 	mov.w	sl, #0
 801326a:	e7a8      	b.n	80131be <__gethex+0x1ce>
 801326c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8013270:	4284      	cmp	r4, r0
 8013272:	da6a      	bge.n	801334a <__gethex+0x35a>
 8013274:	1b04      	subs	r4, r0, r4
 8013276:	42a6      	cmp	r6, r4
 8013278:	dc2e      	bgt.n	80132d8 <__gethex+0x2e8>
 801327a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801327e:	2b02      	cmp	r3, #2
 8013280:	d022      	beq.n	80132c8 <__gethex+0x2d8>
 8013282:	2b03      	cmp	r3, #3
 8013284:	d024      	beq.n	80132d0 <__gethex+0x2e0>
 8013286:	2b01      	cmp	r3, #1
 8013288:	d115      	bne.n	80132b6 <__gethex+0x2c6>
 801328a:	42a6      	cmp	r6, r4
 801328c:	d113      	bne.n	80132b6 <__gethex+0x2c6>
 801328e:	2e01      	cmp	r6, #1
 8013290:	dc0b      	bgt.n	80132aa <__gethex+0x2ba>
 8013292:	9a06      	ldr	r2, [sp, #24]
 8013294:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013298:	6013      	str	r3, [r2, #0]
 801329a:	2301      	movs	r3, #1
 801329c:	612b      	str	r3, [r5, #16]
 801329e:	f8c9 3000 	str.w	r3, [r9]
 80132a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80132a4:	2762      	movs	r7, #98	; 0x62
 80132a6:	601d      	str	r5, [r3, #0]
 80132a8:	e72a      	b.n	8013100 <__gethex+0x110>
 80132aa:	1e71      	subs	r1, r6, #1
 80132ac:	4628      	mov	r0, r5
 80132ae:	f000 ff00 	bl	80140b2 <__any_on>
 80132b2:	2800      	cmp	r0, #0
 80132b4:	d1ed      	bne.n	8013292 <__gethex+0x2a2>
 80132b6:	4629      	mov	r1, r5
 80132b8:	9802      	ldr	r0, [sp, #8]
 80132ba:	f000 fb67 	bl	801398c <_Bfree>
 80132be:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80132c0:	2300      	movs	r3, #0
 80132c2:	6013      	str	r3, [r2, #0]
 80132c4:	2750      	movs	r7, #80	; 0x50
 80132c6:	e71b      	b.n	8013100 <__gethex+0x110>
 80132c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d0e1      	beq.n	8013292 <__gethex+0x2a2>
 80132ce:	e7f2      	b.n	80132b6 <__gethex+0x2c6>
 80132d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d1dd      	bne.n	8013292 <__gethex+0x2a2>
 80132d6:	e7ee      	b.n	80132b6 <__gethex+0x2c6>
 80132d8:	1e67      	subs	r7, r4, #1
 80132da:	f1ba 0f00 	cmp.w	sl, #0
 80132de:	d131      	bne.n	8013344 <__gethex+0x354>
 80132e0:	b127      	cbz	r7, 80132ec <__gethex+0x2fc>
 80132e2:	4639      	mov	r1, r7
 80132e4:	4628      	mov	r0, r5
 80132e6:	f000 fee4 	bl	80140b2 <__any_on>
 80132ea:	4682      	mov	sl, r0
 80132ec:	117a      	asrs	r2, r7, #5
 80132ee:	2301      	movs	r3, #1
 80132f0:	f007 071f 	and.w	r7, r7, #31
 80132f4:	fa03 f707 	lsl.w	r7, r3, r7
 80132f8:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80132fc:	4621      	mov	r1, r4
 80132fe:	421f      	tst	r7, r3
 8013300:	4628      	mov	r0, r5
 8013302:	bf18      	it	ne
 8013304:	f04a 0a02 	orrne.w	sl, sl, #2
 8013308:	1b36      	subs	r6, r6, r4
 801330a:	f7ff fe27 	bl	8012f5c <rshift>
 801330e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8013312:	2702      	movs	r7, #2
 8013314:	f1ba 0f00 	cmp.w	sl, #0
 8013318:	d045      	beq.n	80133a6 <__gethex+0x3b6>
 801331a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801331e:	2b02      	cmp	r3, #2
 8013320:	d015      	beq.n	801334e <__gethex+0x35e>
 8013322:	2b03      	cmp	r3, #3
 8013324:	d017      	beq.n	8013356 <__gethex+0x366>
 8013326:	2b01      	cmp	r3, #1
 8013328:	d109      	bne.n	801333e <__gethex+0x34e>
 801332a:	f01a 0f02 	tst.w	sl, #2
 801332e:	d006      	beq.n	801333e <__gethex+0x34e>
 8013330:	f8d9 3000 	ldr.w	r3, [r9]
 8013334:	ea4a 0a03 	orr.w	sl, sl, r3
 8013338:	f01a 0f01 	tst.w	sl, #1
 801333c:	d10e      	bne.n	801335c <__gethex+0x36c>
 801333e:	f047 0710 	orr.w	r7, r7, #16
 8013342:	e030      	b.n	80133a6 <__gethex+0x3b6>
 8013344:	f04f 0a01 	mov.w	sl, #1
 8013348:	e7d0      	b.n	80132ec <__gethex+0x2fc>
 801334a:	2701      	movs	r7, #1
 801334c:	e7e2      	b.n	8013314 <__gethex+0x324>
 801334e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013350:	f1c3 0301 	rsb	r3, r3, #1
 8013354:	9315      	str	r3, [sp, #84]	; 0x54
 8013356:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013358:	2b00      	cmp	r3, #0
 801335a:	d0f0      	beq.n	801333e <__gethex+0x34e>
 801335c:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8013360:	f105 0314 	add.w	r3, r5, #20
 8013364:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8013368:	eb03 010a 	add.w	r1, r3, sl
 801336c:	2000      	movs	r0, #0
 801336e:	681a      	ldr	r2, [r3, #0]
 8013370:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013374:	d01c      	beq.n	80133b0 <__gethex+0x3c0>
 8013376:	3201      	adds	r2, #1
 8013378:	601a      	str	r2, [r3, #0]
 801337a:	2f02      	cmp	r7, #2
 801337c:	f105 0314 	add.w	r3, r5, #20
 8013380:	d138      	bne.n	80133f4 <__gethex+0x404>
 8013382:	f8d8 2000 	ldr.w	r2, [r8]
 8013386:	3a01      	subs	r2, #1
 8013388:	4296      	cmp	r6, r2
 801338a:	d10a      	bne.n	80133a2 <__gethex+0x3b2>
 801338c:	1171      	asrs	r1, r6, #5
 801338e:	2201      	movs	r2, #1
 8013390:	f006 061f 	and.w	r6, r6, #31
 8013394:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013398:	fa02 f606 	lsl.w	r6, r2, r6
 801339c:	421e      	tst	r6, r3
 801339e:	bf18      	it	ne
 80133a0:	4617      	movne	r7, r2
 80133a2:	f047 0720 	orr.w	r7, r7, #32
 80133a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80133a8:	601d      	str	r5, [r3, #0]
 80133aa:	9b06      	ldr	r3, [sp, #24]
 80133ac:	601c      	str	r4, [r3, #0]
 80133ae:	e6a7      	b.n	8013100 <__gethex+0x110>
 80133b0:	f843 0b04 	str.w	r0, [r3], #4
 80133b4:	4299      	cmp	r1, r3
 80133b6:	d8da      	bhi.n	801336e <__gethex+0x37e>
 80133b8:	68ab      	ldr	r3, [r5, #8]
 80133ba:	4599      	cmp	r9, r3
 80133bc:	db12      	blt.n	80133e4 <__gethex+0x3f4>
 80133be:	6869      	ldr	r1, [r5, #4]
 80133c0:	9802      	ldr	r0, [sp, #8]
 80133c2:	3101      	adds	r1, #1
 80133c4:	f000 faae 	bl	8013924 <_Balloc>
 80133c8:	692a      	ldr	r2, [r5, #16]
 80133ca:	3202      	adds	r2, #2
 80133cc:	f105 010c 	add.w	r1, r5, #12
 80133d0:	4683      	mov	fp, r0
 80133d2:	0092      	lsls	r2, r2, #2
 80133d4:	300c      	adds	r0, #12
 80133d6:	f7fa fceb 	bl	800ddb0 <memcpy>
 80133da:	4629      	mov	r1, r5
 80133dc:	9802      	ldr	r0, [sp, #8]
 80133de:	f000 fad5 	bl	801398c <_Bfree>
 80133e2:	465d      	mov	r5, fp
 80133e4:	692b      	ldr	r3, [r5, #16]
 80133e6:	1c5a      	adds	r2, r3, #1
 80133e8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80133ec:	612a      	str	r2, [r5, #16]
 80133ee:	2201      	movs	r2, #1
 80133f0:	615a      	str	r2, [r3, #20]
 80133f2:	e7c2      	b.n	801337a <__gethex+0x38a>
 80133f4:	692a      	ldr	r2, [r5, #16]
 80133f6:	4591      	cmp	r9, r2
 80133f8:	da0b      	bge.n	8013412 <__gethex+0x422>
 80133fa:	2101      	movs	r1, #1
 80133fc:	4628      	mov	r0, r5
 80133fe:	f7ff fdad 	bl	8012f5c <rshift>
 8013402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013406:	3401      	adds	r4, #1
 8013408:	429c      	cmp	r4, r3
 801340a:	f73f aedc 	bgt.w	80131c6 <__gethex+0x1d6>
 801340e:	2701      	movs	r7, #1
 8013410:	e7c7      	b.n	80133a2 <__gethex+0x3b2>
 8013412:	f016 061f 	ands.w	r6, r6, #31
 8013416:	d0fa      	beq.n	801340e <__gethex+0x41e>
 8013418:	449a      	add	sl, r3
 801341a:	f1c6 0620 	rsb	r6, r6, #32
 801341e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8013422:	f000 fb43 	bl	8013aac <__hi0bits>
 8013426:	42b0      	cmp	r0, r6
 8013428:	dbe7      	blt.n	80133fa <__gethex+0x40a>
 801342a:	e7f0      	b.n	801340e <__gethex+0x41e>

0801342c <L_shift>:
 801342c:	f1c2 0208 	rsb	r2, r2, #8
 8013430:	0092      	lsls	r2, r2, #2
 8013432:	b570      	push	{r4, r5, r6, lr}
 8013434:	f1c2 0620 	rsb	r6, r2, #32
 8013438:	6843      	ldr	r3, [r0, #4]
 801343a:	6804      	ldr	r4, [r0, #0]
 801343c:	fa03 f506 	lsl.w	r5, r3, r6
 8013440:	432c      	orrs	r4, r5
 8013442:	40d3      	lsrs	r3, r2
 8013444:	6004      	str	r4, [r0, #0]
 8013446:	f840 3f04 	str.w	r3, [r0, #4]!
 801344a:	4288      	cmp	r0, r1
 801344c:	d3f4      	bcc.n	8013438 <L_shift+0xc>
 801344e:	bd70      	pop	{r4, r5, r6, pc}

08013450 <__match>:
 8013450:	b530      	push	{r4, r5, lr}
 8013452:	6803      	ldr	r3, [r0, #0]
 8013454:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013458:	3301      	adds	r3, #1
 801345a:	b914      	cbnz	r4, 8013462 <__match+0x12>
 801345c:	6003      	str	r3, [r0, #0]
 801345e:	2001      	movs	r0, #1
 8013460:	bd30      	pop	{r4, r5, pc}
 8013462:	781a      	ldrb	r2, [r3, #0]
 8013464:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8013468:	2d19      	cmp	r5, #25
 801346a:	bf98      	it	ls
 801346c:	3220      	addls	r2, #32
 801346e:	42a2      	cmp	r2, r4
 8013470:	d0f0      	beq.n	8013454 <__match+0x4>
 8013472:	2000      	movs	r0, #0
 8013474:	bd30      	pop	{r4, r5, pc}

08013476 <__hexnan>:
 8013476:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801347a:	680b      	ldr	r3, [r1, #0]
 801347c:	6801      	ldr	r1, [r0, #0]
 801347e:	115f      	asrs	r7, r3, #5
 8013480:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8013484:	f013 031f 	ands.w	r3, r3, #31
 8013488:	b087      	sub	sp, #28
 801348a:	bf18      	it	ne
 801348c:	3704      	addne	r7, #4
 801348e:	2500      	movs	r5, #0
 8013490:	1f3e      	subs	r6, r7, #4
 8013492:	4682      	mov	sl, r0
 8013494:	4690      	mov	r8, r2
 8013496:	9302      	str	r3, [sp, #8]
 8013498:	f847 5c04 	str.w	r5, [r7, #-4]
 801349c:	46b1      	mov	r9, r6
 801349e:	4634      	mov	r4, r6
 80134a0:	9501      	str	r5, [sp, #4]
 80134a2:	46ab      	mov	fp, r5
 80134a4:	784a      	ldrb	r2, [r1, #1]
 80134a6:	1c4b      	adds	r3, r1, #1
 80134a8:	9303      	str	r3, [sp, #12]
 80134aa:	b342      	cbz	r2, 80134fe <__hexnan+0x88>
 80134ac:	4610      	mov	r0, r2
 80134ae:	9105      	str	r1, [sp, #20]
 80134b0:	9204      	str	r2, [sp, #16]
 80134b2:	f7ff fd88 	bl	8012fc6 <__hexdig_fun>
 80134b6:	2800      	cmp	r0, #0
 80134b8:	d143      	bne.n	8013542 <__hexnan+0xcc>
 80134ba:	9a04      	ldr	r2, [sp, #16]
 80134bc:	9905      	ldr	r1, [sp, #20]
 80134be:	2a20      	cmp	r2, #32
 80134c0:	d818      	bhi.n	80134f4 <__hexnan+0x7e>
 80134c2:	9b01      	ldr	r3, [sp, #4]
 80134c4:	459b      	cmp	fp, r3
 80134c6:	dd13      	ble.n	80134f0 <__hexnan+0x7a>
 80134c8:	454c      	cmp	r4, r9
 80134ca:	d206      	bcs.n	80134da <__hexnan+0x64>
 80134cc:	2d07      	cmp	r5, #7
 80134ce:	dc04      	bgt.n	80134da <__hexnan+0x64>
 80134d0:	462a      	mov	r2, r5
 80134d2:	4649      	mov	r1, r9
 80134d4:	4620      	mov	r0, r4
 80134d6:	f7ff ffa9 	bl	801342c <L_shift>
 80134da:	4544      	cmp	r4, r8
 80134dc:	d944      	bls.n	8013568 <__hexnan+0xf2>
 80134de:	2300      	movs	r3, #0
 80134e0:	f1a4 0904 	sub.w	r9, r4, #4
 80134e4:	f844 3c04 	str.w	r3, [r4, #-4]
 80134e8:	f8cd b004 	str.w	fp, [sp, #4]
 80134ec:	464c      	mov	r4, r9
 80134ee:	461d      	mov	r5, r3
 80134f0:	9903      	ldr	r1, [sp, #12]
 80134f2:	e7d7      	b.n	80134a4 <__hexnan+0x2e>
 80134f4:	2a29      	cmp	r2, #41	; 0x29
 80134f6:	d14a      	bne.n	801358e <__hexnan+0x118>
 80134f8:	3102      	adds	r1, #2
 80134fa:	f8ca 1000 	str.w	r1, [sl]
 80134fe:	f1bb 0f00 	cmp.w	fp, #0
 8013502:	d044      	beq.n	801358e <__hexnan+0x118>
 8013504:	454c      	cmp	r4, r9
 8013506:	d206      	bcs.n	8013516 <__hexnan+0xa0>
 8013508:	2d07      	cmp	r5, #7
 801350a:	dc04      	bgt.n	8013516 <__hexnan+0xa0>
 801350c:	462a      	mov	r2, r5
 801350e:	4649      	mov	r1, r9
 8013510:	4620      	mov	r0, r4
 8013512:	f7ff ff8b 	bl	801342c <L_shift>
 8013516:	4544      	cmp	r4, r8
 8013518:	d928      	bls.n	801356c <__hexnan+0xf6>
 801351a:	4643      	mov	r3, r8
 801351c:	f854 2b04 	ldr.w	r2, [r4], #4
 8013520:	f843 2b04 	str.w	r2, [r3], #4
 8013524:	42a6      	cmp	r6, r4
 8013526:	d2f9      	bcs.n	801351c <__hexnan+0xa6>
 8013528:	2200      	movs	r2, #0
 801352a:	f843 2b04 	str.w	r2, [r3], #4
 801352e:	429e      	cmp	r6, r3
 8013530:	d2fb      	bcs.n	801352a <__hexnan+0xb4>
 8013532:	6833      	ldr	r3, [r6, #0]
 8013534:	b91b      	cbnz	r3, 801353e <__hexnan+0xc8>
 8013536:	4546      	cmp	r6, r8
 8013538:	d127      	bne.n	801358a <__hexnan+0x114>
 801353a:	2301      	movs	r3, #1
 801353c:	6033      	str	r3, [r6, #0]
 801353e:	2005      	movs	r0, #5
 8013540:	e026      	b.n	8013590 <__hexnan+0x11a>
 8013542:	3501      	adds	r5, #1
 8013544:	2d08      	cmp	r5, #8
 8013546:	f10b 0b01 	add.w	fp, fp, #1
 801354a:	dd06      	ble.n	801355a <__hexnan+0xe4>
 801354c:	4544      	cmp	r4, r8
 801354e:	d9cf      	bls.n	80134f0 <__hexnan+0x7a>
 8013550:	2300      	movs	r3, #0
 8013552:	f844 3c04 	str.w	r3, [r4, #-4]
 8013556:	2501      	movs	r5, #1
 8013558:	3c04      	subs	r4, #4
 801355a:	6822      	ldr	r2, [r4, #0]
 801355c:	f000 000f 	and.w	r0, r0, #15
 8013560:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013564:	6020      	str	r0, [r4, #0]
 8013566:	e7c3      	b.n	80134f0 <__hexnan+0x7a>
 8013568:	2508      	movs	r5, #8
 801356a:	e7c1      	b.n	80134f0 <__hexnan+0x7a>
 801356c:	9b02      	ldr	r3, [sp, #8]
 801356e:	2b00      	cmp	r3, #0
 8013570:	d0df      	beq.n	8013532 <__hexnan+0xbc>
 8013572:	f04f 32ff 	mov.w	r2, #4294967295
 8013576:	f1c3 0320 	rsb	r3, r3, #32
 801357a:	fa22 f303 	lsr.w	r3, r2, r3
 801357e:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8013582:	401a      	ands	r2, r3
 8013584:	f847 2c04 	str.w	r2, [r7, #-4]
 8013588:	e7d3      	b.n	8013532 <__hexnan+0xbc>
 801358a:	3e04      	subs	r6, #4
 801358c:	e7d1      	b.n	8013532 <__hexnan+0xbc>
 801358e:	2004      	movs	r0, #4
 8013590:	b007      	add	sp, #28
 8013592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08013598 <_findenv_r>:
 8013598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801359c:	4606      	mov	r6, r0
 801359e:	468a      	mov	sl, r1
 80135a0:	4617      	mov	r7, r2
 80135a2:	f001 fdbd 	bl	8015120 <__env_lock>
 80135a6:	4b1b      	ldr	r3, [pc, #108]	; (8013614 <_findenv_r+0x7c>)
 80135a8:	f8d3 8000 	ldr.w	r8, [r3]
 80135ac:	4699      	mov	r9, r3
 80135ae:	f1b8 0f00 	cmp.w	r8, #0
 80135b2:	d007      	beq.n	80135c4 <_findenv_r+0x2c>
 80135b4:	4654      	mov	r4, sl
 80135b6:	4623      	mov	r3, r4
 80135b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80135bc:	b332      	cbz	r2, 801360c <_findenv_r+0x74>
 80135be:	2a3d      	cmp	r2, #61	; 0x3d
 80135c0:	461c      	mov	r4, r3
 80135c2:	d1f8      	bne.n	80135b6 <_findenv_r+0x1e>
 80135c4:	4630      	mov	r0, r6
 80135c6:	f001 fdb1 	bl	801512c <__env_unlock>
 80135ca:	2000      	movs	r0, #0
 80135cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135d0:	f108 0804 	add.w	r8, r8, #4
 80135d4:	f8d8 0000 	ldr.w	r0, [r8]
 80135d8:	2800      	cmp	r0, #0
 80135da:	d0f3      	beq.n	80135c4 <_findenv_r+0x2c>
 80135dc:	4622      	mov	r2, r4
 80135de:	4651      	mov	r1, sl
 80135e0:	f000 ff7f 	bl	80144e2 <strncmp>
 80135e4:	2800      	cmp	r0, #0
 80135e6:	d1f3      	bne.n	80135d0 <_findenv_r+0x38>
 80135e8:	f8d8 3000 	ldr.w	r3, [r8]
 80135ec:	191d      	adds	r5, r3, r4
 80135ee:	5d1b      	ldrb	r3, [r3, r4]
 80135f0:	2b3d      	cmp	r3, #61	; 0x3d
 80135f2:	d1ed      	bne.n	80135d0 <_findenv_r+0x38>
 80135f4:	f8d9 3000 	ldr.w	r3, [r9]
 80135f8:	eba8 0303 	sub.w	r3, r8, r3
 80135fc:	109b      	asrs	r3, r3, #2
 80135fe:	4630      	mov	r0, r6
 8013600:	603b      	str	r3, [r7, #0]
 8013602:	f001 fd93 	bl	801512c <__env_unlock>
 8013606:	1c68      	adds	r0, r5, #1
 8013608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801360c:	eba4 040a 	sub.w	r4, r4, sl
 8013610:	e7e0      	b.n	80135d4 <_findenv_r+0x3c>
 8013612:	bf00      	nop
 8013614:	2000000c 	.word	0x2000000c

08013618 <_getenv_r>:
 8013618:	b507      	push	{r0, r1, r2, lr}
 801361a:	aa01      	add	r2, sp, #4
 801361c:	f7ff ffbc 	bl	8013598 <_findenv_r>
 8013620:	b003      	add	sp, #12
 8013622:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08013628 <_gettimeofday_r>:
 8013628:	b538      	push	{r3, r4, r5, lr}
 801362a:	4c07      	ldr	r4, [pc, #28]	; (8013648 <_gettimeofday_r+0x20>)
 801362c:	2300      	movs	r3, #0
 801362e:	4605      	mov	r5, r0
 8013630:	4608      	mov	r0, r1
 8013632:	4611      	mov	r1, r2
 8013634:	6023      	str	r3, [r4, #0]
 8013636:	f002 f8f3 	bl	8015820 <_gettimeofday>
 801363a:	1c43      	adds	r3, r0, #1
 801363c:	d102      	bne.n	8013644 <_gettimeofday_r+0x1c>
 801363e:	6823      	ldr	r3, [r4, #0]
 8013640:	b103      	cbz	r3, 8013644 <_gettimeofday_r+0x1c>
 8013642:	602b      	str	r3, [r5, #0]
 8013644:	bd38      	pop	{r3, r4, r5, pc}
 8013646:	bf00      	nop
 8013648:	20003874 	.word	0x20003874

0801364c <__gettzinfo>:
 801364c:	4800      	ldr	r0, [pc, #0]	; (8013650 <__gettzinfo+0x4>)
 801364e:	4770      	bx	lr
 8013650:	20000520 	.word	0x20000520

08013654 <gmtime_r>:
 8013654:	6802      	ldr	r2, [r0, #0]
 8013656:	4848      	ldr	r0, [pc, #288]	; (8013778 <gmtime_r+0x124>)
 8013658:	fb92 f3f0 	sdiv	r3, r2, r0
 801365c:	fb00 2013 	mls	r0, r0, r3, r2
 8013660:	2800      	cmp	r0, #0
 8013662:	bfb8      	it	lt
 8013664:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8013668:	b5f0      	push	{r4, r5, r6, r7, lr}
 801366a:	bfb8      	it	lt
 801366c:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8013670:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8013674:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8013678:	fb90 f2f4 	sdiv	r2, r0, r4
 801367c:	fb04 0012 	mls	r0, r4, r2, r0
 8013680:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8013684:	bfac      	ite	ge
 8013686:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 801368a:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 801368e:	608a      	str	r2, [r1, #8]
 8013690:	fb90 f2f4 	sdiv	r2, r0, r4
 8013694:	fb04 0012 	mls	r0, r4, r2, r0
 8013698:	604a      	str	r2, [r1, #4]
 801369a:	6008      	str	r0, [r1, #0]
 801369c:	2207      	movs	r2, #7
 801369e:	1cd8      	adds	r0, r3, #3
 80136a0:	fb90 f2f2 	sdiv	r2, r0, r2
 80136a4:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80136a8:	1a82      	subs	r2, r0, r2
 80136aa:	618a      	str	r2, [r1, #24]
 80136ac:	4a33      	ldr	r2, [pc, #204]	; (801377c <gmtime_r+0x128>)
 80136ae:	4c34      	ldr	r4, [pc, #208]	; (8013780 <gmtime_r+0x12c>)
 80136b0:	fb93 f4f4 	sdiv	r4, r3, r4
 80136b4:	fb02 3304 	mla	r3, r2, r4, r3
 80136b8:	f648 60ac 	movw	r0, #36524	; 0x8eac
 80136bc:	fbb3 f0f0 	udiv	r0, r3, r0
 80136c0:	4418      	add	r0, r3
 80136c2:	f240 57b4 	movw	r7, #1460	; 0x5b4
 80136c6:	fbb3 f2f7 	udiv	r2, r3, r7
 80136ca:	1a80      	subs	r0, r0, r2
 80136cc:	4a2d      	ldr	r2, [pc, #180]	; (8013784 <gmtime_r+0x130>)
 80136ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80136d2:	1a82      	subs	r2, r0, r2
 80136d4:	f648 6094 	movw	r0, #36500	; 0x8e94
 80136d8:	fbb2 f0f0 	udiv	r0, r2, r0
 80136dc:	4403      	add	r3, r0
 80136de:	f240 166d 	movw	r6, #365	; 0x16d
 80136e2:	fbb2 f5f6 	udiv	r5, r2, r6
 80136e6:	fbb2 f2f7 	udiv	r2, r2, r7
 80136ea:	1a9a      	subs	r2, r3, r2
 80136ec:	fb06 2315 	mls	r3, r6, r5, r2
 80136f0:	2099      	movs	r0, #153	; 0x99
 80136f2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80136f6:	1c5e      	adds	r6, r3, #1
 80136f8:	3202      	adds	r2, #2
 80136fa:	fbb2 f2f0 	udiv	r2, r2, r0
 80136fe:	2a0a      	cmp	r2, #10
 8013700:	fb00 f002 	mul.w	r0, r0, r2
 8013704:	f100 0002 	add.w	r0, r0, #2
 8013708:	f04f 0705 	mov.w	r7, #5
 801370c:	fbb0 f0f7 	udiv	r0, r0, r7
 8013710:	eba6 0000 	sub.w	r0, r6, r0
 8013714:	bf34      	ite	cc
 8013716:	2602      	movcc	r6, #2
 8013718:	f06f 0609 	mvncs.w	r6, #9
 801371c:	4416      	add	r6, r2
 801371e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8013722:	fb02 5404 	mla	r4, r2, r4, r5
 8013726:	2e01      	cmp	r6, #1
 8013728:	bf98      	it	ls
 801372a:	3401      	addls	r4, #1
 801372c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8013730:	d30b      	bcc.n	801374a <gmtime_r+0xf6>
 8013732:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8013736:	61cb      	str	r3, [r1, #28]
 8013738:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 801373c:	2300      	movs	r3, #0
 801373e:	60c8      	str	r0, [r1, #12]
 8013740:	614c      	str	r4, [r1, #20]
 8013742:	610e      	str	r6, [r1, #16]
 8013744:	620b      	str	r3, [r1, #32]
 8013746:	4608      	mov	r0, r1
 8013748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801374a:	07aa      	lsls	r2, r5, #30
 801374c:	d105      	bne.n	801375a <gmtime_r+0x106>
 801374e:	2764      	movs	r7, #100	; 0x64
 8013750:	fbb5 f2f7 	udiv	r2, r5, r7
 8013754:	fb07 5212 	mls	r2, r7, r2, r5
 8013758:	b95a      	cbnz	r2, 8013772 <gmtime_r+0x11e>
 801375a:	f44f 77c8 	mov.w	r7, #400	; 0x190
 801375e:	fbb5 f2f7 	udiv	r2, r5, r7
 8013762:	fb07 5212 	mls	r2, r7, r2, r5
 8013766:	fab2 f282 	clz	r2, r2
 801376a:	0952      	lsrs	r2, r2, #5
 801376c:	333b      	adds	r3, #59	; 0x3b
 801376e:	4413      	add	r3, r2
 8013770:	e7e1      	b.n	8013736 <gmtime_r+0xe2>
 8013772:	2201      	movs	r2, #1
 8013774:	e7fa      	b.n	801376c <gmtime_r+0x118>
 8013776:	bf00      	nop
 8013778:	00015180 	.word	0x00015180
 801377c:	fffdc54f 	.word	0xfffdc54f
 8013780:	00023ab1 	.word	0x00023ab1
 8013784:	00023ab0 	.word	0x00023ab0

08013788 <__locale_mb_cur_max>:
 8013788:	4b04      	ldr	r3, [pc, #16]	; (801379c <__locale_mb_cur_max+0x14>)
 801378a:	4a05      	ldr	r2, [pc, #20]	; (80137a0 <__locale_mb_cur_max+0x18>)
 801378c:	681b      	ldr	r3, [r3, #0]
 801378e:	6a1b      	ldr	r3, [r3, #32]
 8013790:	2b00      	cmp	r3, #0
 8013792:	bf08      	it	eq
 8013794:	4613      	moveq	r3, r2
 8013796:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 801379a:	4770      	bx	lr
 801379c:	20000014 	.word	0x20000014
 80137a0:	20000560 	.word	0x20000560

080137a4 <__locale_ctype_ptr_l>:
 80137a4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80137a8:	4770      	bx	lr
	...

080137ac <__locale_ctype_ptr>:
 80137ac:	4b04      	ldr	r3, [pc, #16]	; (80137c0 <__locale_ctype_ptr+0x14>)
 80137ae:	4a05      	ldr	r2, [pc, #20]	; (80137c4 <__locale_ctype_ptr+0x18>)
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	6a1b      	ldr	r3, [r3, #32]
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	bf08      	it	eq
 80137b8:	4613      	moveq	r3, r2
 80137ba:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80137be:	4770      	bx	lr
 80137c0:	20000014 	.word	0x20000014
 80137c4:	20000560 	.word	0x20000560

080137c8 <__localeconv_l>:
 80137c8:	30f0      	adds	r0, #240	; 0xf0
 80137ca:	4770      	bx	lr

080137cc <_localeconv_r>:
 80137cc:	4b04      	ldr	r3, [pc, #16]	; (80137e0 <_localeconv_r+0x14>)
 80137ce:	681b      	ldr	r3, [r3, #0]
 80137d0:	6a18      	ldr	r0, [r3, #32]
 80137d2:	4b04      	ldr	r3, [pc, #16]	; (80137e4 <_localeconv_r+0x18>)
 80137d4:	2800      	cmp	r0, #0
 80137d6:	bf08      	it	eq
 80137d8:	4618      	moveq	r0, r3
 80137da:	30f0      	adds	r0, #240	; 0xf0
 80137dc:	4770      	bx	lr
 80137de:	bf00      	nop
 80137e0:	20000014 	.word	0x20000014
 80137e4:	20000560 	.word	0x20000560

080137e8 <__retarget_lock_init_recursive>:
 80137e8:	4770      	bx	lr

080137ea <__retarget_lock_close_recursive>:
 80137ea:	4770      	bx	lr

080137ec <__retarget_lock_acquire>:
 80137ec:	4770      	bx	lr

080137ee <__retarget_lock_acquire_recursive>:
 80137ee:	4770      	bx	lr

080137f0 <__retarget_lock_release>:
 80137f0:	4770      	bx	lr

080137f2 <__retarget_lock_release_recursive>:
 80137f2:	4770      	bx	lr

080137f4 <__swhatbuf_r>:
 80137f4:	b570      	push	{r4, r5, r6, lr}
 80137f6:	460e      	mov	r6, r1
 80137f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137fc:	2900      	cmp	r1, #0
 80137fe:	b090      	sub	sp, #64	; 0x40
 8013800:	4614      	mov	r4, r2
 8013802:	461d      	mov	r5, r3
 8013804:	da09      	bge.n	801381a <__swhatbuf_r+0x26>
 8013806:	89b3      	ldrh	r3, [r6, #12]
 8013808:	2200      	movs	r2, #0
 801380a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801380e:	602a      	str	r2, [r5, #0]
 8013810:	d116      	bne.n	8013840 <__swhatbuf_r+0x4c>
 8013812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013816:	6023      	str	r3, [r4, #0]
 8013818:	e015      	b.n	8013846 <__swhatbuf_r+0x52>
 801381a:	aa01      	add	r2, sp, #4
 801381c:	f001 fd62 	bl	80152e4 <_fstat_r>
 8013820:	2800      	cmp	r0, #0
 8013822:	dbf0      	blt.n	8013806 <__swhatbuf_r+0x12>
 8013824:	9a02      	ldr	r2, [sp, #8]
 8013826:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801382a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801382e:	425a      	negs	r2, r3
 8013830:	415a      	adcs	r2, r3
 8013832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013836:	602a      	str	r2, [r5, #0]
 8013838:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801383c:	6023      	str	r3, [r4, #0]
 801383e:	e002      	b.n	8013846 <__swhatbuf_r+0x52>
 8013840:	2340      	movs	r3, #64	; 0x40
 8013842:	6023      	str	r3, [r4, #0]
 8013844:	4610      	mov	r0, r2
 8013846:	b010      	add	sp, #64	; 0x40
 8013848:	bd70      	pop	{r4, r5, r6, pc}
	...

0801384c <__smakebuf_r>:
 801384c:	898b      	ldrh	r3, [r1, #12]
 801384e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013850:	079d      	lsls	r5, r3, #30
 8013852:	4606      	mov	r6, r0
 8013854:	460c      	mov	r4, r1
 8013856:	d507      	bpl.n	8013868 <__smakebuf_r+0x1c>
 8013858:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801385c:	6023      	str	r3, [r4, #0]
 801385e:	6123      	str	r3, [r4, #16]
 8013860:	2301      	movs	r3, #1
 8013862:	6163      	str	r3, [r4, #20]
 8013864:	b002      	add	sp, #8
 8013866:	bd70      	pop	{r4, r5, r6, pc}
 8013868:	ab01      	add	r3, sp, #4
 801386a:	466a      	mov	r2, sp
 801386c:	f7ff ffc2 	bl	80137f4 <__swhatbuf_r>
 8013870:	9900      	ldr	r1, [sp, #0]
 8013872:	4605      	mov	r5, r0
 8013874:	4630      	mov	r0, r6
 8013876:	f7fa f88d 	bl	800d994 <_malloc_r>
 801387a:	b948      	cbnz	r0, 8013890 <__smakebuf_r+0x44>
 801387c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013880:	059a      	lsls	r2, r3, #22
 8013882:	d4ef      	bmi.n	8013864 <__smakebuf_r+0x18>
 8013884:	f023 0303 	bic.w	r3, r3, #3
 8013888:	f043 0302 	orr.w	r3, r3, #2
 801388c:	81a3      	strh	r3, [r4, #12]
 801388e:	e7e3      	b.n	8013858 <__smakebuf_r+0xc>
 8013890:	4b0d      	ldr	r3, [pc, #52]	; (80138c8 <__smakebuf_r+0x7c>)
 8013892:	62b3      	str	r3, [r6, #40]	; 0x28
 8013894:	89a3      	ldrh	r3, [r4, #12]
 8013896:	6020      	str	r0, [r4, #0]
 8013898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801389c:	81a3      	strh	r3, [r4, #12]
 801389e:	9b00      	ldr	r3, [sp, #0]
 80138a0:	6163      	str	r3, [r4, #20]
 80138a2:	9b01      	ldr	r3, [sp, #4]
 80138a4:	6120      	str	r0, [r4, #16]
 80138a6:	b15b      	cbz	r3, 80138c0 <__smakebuf_r+0x74>
 80138a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80138ac:	4630      	mov	r0, r6
 80138ae:	f001 fd2b 	bl	8015308 <_isatty_r>
 80138b2:	b128      	cbz	r0, 80138c0 <__smakebuf_r+0x74>
 80138b4:	89a3      	ldrh	r3, [r4, #12]
 80138b6:	f023 0303 	bic.w	r3, r3, #3
 80138ba:	f043 0301 	orr.w	r3, r3, #1
 80138be:	81a3      	strh	r3, [r4, #12]
 80138c0:	89a3      	ldrh	r3, [r4, #12]
 80138c2:	431d      	orrs	r5, r3
 80138c4:	81a5      	strh	r5, [r4, #12]
 80138c6:	e7cd      	b.n	8013864 <__smakebuf_r+0x18>
 80138c8:	080128b1 	.word	0x080128b1

080138cc <__ascii_mbtowc>:
 80138cc:	b082      	sub	sp, #8
 80138ce:	b901      	cbnz	r1, 80138d2 <__ascii_mbtowc+0x6>
 80138d0:	a901      	add	r1, sp, #4
 80138d2:	b142      	cbz	r2, 80138e6 <__ascii_mbtowc+0x1a>
 80138d4:	b14b      	cbz	r3, 80138ea <__ascii_mbtowc+0x1e>
 80138d6:	7813      	ldrb	r3, [r2, #0]
 80138d8:	600b      	str	r3, [r1, #0]
 80138da:	7812      	ldrb	r2, [r2, #0]
 80138dc:	1c10      	adds	r0, r2, #0
 80138de:	bf18      	it	ne
 80138e0:	2001      	movne	r0, #1
 80138e2:	b002      	add	sp, #8
 80138e4:	4770      	bx	lr
 80138e6:	4610      	mov	r0, r2
 80138e8:	e7fb      	b.n	80138e2 <__ascii_mbtowc+0x16>
 80138ea:	f06f 0001 	mvn.w	r0, #1
 80138ee:	e7f8      	b.n	80138e2 <__ascii_mbtowc+0x16>

080138f0 <memmove>:
 80138f0:	4288      	cmp	r0, r1
 80138f2:	b510      	push	{r4, lr}
 80138f4:	eb01 0302 	add.w	r3, r1, r2
 80138f8:	d803      	bhi.n	8013902 <memmove+0x12>
 80138fa:	1e42      	subs	r2, r0, #1
 80138fc:	4299      	cmp	r1, r3
 80138fe:	d10c      	bne.n	801391a <memmove+0x2a>
 8013900:	bd10      	pop	{r4, pc}
 8013902:	4298      	cmp	r0, r3
 8013904:	d2f9      	bcs.n	80138fa <memmove+0xa>
 8013906:	1881      	adds	r1, r0, r2
 8013908:	1ad2      	subs	r2, r2, r3
 801390a:	42d3      	cmn	r3, r2
 801390c:	d100      	bne.n	8013910 <memmove+0x20>
 801390e:	bd10      	pop	{r4, pc}
 8013910:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013914:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8013918:	e7f7      	b.n	801390a <memmove+0x1a>
 801391a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801391e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8013922:	e7eb      	b.n	80138fc <memmove+0xc>

08013924 <_Balloc>:
 8013924:	b570      	push	{r4, r5, r6, lr}
 8013926:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013928:	4604      	mov	r4, r0
 801392a:	460e      	mov	r6, r1
 801392c:	b93d      	cbnz	r5, 801393e <_Balloc+0x1a>
 801392e:	2010      	movs	r0, #16
 8013930:	f7fa f820 	bl	800d974 <malloc>
 8013934:	6260      	str	r0, [r4, #36]	; 0x24
 8013936:	6045      	str	r5, [r0, #4]
 8013938:	6085      	str	r5, [r0, #8]
 801393a:	6005      	str	r5, [r0, #0]
 801393c:	60c5      	str	r5, [r0, #12]
 801393e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013940:	68eb      	ldr	r3, [r5, #12]
 8013942:	b183      	cbz	r3, 8013966 <_Balloc+0x42>
 8013944:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013946:	68db      	ldr	r3, [r3, #12]
 8013948:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801394c:	b9b8      	cbnz	r0, 801397e <_Balloc+0x5a>
 801394e:	2101      	movs	r1, #1
 8013950:	fa01 f506 	lsl.w	r5, r1, r6
 8013954:	1d6a      	adds	r2, r5, #5
 8013956:	0092      	lsls	r2, r2, #2
 8013958:	4620      	mov	r0, r4
 801395a:	f001 fba3 	bl	80150a4 <_calloc_r>
 801395e:	b160      	cbz	r0, 801397a <_Balloc+0x56>
 8013960:	6046      	str	r6, [r0, #4]
 8013962:	6085      	str	r5, [r0, #8]
 8013964:	e00e      	b.n	8013984 <_Balloc+0x60>
 8013966:	2221      	movs	r2, #33	; 0x21
 8013968:	2104      	movs	r1, #4
 801396a:	4620      	mov	r0, r4
 801396c:	f001 fb9a 	bl	80150a4 <_calloc_r>
 8013970:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013972:	60e8      	str	r0, [r5, #12]
 8013974:	68db      	ldr	r3, [r3, #12]
 8013976:	2b00      	cmp	r3, #0
 8013978:	d1e4      	bne.n	8013944 <_Balloc+0x20>
 801397a:	2000      	movs	r0, #0
 801397c:	bd70      	pop	{r4, r5, r6, pc}
 801397e:	6802      	ldr	r2, [r0, #0]
 8013980:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013984:	2300      	movs	r3, #0
 8013986:	6103      	str	r3, [r0, #16]
 8013988:	60c3      	str	r3, [r0, #12]
 801398a:	bd70      	pop	{r4, r5, r6, pc}

0801398c <_Bfree>:
 801398c:	b570      	push	{r4, r5, r6, lr}
 801398e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013990:	4606      	mov	r6, r0
 8013992:	460d      	mov	r5, r1
 8013994:	b93c      	cbnz	r4, 80139a6 <_Bfree+0x1a>
 8013996:	2010      	movs	r0, #16
 8013998:	f7f9 ffec 	bl	800d974 <malloc>
 801399c:	6270      	str	r0, [r6, #36]	; 0x24
 801399e:	6044      	str	r4, [r0, #4]
 80139a0:	6084      	str	r4, [r0, #8]
 80139a2:	6004      	str	r4, [r0, #0]
 80139a4:	60c4      	str	r4, [r0, #12]
 80139a6:	b13d      	cbz	r5, 80139b8 <_Bfree+0x2c>
 80139a8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80139aa:	686a      	ldr	r2, [r5, #4]
 80139ac:	68db      	ldr	r3, [r3, #12]
 80139ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80139b2:	6029      	str	r1, [r5, #0]
 80139b4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80139b8:	bd70      	pop	{r4, r5, r6, pc}

080139ba <__multadd>:
 80139ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139be:	690d      	ldr	r5, [r1, #16]
 80139c0:	461f      	mov	r7, r3
 80139c2:	4606      	mov	r6, r0
 80139c4:	460c      	mov	r4, r1
 80139c6:	f101 0e14 	add.w	lr, r1, #20
 80139ca:	2300      	movs	r3, #0
 80139cc:	f8de 0000 	ldr.w	r0, [lr]
 80139d0:	b281      	uxth	r1, r0
 80139d2:	fb02 7101 	mla	r1, r2, r1, r7
 80139d6:	0c0f      	lsrs	r7, r1, #16
 80139d8:	0c00      	lsrs	r0, r0, #16
 80139da:	fb02 7000 	mla	r0, r2, r0, r7
 80139de:	b289      	uxth	r1, r1
 80139e0:	3301      	adds	r3, #1
 80139e2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80139e6:	429d      	cmp	r5, r3
 80139e8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80139ec:	f84e 1b04 	str.w	r1, [lr], #4
 80139f0:	dcec      	bgt.n	80139cc <__multadd+0x12>
 80139f2:	b1d7      	cbz	r7, 8013a2a <__multadd+0x70>
 80139f4:	68a3      	ldr	r3, [r4, #8]
 80139f6:	429d      	cmp	r5, r3
 80139f8:	db12      	blt.n	8013a20 <__multadd+0x66>
 80139fa:	6861      	ldr	r1, [r4, #4]
 80139fc:	4630      	mov	r0, r6
 80139fe:	3101      	adds	r1, #1
 8013a00:	f7ff ff90 	bl	8013924 <_Balloc>
 8013a04:	6922      	ldr	r2, [r4, #16]
 8013a06:	3202      	adds	r2, #2
 8013a08:	f104 010c 	add.w	r1, r4, #12
 8013a0c:	4680      	mov	r8, r0
 8013a0e:	0092      	lsls	r2, r2, #2
 8013a10:	300c      	adds	r0, #12
 8013a12:	f7fa f9cd 	bl	800ddb0 <memcpy>
 8013a16:	4621      	mov	r1, r4
 8013a18:	4630      	mov	r0, r6
 8013a1a:	f7ff ffb7 	bl	801398c <_Bfree>
 8013a1e:	4644      	mov	r4, r8
 8013a20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013a24:	3501      	adds	r5, #1
 8013a26:	615f      	str	r7, [r3, #20]
 8013a28:	6125      	str	r5, [r4, #16]
 8013a2a:	4620      	mov	r0, r4
 8013a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013a30 <__s2b>:
 8013a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a34:	460c      	mov	r4, r1
 8013a36:	4615      	mov	r5, r2
 8013a38:	461f      	mov	r7, r3
 8013a3a:	2209      	movs	r2, #9
 8013a3c:	3308      	adds	r3, #8
 8013a3e:	4606      	mov	r6, r0
 8013a40:	fb93 f3f2 	sdiv	r3, r3, r2
 8013a44:	2100      	movs	r1, #0
 8013a46:	2201      	movs	r2, #1
 8013a48:	429a      	cmp	r2, r3
 8013a4a:	db20      	blt.n	8013a8e <__s2b+0x5e>
 8013a4c:	4630      	mov	r0, r6
 8013a4e:	f7ff ff69 	bl	8013924 <_Balloc>
 8013a52:	9b08      	ldr	r3, [sp, #32]
 8013a54:	6143      	str	r3, [r0, #20]
 8013a56:	2d09      	cmp	r5, #9
 8013a58:	f04f 0301 	mov.w	r3, #1
 8013a5c:	6103      	str	r3, [r0, #16]
 8013a5e:	dd19      	ble.n	8013a94 <__s2b+0x64>
 8013a60:	f104 0909 	add.w	r9, r4, #9
 8013a64:	46c8      	mov	r8, r9
 8013a66:	442c      	add	r4, r5
 8013a68:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013a6c:	4601      	mov	r1, r0
 8013a6e:	3b30      	subs	r3, #48	; 0x30
 8013a70:	220a      	movs	r2, #10
 8013a72:	4630      	mov	r0, r6
 8013a74:	f7ff ffa1 	bl	80139ba <__multadd>
 8013a78:	45a0      	cmp	r8, r4
 8013a7a:	d1f5      	bne.n	8013a68 <__s2b+0x38>
 8013a7c:	f1a5 0408 	sub.w	r4, r5, #8
 8013a80:	444c      	add	r4, r9
 8013a82:	1b2d      	subs	r5, r5, r4
 8013a84:	1963      	adds	r3, r4, r5
 8013a86:	42bb      	cmp	r3, r7
 8013a88:	db07      	blt.n	8013a9a <__s2b+0x6a>
 8013a8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a8e:	0052      	lsls	r2, r2, #1
 8013a90:	3101      	adds	r1, #1
 8013a92:	e7d9      	b.n	8013a48 <__s2b+0x18>
 8013a94:	340a      	adds	r4, #10
 8013a96:	2509      	movs	r5, #9
 8013a98:	e7f3      	b.n	8013a82 <__s2b+0x52>
 8013a9a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013a9e:	4601      	mov	r1, r0
 8013aa0:	3b30      	subs	r3, #48	; 0x30
 8013aa2:	220a      	movs	r2, #10
 8013aa4:	4630      	mov	r0, r6
 8013aa6:	f7ff ff88 	bl	80139ba <__multadd>
 8013aaa:	e7eb      	b.n	8013a84 <__s2b+0x54>

08013aac <__hi0bits>:
 8013aac:	0c02      	lsrs	r2, r0, #16
 8013aae:	0412      	lsls	r2, r2, #16
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	b9b2      	cbnz	r2, 8013ae2 <__hi0bits+0x36>
 8013ab4:	0403      	lsls	r3, r0, #16
 8013ab6:	2010      	movs	r0, #16
 8013ab8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013abc:	bf04      	itt	eq
 8013abe:	021b      	lsleq	r3, r3, #8
 8013ac0:	3008      	addeq	r0, #8
 8013ac2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013ac6:	bf04      	itt	eq
 8013ac8:	011b      	lsleq	r3, r3, #4
 8013aca:	3004      	addeq	r0, #4
 8013acc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013ad0:	bf04      	itt	eq
 8013ad2:	009b      	lsleq	r3, r3, #2
 8013ad4:	3002      	addeq	r0, #2
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	db06      	blt.n	8013ae8 <__hi0bits+0x3c>
 8013ada:	005b      	lsls	r3, r3, #1
 8013adc:	d503      	bpl.n	8013ae6 <__hi0bits+0x3a>
 8013ade:	3001      	adds	r0, #1
 8013ae0:	4770      	bx	lr
 8013ae2:	2000      	movs	r0, #0
 8013ae4:	e7e8      	b.n	8013ab8 <__hi0bits+0xc>
 8013ae6:	2020      	movs	r0, #32
 8013ae8:	4770      	bx	lr

08013aea <__lo0bits>:
 8013aea:	6803      	ldr	r3, [r0, #0]
 8013aec:	f013 0207 	ands.w	r2, r3, #7
 8013af0:	4601      	mov	r1, r0
 8013af2:	d00b      	beq.n	8013b0c <__lo0bits+0x22>
 8013af4:	07da      	lsls	r2, r3, #31
 8013af6:	d423      	bmi.n	8013b40 <__lo0bits+0x56>
 8013af8:	0798      	lsls	r0, r3, #30
 8013afa:	bf49      	itett	mi
 8013afc:	085b      	lsrmi	r3, r3, #1
 8013afe:	089b      	lsrpl	r3, r3, #2
 8013b00:	2001      	movmi	r0, #1
 8013b02:	600b      	strmi	r3, [r1, #0]
 8013b04:	bf5c      	itt	pl
 8013b06:	600b      	strpl	r3, [r1, #0]
 8013b08:	2002      	movpl	r0, #2
 8013b0a:	4770      	bx	lr
 8013b0c:	b298      	uxth	r0, r3
 8013b0e:	b9a8      	cbnz	r0, 8013b3c <__lo0bits+0x52>
 8013b10:	0c1b      	lsrs	r3, r3, #16
 8013b12:	2010      	movs	r0, #16
 8013b14:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013b18:	bf04      	itt	eq
 8013b1a:	0a1b      	lsreq	r3, r3, #8
 8013b1c:	3008      	addeq	r0, #8
 8013b1e:	071a      	lsls	r2, r3, #28
 8013b20:	bf04      	itt	eq
 8013b22:	091b      	lsreq	r3, r3, #4
 8013b24:	3004      	addeq	r0, #4
 8013b26:	079a      	lsls	r2, r3, #30
 8013b28:	bf04      	itt	eq
 8013b2a:	089b      	lsreq	r3, r3, #2
 8013b2c:	3002      	addeq	r0, #2
 8013b2e:	07da      	lsls	r2, r3, #31
 8013b30:	d402      	bmi.n	8013b38 <__lo0bits+0x4e>
 8013b32:	085b      	lsrs	r3, r3, #1
 8013b34:	d006      	beq.n	8013b44 <__lo0bits+0x5a>
 8013b36:	3001      	adds	r0, #1
 8013b38:	600b      	str	r3, [r1, #0]
 8013b3a:	4770      	bx	lr
 8013b3c:	4610      	mov	r0, r2
 8013b3e:	e7e9      	b.n	8013b14 <__lo0bits+0x2a>
 8013b40:	2000      	movs	r0, #0
 8013b42:	4770      	bx	lr
 8013b44:	2020      	movs	r0, #32
 8013b46:	4770      	bx	lr

08013b48 <__i2b>:
 8013b48:	b510      	push	{r4, lr}
 8013b4a:	460c      	mov	r4, r1
 8013b4c:	2101      	movs	r1, #1
 8013b4e:	f7ff fee9 	bl	8013924 <_Balloc>
 8013b52:	2201      	movs	r2, #1
 8013b54:	6144      	str	r4, [r0, #20]
 8013b56:	6102      	str	r2, [r0, #16]
 8013b58:	bd10      	pop	{r4, pc}

08013b5a <__multiply>:
 8013b5a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b5e:	4614      	mov	r4, r2
 8013b60:	690a      	ldr	r2, [r1, #16]
 8013b62:	6923      	ldr	r3, [r4, #16]
 8013b64:	429a      	cmp	r2, r3
 8013b66:	bfb8      	it	lt
 8013b68:	460b      	movlt	r3, r1
 8013b6a:	4689      	mov	r9, r1
 8013b6c:	bfbc      	itt	lt
 8013b6e:	46a1      	movlt	r9, r4
 8013b70:	461c      	movlt	r4, r3
 8013b72:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013b76:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013b7a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8013b7e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013b82:	eb07 060a 	add.w	r6, r7, sl
 8013b86:	429e      	cmp	r6, r3
 8013b88:	bfc8      	it	gt
 8013b8a:	3101      	addgt	r1, #1
 8013b8c:	f7ff feca 	bl	8013924 <_Balloc>
 8013b90:	f100 0514 	add.w	r5, r0, #20
 8013b94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013b98:	462b      	mov	r3, r5
 8013b9a:	2200      	movs	r2, #0
 8013b9c:	4543      	cmp	r3, r8
 8013b9e:	d316      	bcc.n	8013bce <__multiply+0x74>
 8013ba0:	f104 0214 	add.w	r2, r4, #20
 8013ba4:	f109 0114 	add.w	r1, r9, #20
 8013ba8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8013bac:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8013bb0:	9301      	str	r3, [sp, #4]
 8013bb2:	9c01      	ldr	r4, [sp, #4]
 8013bb4:	4294      	cmp	r4, r2
 8013bb6:	4613      	mov	r3, r2
 8013bb8:	d80c      	bhi.n	8013bd4 <__multiply+0x7a>
 8013bba:	2e00      	cmp	r6, #0
 8013bbc:	dd03      	ble.n	8013bc6 <__multiply+0x6c>
 8013bbe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d054      	beq.n	8013c70 <__multiply+0x116>
 8013bc6:	6106      	str	r6, [r0, #16]
 8013bc8:	b003      	add	sp, #12
 8013bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bce:	f843 2b04 	str.w	r2, [r3], #4
 8013bd2:	e7e3      	b.n	8013b9c <__multiply+0x42>
 8013bd4:	f8b3 a000 	ldrh.w	sl, [r3]
 8013bd8:	3204      	adds	r2, #4
 8013bda:	f1ba 0f00 	cmp.w	sl, #0
 8013bde:	d020      	beq.n	8013c22 <__multiply+0xc8>
 8013be0:	46ae      	mov	lr, r5
 8013be2:	4689      	mov	r9, r1
 8013be4:	f04f 0c00 	mov.w	ip, #0
 8013be8:	f859 4b04 	ldr.w	r4, [r9], #4
 8013bec:	f8be b000 	ldrh.w	fp, [lr]
 8013bf0:	b2a3      	uxth	r3, r4
 8013bf2:	fb0a b303 	mla	r3, sl, r3, fp
 8013bf6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8013bfa:	f8de 4000 	ldr.w	r4, [lr]
 8013bfe:	4463      	add	r3, ip
 8013c00:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8013c04:	fb0a c40b 	mla	r4, sl, fp, ip
 8013c08:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8013c0c:	b29b      	uxth	r3, r3
 8013c0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8013c12:	454f      	cmp	r7, r9
 8013c14:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8013c18:	f84e 3b04 	str.w	r3, [lr], #4
 8013c1c:	d8e4      	bhi.n	8013be8 <__multiply+0x8e>
 8013c1e:	f8ce c000 	str.w	ip, [lr]
 8013c22:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8013c26:	f1b9 0f00 	cmp.w	r9, #0
 8013c2a:	d01f      	beq.n	8013c6c <__multiply+0x112>
 8013c2c:	682b      	ldr	r3, [r5, #0]
 8013c2e:	46ae      	mov	lr, r5
 8013c30:	468c      	mov	ip, r1
 8013c32:	f04f 0a00 	mov.w	sl, #0
 8013c36:	f8bc 4000 	ldrh.w	r4, [ip]
 8013c3a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013c3e:	fb09 b404 	mla	r4, r9, r4, fp
 8013c42:	44a2      	add	sl, r4
 8013c44:	b29b      	uxth	r3, r3
 8013c46:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8013c4a:	f84e 3b04 	str.w	r3, [lr], #4
 8013c4e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013c52:	f8be 4000 	ldrh.w	r4, [lr]
 8013c56:	0c1b      	lsrs	r3, r3, #16
 8013c58:	fb09 4303 	mla	r3, r9, r3, r4
 8013c5c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8013c60:	4567      	cmp	r7, ip
 8013c62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013c66:	d8e6      	bhi.n	8013c36 <__multiply+0xdc>
 8013c68:	f8ce 3000 	str.w	r3, [lr]
 8013c6c:	3504      	adds	r5, #4
 8013c6e:	e7a0      	b.n	8013bb2 <__multiply+0x58>
 8013c70:	3e01      	subs	r6, #1
 8013c72:	e7a2      	b.n	8013bba <__multiply+0x60>

08013c74 <__pow5mult>:
 8013c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c78:	4615      	mov	r5, r2
 8013c7a:	f012 0203 	ands.w	r2, r2, #3
 8013c7e:	4606      	mov	r6, r0
 8013c80:	460f      	mov	r7, r1
 8013c82:	d007      	beq.n	8013c94 <__pow5mult+0x20>
 8013c84:	3a01      	subs	r2, #1
 8013c86:	4c21      	ldr	r4, [pc, #132]	; (8013d0c <__pow5mult+0x98>)
 8013c88:	2300      	movs	r3, #0
 8013c8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013c8e:	f7ff fe94 	bl	80139ba <__multadd>
 8013c92:	4607      	mov	r7, r0
 8013c94:	10ad      	asrs	r5, r5, #2
 8013c96:	d035      	beq.n	8013d04 <__pow5mult+0x90>
 8013c98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013c9a:	b93c      	cbnz	r4, 8013cac <__pow5mult+0x38>
 8013c9c:	2010      	movs	r0, #16
 8013c9e:	f7f9 fe69 	bl	800d974 <malloc>
 8013ca2:	6270      	str	r0, [r6, #36]	; 0x24
 8013ca4:	6044      	str	r4, [r0, #4]
 8013ca6:	6084      	str	r4, [r0, #8]
 8013ca8:	6004      	str	r4, [r0, #0]
 8013caa:	60c4      	str	r4, [r0, #12]
 8013cac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013cb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013cb4:	b94c      	cbnz	r4, 8013cca <__pow5mult+0x56>
 8013cb6:	f240 2171 	movw	r1, #625	; 0x271
 8013cba:	4630      	mov	r0, r6
 8013cbc:	f7ff ff44 	bl	8013b48 <__i2b>
 8013cc0:	2300      	movs	r3, #0
 8013cc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8013cc6:	4604      	mov	r4, r0
 8013cc8:	6003      	str	r3, [r0, #0]
 8013cca:	f04f 0800 	mov.w	r8, #0
 8013cce:	07eb      	lsls	r3, r5, #31
 8013cd0:	d50a      	bpl.n	8013ce8 <__pow5mult+0x74>
 8013cd2:	4639      	mov	r1, r7
 8013cd4:	4622      	mov	r2, r4
 8013cd6:	4630      	mov	r0, r6
 8013cd8:	f7ff ff3f 	bl	8013b5a <__multiply>
 8013cdc:	4639      	mov	r1, r7
 8013cde:	4681      	mov	r9, r0
 8013ce0:	4630      	mov	r0, r6
 8013ce2:	f7ff fe53 	bl	801398c <_Bfree>
 8013ce6:	464f      	mov	r7, r9
 8013ce8:	106d      	asrs	r5, r5, #1
 8013cea:	d00b      	beq.n	8013d04 <__pow5mult+0x90>
 8013cec:	6820      	ldr	r0, [r4, #0]
 8013cee:	b938      	cbnz	r0, 8013d00 <__pow5mult+0x8c>
 8013cf0:	4622      	mov	r2, r4
 8013cf2:	4621      	mov	r1, r4
 8013cf4:	4630      	mov	r0, r6
 8013cf6:	f7ff ff30 	bl	8013b5a <__multiply>
 8013cfa:	6020      	str	r0, [r4, #0]
 8013cfc:	f8c0 8000 	str.w	r8, [r0]
 8013d00:	4604      	mov	r4, r0
 8013d02:	e7e4      	b.n	8013cce <__pow5mult+0x5a>
 8013d04:	4638      	mov	r0, r7
 8013d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d0a:	bf00      	nop
 8013d0c:	08016240 	.word	0x08016240

08013d10 <__lshift>:
 8013d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d14:	460c      	mov	r4, r1
 8013d16:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013d1a:	6923      	ldr	r3, [r4, #16]
 8013d1c:	6849      	ldr	r1, [r1, #4]
 8013d1e:	eb0a 0903 	add.w	r9, sl, r3
 8013d22:	68a3      	ldr	r3, [r4, #8]
 8013d24:	4607      	mov	r7, r0
 8013d26:	4616      	mov	r6, r2
 8013d28:	f109 0501 	add.w	r5, r9, #1
 8013d2c:	42ab      	cmp	r3, r5
 8013d2e:	db31      	blt.n	8013d94 <__lshift+0x84>
 8013d30:	4638      	mov	r0, r7
 8013d32:	f7ff fdf7 	bl	8013924 <_Balloc>
 8013d36:	2200      	movs	r2, #0
 8013d38:	4680      	mov	r8, r0
 8013d3a:	f100 0314 	add.w	r3, r0, #20
 8013d3e:	4611      	mov	r1, r2
 8013d40:	4552      	cmp	r2, sl
 8013d42:	db2a      	blt.n	8013d9a <__lshift+0x8a>
 8013d44:	6920      	ldr	r0, [r4, #16]
 8013d46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013d4a:	f104 0114 	add.w	r1, r4, #20
 8013d4e:	f016 021f 	ands.w	r2, r6, #31
 8013d52:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8013d56:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8013d5a:	d022      	beq.n	8013da2 <__lshift+0x92>
 8013d5c:	f1c2 0c20 	rsb	ip, r2, #32
 8013d60:	2000      	movs	r0, #0
 8013d62:	680e      	ldr	r6, [r1, #0]
 8013d64:	4096      	lsls	r6, r2
 8013d66:	4330      	orrs	r0, r6
 8013d68:	f843 0b04 	str.w	r0, [r3], #4
 8013d6c:	f851 0b04 	ldr.w	r0, [r1], #4
 8013d70:	458e      	cmp	lr, r1
 8013d72:	fa20 f00c 	lsr.w	r0, r0, ip
 8013d76:	d8f4      	bhi.n	8013d62 <__lshift+0x52>
 8013d78:	6018      	str	r0, [r3, #0]
 8013d7a:	b108      	cbz	r0, 8013d80 <__lshift+0x70>
 8013d7c:	f109 0502 	add.w	r5, r9, #2
 8013d80:	3d01      	subs	r5, #1
 8013d82:	4638      	mov	r0, r7
 8013d84:	f8c8 5010 	str.w	r5, [r8, #16]
 8013d88:	4621      	mov	r1, r4
 8013d8a:	f7ff fdff 	bl	801398c <_Bfree>
 8013d8e:	4640      	mov	r0, r8
 8013d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d94:	3101      	adds	r1, #1
 8013d96:	005b      	lsls	r3, r3, #1
 8013d98:	e7c8      	b.n	8013d2c <__lshift+0x1c>
 8013d9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8013d9e:	3201      	adds	r2, #1
 8013da0:	e7ce      	b.n	8013d40 <__lshift+0x30>
 8013da2:	3b04      	subs	r3, #4
 8013da4:	f851 2b04 	ldr.w	r2, [r1], #4
 8013da8:	f843 2f04 	str.w	r2, [r3, #4]!
 8013dac:	458e      	cmp	lr, r1
 8013dae:	d8f9      	bhi.n	8013da4 <__lshift+0x94>
 8013db0:	e7e6      	b.n	8013d80 <__lshift+0x70>

08013db2 <__mcmp>:
 8013db2:	6903      	ldr	r3, [r0, #16]
 8013db4:	690a      	ldr	r2, [r1, #16]
 8013db6:	1a9b      	subs	r3, r3, r2
 8013db8:	b530      	push	{r4, r5, lr}
 8013dba:	d10c      	bne.n	8013dd6 <__mcmp+0x24>
 8013dbc:	0092      	lsls	r2, r2, #2
 8013dbe:	3014      	adds	r0, #20
 8013dc0:	3114      	adds	r1, #20
 8013dc2:	1884      	adds	r4, r0, r2
 8013dc4:	4411      	add	r1, r2
 8013dc6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013dca:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013dce:	4295      	cmp	r5, r2
 8013dd0:	d003      	beq.n	8013dda <__mcmp+0x28>
 8013dd2:	d305      	bcc.n	8013de0 <__mcmp+0x2e>
 8013dd4:	2301      	movs	r3, #1
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	bd30      	pop	{r4, r5, pc}
 8013dda:	42a0      	cmp	r0, r4
 8013ddc:	d3f3      	bcc.n	8013dc6 <__mcmp+0x14>
 8013dde:	e7fa      	b.n	8013dd6 <__mcmp+0x24>
 8013de0:	f04f 33ff 	mov.w	r3, #4294967295
 8013de4:	e7f7      	b.n	8013dd6 <__mcmp+0x24>

08013de6 <__mdiff>:
 8013de6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013dea:	460d      	mov	r5, r1
 8013dec:	4607      	mov	r7, r0
 8013dee:	4611      	mov	r1, r2
 8013df0:	4628      	mov	r0, r5
 8013df2:	4614      	mov	r4, r2
 8013df4:	f7ff ffdd 	bl	8013db2 <__mcmp>
 8013df8:	1e06      	subs	r6, r0, #0
 8013dfa:	d108      	bne.n	8013e0e <__mdiff+0x28>
 8013dfc:	4631      	mov	r1, r6
 8013dfe:	4638      	mov	r0, r7
 8013e00:	f7ff fd90 	bl	8013924 <_Balloc>
 8013e04:	2301      	movs	r3, #1
 8013e06:	6103      	str	r3, [r0, #16]
 8013e08:	6146      	str	r6, [r0, #20]
 8013e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e0e:	bfa4      	itt	ge
 8013e10:	4623      	movge	r3, r4
 8013e12:	462c      	movge	r4, r5
 8013e14:	4638      	mov	r0, r7
 8013e16:	6861      	ldr	r1, [r4, #4]
 8013e18:	bfa6      	itte	ge
 8013e1a:	461d      	movge	r5, r3
 8013e1c:	2600      	movge	r6, #0
 8013e1e:	2601      	movlt	r6, #1
 8013e20:	f7ff fd80 	bl	8013924 <_Balloc>
 8013e24:	692b      	ldr	r3, [r5, #16]
 8013e26:	60c6      	str	r6, [r0, #12]
 8013e28:	6926      	ldr	r6, [r4, #16]
 8013e2a:	f105 0914 	add.w	r9, r5, #20
 8013e2e:	f104 0214 	add.w	r2, r4, #20
 8013e32:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8013e36:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8013e3a:	f100 0514 	add.w	r5, r0, #20
 8013e3e:	f04f 0c00 	mov.w	ip, #0
 8013e42:	f852 ab04 	ldr.w	sl, [r2], #4
 8013e46:	f859 4b04 	ldr.w	r4, [r9], #4
 8013e4a:	fa1c f18a 	uxtah	r1, ip, sl
 8013e4e:	b2a3      	uxth	r3, r4
 8013e50:	1ac9      	subs	r1, r1, r3
 8013e52:	0c23      	lsrs	r3, r4, #16
 8013e54:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8013e58:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013e5c:	b289      	uxth	r1, r1
 8013e5e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8013e62:	45c8      	cmp	r8, r9
 8013e64:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013e68:	4696      	mov	lr, r2
 8013e6a:	f845 3b04 	str.w	r3, [r5], #4
 8013e6e:	d8e8      	bhi.n	8013e42 <__mdiff+0x5c>
 8013e70:	45be      	cmp	lr, r7
 8013e72:	d305      	bcc.n	8013e80 <__mdiff+0x9a>
 8013e74:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8013e78:	b18b      	cbz	r3, 8013e9e <__mdiff+0xb8>
 8013e7a:	6106      	str	r6, [r0, #16]
 8013e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e80:	f85e 1b04 	ldr.w	r1, [lr], #4
 8013e84:	fa1c f381 	uxtah	r3, ip, r1
 8013e88:	141a      	asrs	r2, r3, #16
 8013e8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013e8e:	b29b      	uxth	r3, r3
 8013e90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013e94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013e98:	f845 3b04 	str.w	r3, [r5], #4
 8013e9c:	e7e8      	b.n	8013e70 <__mdiff+0x8a>
 8013e9e:	3e01      	subs	r6, #1
 8013ea0:	e7e8      	b.n	8013e74 <__mdiff+0x8e>
	...

08013ea4 <__ulp>:
 8013ea4:	4b10      	ldr	r3, [pc, #64]	; (8013ee8 <__ulp+0x44>)
 8013ea6:	400b      	ands	r3, r1
 8013ea8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	dd02      	ble.n	8013eb6 <__ulp+0x12>
 8013eb0:	2000      	movs	r0, #0
 8013eb2:	4619      	mov	r1, r3
 8013eb4:	4770      	bx	lr
 8013eb6:	425b      	negs	r3, r3
 8013eb8:	151b      	asrs	r3, r3, #20
 8013eba:	2b13      	cmp	r3, #19
 8013ebc:	f04f 0000 	mov.w	r0, #0
 8013ec0:	f04f 0100 	mov.w	r1, #0
 8013ec4:	dc04      	bgt.n	8013ed0 <__ulp+0x2c>
 8013ec6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013eca:	fa42 f103 	asr.w	r1, r2, r3
 8013ece:	4770      	bx	lr
 8013ed0:	3b14      	subs	r3, #20
 8013ed2:	2b1e      	cmp	r3, #30
 8013ed4:	f04f 0201 	mov.w	r2, #1
 8013ed8:	bfda      	itte	le
 8013eda:	f1c3 031f 	rsble	r3, r3, #31
 8013ede:	fa02 f303 	lslle.w	r3, r2, r3
 8013ee2:	4613      	movgt	r3, r2
 8013ee4:	4618      	mov	r0, r3
 8013ee6:	4770      	bx	lr
 8013ee8:	7ff00000 	.word	0x7ff00000

08013eec <__b2d>:
 8013eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ef0:	6907      	ldr	r7, [r0, #16]
 8013ef2:	f100 0914 	add.w	r9, r0, #20
 8013ef6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8013efa:	f1a7 0804 	sub.w	r8, r7, #4
 8013efe:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8013f02:	4630      	mov	r0, r6
 8013f04:	f7ff fdd2 	bl	8013aac <__hi0bits>
 8013f08:	f1c0 0320 	rsb	r3, r0, #32
 8013f0c:	280a      	cmp	r0, #10
 8013f0e:	600b      	str	r3, [r1, #0]
 8013f10:	491e      	ldr	r1, [pc, #120]	; (8013f8c <__b2d+0xa0>)
 8013f12:	dc17      	bgt.n	8013f44 <__b2d+0x58>
 8013f14:	f1c0 0e0b 	rsb	lr, r0, #11
 8013f18:	45c1      	cmp	r9, r8
 8013f1a:	fa26 f30e 	lsr.w	r3, r6, lr
 8013f1e:	bf38      	it	cc
 8013f20:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8013f24:	ea43 0501 	orr.w	r5, r3, r1
 8013f28:	bf28      	it	cs
 8013f2a:	2200      	movcs	r2, #0
 8013f2c:	f100 0315 	add.w	r3, r0, #21
 8013f30:	fa06 f303 	lsl.w	r3, r6, r3
 8013f34:	fa22 f20e 	lsr.w	r2, r2, lr
 8013f38:	ea43 0402 	orr.w	r4, r3, r2
 8013f3c:	4620      	mov	r0, r4
 8013f3e:	4629      	mov	r1, r5
 8013f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013f44:	45c1      	cmp	r9, r8
 8013f46:	bf3a      	itte	cc
 8013f48:	f1a7 0808 	subcc.w	r8, r7, #8
 8013f4c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8013f50:	2200      	movcs	r2, #0
 8013f52:	f1b0 030b 	subs.w	r3, r0, #11
 8013f56:	d015      	beq.n	8013f84 <__b2d+0x98>
 8013f58:	409e      	lsls	r6, r3
 8013f5a:	f1c3 0720 	rsb	r7, r3, #32
 8013f5e:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8013f62:	fa22 f107 	lsr.w	r1, r2, r7
 8013f66:	45c8      	cmp	r8, r9
 8013f68:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8013f6c:	ea46 0501 	orr.w	r5, r6, r1
 8013f70:	bf8c      	ite	hi
 8013f72:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8013f76:	2100      	movls	r1, #0
 8013f78:	fa02 f003 	lsl.w	r0, r2, r3
 8013f7c:	40f9      	lsrs	r1, r7
 8013f7e:	ea40 0401 	orr.w	r4, r0, r1
 8013f82:	e7db      	b.n	8013f3c <__b2d+0x50>
 8013f84:	ea46 0501 	orr.w	r5, r6, r1
 8013f88:	4614      	mov	r4, r2
 8013f8a:	e7d7      	b.n	8013f3c <__b2d+0x50>
 8013f8c:	3ff00000 	.word	0x3ff00000

08013f90 <__d2b>:
 8013f90:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013f94:	2101      	movs	r1, #1
 8013f96:	461c      	mov	r4, r3
 8013f98:	4690      	mov	r8, r2
 8013f9a:	9e08      	ldr	r6, [sp, #32]
 8013f9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8013f9e:	f7ff fcc1 	bl	8013924 <_Balloc>
 8013fa2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8013fa6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8013faa:	4607      	mov	r7, r0
 8013fac:	bb34      	cbnz	r4, 8013ffc <__d2b+0x6c>
 8013fae:	9201      	str	r2, [sp, #4]
 8013fb0:	f1b8 0f00 	cmp.w	r8, #0
 8013fb4:	d027      	beq.n	8014006 <__d2b+0x76>
 8013fb6:	a802      	add	r0, sp, #8
 8013fb8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8013fbc:	f7ff fd95 	bl	8013aea <__lo0bits>
 8013fc0:	9900      	ldr	r1, [sp, #0]
 8013fc2:	b1f0      	cbz	r0, 8014002 <__d2b+0x72>
 8013fc4:	9a01      	ldr	r2, [sp, #4]
 8013fc6:	f1c0 0320 	rsb	r3, r0, #32
 8013fca:	fa02 f303 	lsl.w	r3, r2, r3
 8013fce:	430b      	orrs	r3, r1
 8013fd0:	40c2      	lsrs	r2, r0
 8013fd2:	617b      	str	r3, [r7, #20]
 8013fd4:	9201      	str	r2, [sp, #4]
 8013fd6:	9b01      	ldr	r3, [sp, #4]
 8013fd8:	61bb      	str	r3, [r7, #24]
 8013fda:	2b00      	cmp	r3, #0
 8013fdc:	bf14      	ite	ne
 8013fde:	2102      	movne	r1, #2
 8013fe0:	2101      	moveq	r1, #1
 8013fe2:	6139      	str	r1, [r7, #16]
 8013fe4:	b1c4      	cbz	r4, 8014018 <__d2b+0x88>
 8013fe6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8013fea:	4404      	add	r4, r0
 8013fec:	6034      	str	r4, [r6, #0]
 8013fee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013ff2:	6028      	str	r0, [r5, #0]
 8013ff4:	4638      	mov	r0, r7
 8013ff6:	b002      	add	sp, #8
 8013ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ffc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8014000:	e7d5      	b.n	8013fae <__d2b+0x1e>
 8014002:	6179      	str	r1, [r7, #20]
 8014004:	e7e7      	b.n	8013fd6 <__d2b+0x46>
 8014006:	a801      	add	r0, sp, #4
 8014008:	f7ff fd6f 	bl	8013aea <__lo0bits>
 801400c:	9b01      	ldr	r3, [sp, #4]
 801400e:	617b      	str	r3, [r7, #20]
 8014010:	2101      	movs	r1, #1
 8014012:	6139      	str	r1, [r7, #16]
 8014014:	3020      	adds	r0, #32
 8014016:	e7e5      	b.n	8013fe4 <__d2b+0x54>
 8014018:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801401c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014020:	6030      	str	r0, [r6, #0]
 8014022:	6918      	ldr	r0, [r3, #16]
 8014024:	f7ff fd42 	bl	8013aac <__hi0bits>
 8014028:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801402c:	e7e1      	b.n	8013ff2 <__d2b+0x62>

0801402e <__ratio>:
 801402e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8014032:	4688      	mov	r8, r1
 8014034:	4669      	mov	r1, sp
 8014036:	4681      	mov	r9, r0
 8014038:	f7ff ff58 	bl	8013eec <__b2d>
 801403c:	460d      	mov	r5, r1
 801403e:	4604      	mov	r4, r0
 8014040:	a901      	add	r1, sp, #4
 8014042:	4640      	mov	r0, r8
 8014044:	f7ff ff52 	bl	8013eec <__b2d>
 8014048:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801404c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8014050:	9e00      	ldr	r6, [sp, #0]
 8014052:	1a9a      	subs	r2, r3, r2
 8014054:	9b01      	ldr	r3, [sp, #4]
 8014056:	1af3      	subs	r3, r6, r3
 8014058:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801405c:	2b00      	cmp	r3, #0
 801405e:	bfd6      	itet	le
 8014060:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014064:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 8014068:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 801406c:	4602      	mov	r2, r0
 801406e:	460b      	mov	r3, r1
 8014070:	4620      	mov	r0, r4
 8014072:	4629      	mov	r1, r5
 8014074:	f7ec fbf6 	bl	8000864 <__aeabi_ddiv>
 8014078:	b002      	add	sp, #8
 801407a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

0801407e <__copybits>:
 801407e:	3901      	subs	r1, #1
 8014080:	b510      	push	{r4, lr}
 8014082:	1149      	asrs	r1, r1, #5
 8014084:	6914      	ldr	r4, [r2, #16]
 8014086:	3101      	adds	r1, #1
 8014088:	f102 0314 	add.w	r3, r2, #20
 801408c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014090:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014094:	42a3      	cmp	r3, r4
 8014096:	4602      	mov	r2, r0
 8014098:	d303      	bcc.n	80140a2 <__copybits+0x24>
 801409a:	2300      	movs	r3, #0
 801409c:	428a      	cmp	r2, r1
 801409e:	d305      	bcc.n	80140ac <__copybits+0x2e>
 80140a0:	bd10      	pop	{r4, pc}
 80140a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80140a6:	f840 2b04 	str.w	r2, [r0], #4
 80140aa:	e7f3      	b.n	8014094 <__copybits+0x16>
 80140ac:	f842 3b04 	str.w	r3, [r2], #4
 80140b0:	e7f4      	b.n	801409c <__copybits+0x1e>

080140b2 <__any_on>:
 80140b2:	f100 0214 	add.w	r2, r0, #20
 80140b6:	6900      	ldr	r0, [r0, #16]
 80140b8:	114b      	asrs	r3, r1, #5
 80140ba:	4298      	cmp	r0, r3
 80140bc:	b510      	push	{r4, lr}
 80140be:	db11      	blt.n	80140e4 <__any_on+0x32>
 80140c0:	dd0a      	ble.n	80140d8 <__any_on+0x26>
 80140c2:	f011 011f 	ands.w	r1, r1, #31
 80140c6:	d007      	beq.n	80140d8 <__any_on+0x26>
 80140c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80140cc:	fa24 f001 	lsr.w	r0, r4, r1
 80140d0:	fa00 f101 	lsl.w	r1, r0, r1
 80140d4:	428c      	cmp	r4, r1
 80140d6:	d10b      	bne.n	80140f0 <__any_on+0x3e>
 80140d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80140dc:	4293      	cmp	r3, r2
 80140de:	d803      	bhi.n	80140e8 <__any_on+0x36>
 80140e0:	2000      	movs	r0, #0
 80140e2:	bd10      	pop	{r4, pc}
 80140e4:	4603      	mov	r3, r0
 80140e6:	e7f7      	b.n	80140d8 <__any_on+0x26>
 80140e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80140ec:	2900      	cmp	r1, #0
 80140ee:	d0f5      	beq.n	80140dc <__any_on+0x2a>
 80140f0:	2001      	movs	r0, #1
 80140f2:	bd10      	pop	{r4, pc}

080140f4 <_realloc_r>:
 80140f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140f8:	4682      	mov	sl, r0
 80140fa:	460c      	mov	r4, r1
 80140fc:	b929      	cbnz	r1, 801410a <_realloc_r+0x16>
 80140fe:	4611      	mov	r1, r2
 8014100:	b003      	add	sp, #12
 8014102:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014106:	f7f9 bc45 	b.w	800d994 <_malloc_r>
 801410a:	9201      	str	r2, [sp, #4]
 801410c:	f7fa f8c0 	bl	800e290 <__malloc_lock>
 8014110:	9a01      	ldr	r2, [sp, #4]
 8014112:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8014116:	f102 080b 	add.w	r8, r2, #11
 801411a:	f1b8 0f16 	cmp.w	r8, #22
 801411e:	f1a4 0908 	sub.w	r9, r4, #8
 8014122:	f025 0603 	bic.w	r6, r5, #3
 8014126:	d90a      	bls.n	801413e <_realloc_r+0x4a>
 8014128:	f038 0807 	bics.w	r8, r8, #7
 801412c:	d509      	bpl.n	8014142 <_realloc_r+0x4e>
 801412e:	230c      	movs	r3, #12
 8014130:	f8ca 3000 	str.w	r3, [sl]
 8014134:	2700      	movs	r7, #0
 8014136:	4638      	mov	r0, r7
 8014138:	b003      	add	sp, #12
 801413a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801413e:	f04f 0810 	mov.w	r8, #16
 8014142:	4590      	cmp	r8, r2
 8014144:	d3f3      	bcc.n	801412e <_realloc_r+0x3a>
 8014146:	45b0      	cmp	r8, r6
 8014148:	f340 8145 	ble.w	80143d6 <_realloc_r+0x2e2>
 801414c:	4ba8      	ldr	r3, [pc, #672]	; (80143f0 <_realloc_r+0x2fc>)
 801414e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8014152:	eb09 0106 	add.w	r1, r9, r6
 8014156:	4571      	cmp	r1, lr
 8014158:	469b      	mov	fp, r3
 801415a:	684b      	ldr	r3, [r1, #4]
 801415c:	d005      	beq.n	801416a <_realloc_r+0x76>
 801415e:	f023 0001 	bic.w	r0, r3, #1
 8014162:	4408      	add	r0, r1
 8014164:	6840      	ldr	r0, [r0, #4]
 8014166:	07c7      	lsls	r7, r0, #31
 8014168:	d447      	bmi.n	80141fa <_realloc_r+0x106>
 801416a:	f023 0303 	bic.w	r3, r3, #3
 801416e:	4571      	cmp	r1, lr
 8014170:	eb06 0703 	add.w	r7, r6, r3
 8014174:	d119      	bne.n	80141aa <_realloc_r+0xb6>
 8014176:	f108 0010 	add.w	r0, r8, #16
 801417a:	4287      	cmp	r7, r0
 801417c:	db3f      	blt.n	80141fe <_realloc_r+0x10a>
 801417e:	eb09 0308 	add.w	r3, r9, r8
 8014182:	eba7 0708 	sub.w	r7, r7, r8
 8014186:	f047 0701 	orr.w	r7, r7, #1
 801418a:	f8cb 3008 	str.w	r3, [fp, #8]
 801418e:	605f      	str	r7, [r3, #4]
 8014190:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8014194:	f003 0301 	and.w	r3, r3, #1
 8014198:	ea43 0308 	orr.w	r3, r3, r8
 801419c:	f844 3c04 	str.w	r3, [r4, #-4]
 80141a0:	4650      	mov	r0, sl
 80141a2:	f7fa f87b 	bl	800e29c <__malloc_unlock>
 80141a6:	4627      	mov	r7, r4
 80141a8:	e7c5      	b.n	8014136 <_realloc_r+0x42>
 80141aa:	45b8      	cmp	r8, r7
 80141ac:	dc27      	bgt.n	80141fe <_realloc_r+0x10a>
 80141ae:	68cb      	ldr	r3, [r1, #12]
 80141b0:	688a      	ldr	r2, [r1, #8]
 80141b2:	60d3      	str	r3, [r2, #12]
 80141b4:	609a      	str	r2, [r3, #8]
 80141b6:	eba7 0008 	sub.w	r0, r7, r8
 80141ba:	280f      	cmp	r0, #15
 80141bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80141c0:	eb09 0207 	add.w	r2, r9, r7
 80141c4:	f240 8109 	bls.w	80143da <_realloc_r+0x2e6>
 80141c8:	eb09 0108 	add.w	r1, r9, r8
 80141cc:	f003 0301 	and.w	r3, r3, #1
 80141d0:	ea43 0308 	orr.w	r3, r3, r8
 80141d4:	f040 0001 	orr.w	r0, r0, #1
 80141d8:	f8c9 3004 	str.w	r3, [r9, #4]
 80141dc:	6048      	str	r0, [r1, #4]
 80141de:	6853      	ldr	r3, [r2, #4]
 80141e0:	f043 0301 	orr.w	r3, r3, #1
 80141e4:	6053      	str	r3, [r2, #4]
 80141e6:	3108      	adds	r1, #8
 80141e8:	4650      	mov	r0, sl
 80141ea:	f7fe fc8f 	bl	8012b0c <_free_r>
 80141ee:	4650      	mov	r0, sl
 80141f0:	f7fa f854 	bl	800e29c <__malloc_unlock>
 80141f4:	f109 0708 	add.w	r7, r9, #8
 80141f8:	e79d      	b.n	8014136 <_realloc_r+0x42>
 80141fa:	2300      	movs	r3, #0
 80141fc:	4619      	mov	r1, r3
 80141fe:	07e8      	lsls	r0, r5, #31
 8014200:	f100 8084 	bmi.w	801430c <_realloc_r+0x218>
 8014204:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8014208:	eba9 0505 	sub.w	r5, r9, r5
 801420c:	6868      	ldr	r0, [r5, #4]
 801420e:	f020 0003 	bic.w	r0, r0, #3
 8014212:	4430      	add	r0, r6
 8014214:	2900      	cmp	r1, #0
 8014216:	d076      	beq.n	8014306 <_realloc_r+0x212>
 8014218:	4571      	cmp	r1, lr
 801421a:	d150      	bne.n	80142be <_realloc_r+0x1ca>
 801421c:	4403      	add	r3, r0
 801421e:	f108 0110 	add.w	r1, r8, #16
 8014222:	428b      	cmp	r3, r1
 8014224:	db6f      	blt.n	8014306 <_realloc_r+0x212>
 8014226:	462f      	mov	r7, r5
 8014228:	68ea      	ldr	r2, [r5, #12]
 801422a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801422e:	60ca      	str	r2, [r1, #12]
 8014230:	6091      	str	r1, [r2, #8]
 8014232:	1f32      	subs	r2, r6, #4
 8014234:	2a24      	cmp	r2, #36	; 0x24
 8014236:	d83b      	bhi.n	80142b0 <_realloc_r+0x1bc>
 8014238:	2a13      	cmp	r2, #19
 801423a:	d936      	bls.n	80142aa <_realloc_r+0x1b6>
 801423c:	6821      	ldr	r1, [r4, #0]
 801423e:	60a9      	str	r1, [r5, #8]
 8014240:	6861      	ldr	r1, [r4, #4]
 8014242:	60e9      	str	r1, [r5, #12]
 8014244:	2a1b      	cmp	r2, #27
 8014246:	d81c      	bhi.n	8014282 <_realloc_r+0x18e>
 8014248:	f105 0210 	add.w	r2, r5, #16
 801424c:	f104 0108 	add.w	r1, r4, #8
 8014250:	6808      	ldr	r0, [r1, #0]
 8014252:	6010      	str	r0, [r2, #0]
 8014254:	6848      	ldr	r0, [r1, #4]
 8014256:	6050      	str	r0, [r2, #4]
 8014258:	6889      	ldr	r1, [r1, #8]
 801425a:	6091      	str	r1, [r2, #8]
 801425c:	eb05 0208 	add.w	r2, r5, r8
 8014260:	eba3 0308 	sub.w	r3, r3, r8
 8014264:	f043 0301 	orr.w	r3, r3, #1
 8014268:	f8cb 2008 	str.w	r2, [fp, #8]
 801426c:	6053      	str	r3, [r2, #4]
 801426e:	686b      	ldr	r3, [r5, #4]
 8014270:	f003 0301 	and.w	r3, r3, #1
 8014274:	ea43 0308 	orr.w	r3, r3, r8
 8014278:	606b      	str	r3, [r5, #4]
 801427a:	4650      	mov	r0, sl
 801427c:	f7fa f80e 	bl	800e29c <__malloc_unlock>
 8014280:	e759      	b.n	8014136 <_realloc_r+0x42>
 8014282:	68a1      	ldr	r1, [r4, #8]
 8014284:	6129      	str	r1, [r5, #16]
 8014286:	68e1      	ldr	r1, [r4, #12]
 8014288:	6169      	str	r1, [r5, #20]
 801428a:	2a24      	cmp	r2, #36	; 0x24
 801428c:	bf01      	itttt	eq
 801428e:	6922      	ldreq	r2, [r4, #16]
 8014290:	61aa      	streq	r2, [r5, #24]
 8014292:	6960      	ldreq	r0, [r4, #20]
 8014294:	61e8      	streq	r0, [r5, #28]
 8014296:	bf19      	ittee	ne
 8014298:	f105 0218 	addne.w	r2, r5, #24
 801429c:	f104 0110 	addne.w	r1, r4, #16
 80142a0:	f105 0220 	addeq.w	r2, r5, #32
 80142a4:	f104 0118 	addeq.w	r1, r4, #24
 80142a8:	e7d2      	b.n	8014250 <_realloc_r+0x15c>
 80142aa:	463a      	mov	r2, r7
 80142ac:	4621      	mov	r1, r4
 80142ae:	e7cf      	b.n	8014250 <_realloc_r+0x15c>
 80142b0:	4621      	mov	r1, r4
 80142b2:	4638      	mov	r0, r7
 80142b4:	9301      	str	r3, [sp, #4]
 80142b6:	f7ff fb1b 	bl	80138f0 <memmove>
 80142ba:	9b01      	ldr	r3, [sp, #4]
 80142bc:	e7ce      	b.n	801425c <_realloc_r+0x168>
 80142be:	18c7      	adds	r7, r0, r3
 80142c0:	45b8      	cmp	r8, r7
 80142c2:	dc20      	bgt.n	8014306 <_realloc_r+0x212>
 80142c4:	68cb      	ldr	r3, [r1, #12]
 80142c6:	688a      	ldr	r2, [r1, #8]
 80142c8:	60d3      	str	r3, [r2, #12]
 80142ca:	609a      	str	r2, [r3, #8]
 80142cc:	4628      	mov	r0, r5
 80142ce:	68eb      	ldr	r3, [r5, #12]
 80142d0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80142d4:	60d3      	str	r3, [r2, #12]
 80142d6:	609a      	str	r2, [r3, #8]
 80142d8:	1f32      	subs	r2, r6, #4
 80142da:	2a24      	cmp	r2, #36	; 0x24
 80142dc:	d842      	bhi.n	8014364 <_realloc_r+0x270>
 80142de:	2a13      	cmp	r2, #19
 80142e0:	d93e      	bls.n	8014360 <_realloc_r+0x26c>
 80142e2:	6823      	ldr	r3, [r4, #0]
 80142e4:	60ab      	str	r3, [r5, #8]
 80142e6:	6863      	ldr	r3, [r4, #4]
 80142e8:	60eb      	str	r3, [r5, #12]
 80142ea:	2a1b      	cmp	r2, #27
 80142ec:	d824      	bhi.n	8014338 <_realloc_r+0x244>
 80142ee:	f105 0010 	add.w	r0, r5, #16
 80142f2:	f104 0308 	add.w	r3, r4, #8
 80142f6:	681a      	ldr	r2, [r3, #0]
 80142f8:	6002      	str	r2, [r0, #0]
 80142fa:	685a      	ldr	r2, [r3, #4]
 80142fc:	6042      	str	r2, [r0, #4]
 80142fe:	689b      	ldr	r3, [r3, #8]
 8014300:	6083      	str	r3, [r0, #8]
 8014302:	46a9      	mov	r9, r5
 8014304:	e757      	b.n	80141b6 <_realloc_r+0xc2>
 8014306:	4580      	cmp	r8, r0
 8014308:	4607      	mov	r7, r0
 801430a:	dddf      	ble.n	80142cc <_realloc_r+0x1d8>
 801430c:	4611      	mov	r1, r2
 801430e:	4650      	mov	r0, sl
 8014310:	f7f9 fb40 	bl	800d994 <_malloc_r>
 8014314:	4607      	mov	r7, r0
 8014316:	2800      	cmp	r0, #0
 8014318:	d0af      	beq.n	801427a <_realloc_r+0x186>
 801431a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801431e:	f023 0301 	bic.w	r3, r3, #1
 8014322:	f1a0 0208 	sub.w	r2, r0, #8
 8014326:	444b      	add	r3, r9
 8014328:	429a      	cmp	r2, r3
 801432a:	d11f      	bne.n	801436c <_realloc_r+0x278>
 801432c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8014330:	f027 0703 	bic.w	r7, r7, #3
 8014334:	4437      	add	r7, r6
 8014336:	e73e      	b.n	80141b6 <_realloc_r+0xc2>
 8014338:	68a3      	ldr	r3, [r4, #8]
 801433a:	612b      	str	r3, [r5, #16]
 801433c:	68e3      	ldr	r3, [r4, #12]
 801433e:	616b      	str	r3, [r5, #20]
 8014340:	2a24      	cmp	r2, #36	; 0x24
 8014342:	bf01      	itttt	eq
 8014344:	6923      	ldreq	r3, [r4, #16]
 8014346:	61ab      	streq	r3, [r5, #24]
 8014348:	6962      	ldreq	r2, [r4, #20]
 801434a:	61ea      	streq	r2, [r5, #28]
 801434c:	bf19      	ittee	ne
 801434e:	f105 0018 	addne.w	r0, r5, #24
 8014352:	f104 0310 	addne.w	r3, r4, #16
 8014356:	f105 0020 	addeq.w	r0, r5, #32
 801435a:	f104 0318 	addeq.w	r3, r4, #24
 801435e:	e7ca      	b.n	80142f6 <_realloc_r+0x202>
 8014360:	4623      	mov	r3, r4
 8014362:	e7c8      	b.n	80142f6 <_realloc_r+0x202>
 8014364:	4621      	mov	r1, r4
 8014366:	f7ff fac3 	bl	80138f0 <memmove>
 801436a:	e7ca      	b.n	8014302 <_realloc_r+0x20e>
 801436c:	1f32      	subs	r2, r6, #4
 801436e:	2a24      	cmp	r2, #36	; 0x24
 8014370:	d82d      	bhi.n	80143ce <_realloc_r+0x2da>
 8014372:	2a13      	cmp	r2, #19
 8014374:	d928      	bls.n	80143c8 <_realloc_r+0x2d4>
 8014376:	6823      	ldr	r3, [r4, #0]
 8014378:	6003      	str	r3, [r0, #0]
 801437a:	6863      	ldr	r3, [r4, #4]
 801437c:	6043      	str	r3, [r0, #4]
 801437e:	2a1b      	cmp	r2, #27
 8014380:	d80e      	bhi.n	80143a0 <_realloc_r+0x2ac>
 8014382:	f100 0308 	add.w	r3, r0, #8
 8014386:	f104 0208 	add.w	r2, r4, #8
 801438a:	6811      	ldr	r1, [r2, #0]
 801438c:	6019      	str	r1, [r3, #0]
 801438e:	6851      	ldr	r1, [r2, #4]
 8014390:	6059      	str	r1, [r3, #4]
 8014392:	6892      	ldr	r2, [r2, #8]
 8014394:	609a      	str	r2, [r3, #8]
 8014396:	4621      	mov	r1, r4
 8014398:	4650      	mov	r0, sl
 801439a:	f7fe fbb7 	bl	8012b0c <_free_r>
 801439e:	e76c      	b.n	801427a <_realloc_r+0x186>
 80143a0:	68a3      	ldr	r3, [r4, #8]
 80143a2:	6083      	str	r3, [r0, #8]
 80143a4:	68e3      	ldr	r3, [r4, #12]
 80143a6:	60c3      	str	r3, [r0, #12]
 80143a8:	2a24      	cmp	r2, #36	; 0x24
 80143aa:	bf01      	itttt	eq
 80143ac:	6923      	ldreq	r3, [r4, #16]
 80143ae:	6103      	streq	r3, [r0, #16]
 80143b0:	6961      	ldreq	r1, [r4, #20]
 80143b2:	6141      	streq	r1, [r0, #20]
 80143b4:	bf19      	ittee	ne
 80143b6:	f100 0310 	addne.w	r3, r0, #16
 80143ba:	f104 0210 	addne.w	r2, r4, #16
 80143be:	f100 0318 	addeq.w	r3, r0, #24
 80143c2:	f104 0218 	addeq.w	r2, r4, #24
 80143c6:	e7e0      	b.n	801438a <_realloc_r+0x296>
 80143c8:	4603      	mov	r3, r0
 80143ca:	4622      	mov	r2, r4
 80143cc:	e7dd      	b.n	801438a <_realloc_r+0x296>
 80143ce:	4621      	mov	r1, r4
 80143d0:	f7ff fa8e 	bl	80138f0 <memmove>
 80143d4:	e7df      	b.n	8014396 <_realloc_r+0x2a2>
 80143d6:	4637      	mov	r7, r6
 80143d8:	e6ed      	b.n	80141b6 <_realloc_r+0xc2>
 80143da:	f003 0301 	and.w	r3, r3, #1
 80143de:	431f      	orrs	r7, r3
 80143e0:	f8c9 7004 	str.w	r7, [r9, #4]
 80143e4:	6853      	ldr	r3, [r2, #4]
 80143e6:	f043 0301 	orr.w	r3, r3, #1
 80143ea:	6053      	str	r3, [r2, #4]
 80143ec:	e6ff      	b.n	80141ee <_realloc_r+0xfa>
 80143ee:	bf00      	nop
 80143f0:	20000108 	.word	0x20000108

080143f4 <siscanf>:
 80143f4:	b40e      	push	{r1, r2, r3}
 80143f6:	b530      	push	{r4, r5, lr}
 80143f8:	b09c      	sub	sp, #112	; 0x70
 80143fa:	ac1f      	add	r4, sp, #124	; 0x7c
 80143fc:	f44f 7201 	mov.w	r2, #516	; 0x204
 8014400:	f854 5b04 	ldr.w	r5, [r4], #4
 8014404:	f8ad 2014 	strh.w	r2, [sp, #20]
 8014408:	9002      	str	r0, [sp, #8]
 801440a:	9006      	str	r0, [sp, #24]
 801440c:	f7eb feea 	bl	80001e4 <strlen>
 8014410:	4b0b      	ldr	r3, [pc, #44]	; (8014440 <siscanf+0x4c>)
 8014412:	9003      	str	r0, [sp, #12]
 8014414:	9007      	str	r0, [sp, #28]
 8014416:	930b      	str	r3, [sp, #44]	; 0x2c
 8014418:	480a      	ldr	r0, [pc, #40]	; (8014444 <siscanf+0x50>)
 801441a:	9401      	str	r4, [sp, #4]
 801441c:	2300      	movs	r3, #0
 801441e:	930f      	str	r3, [sp, #60]	; 0x3c
 8014420:	9314      	str	r3, [sp, #80]	; 0x50
 8014422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014426:	f8ad 3016 	strh.w	r3, [sp, #22]
 801442a:	462a      	mov	r2, r5
 801442c:	4623      	mov	r3, r4
 801442e:	a902      	add	r1, sp, #8
 8014430:	6800      	ldr	r0, [r0, #0]
 8014432:	f000 fa19 	bl	8014868 <__ssvfiscanf_r>
 8014436:	b01c      	add	sp, #112	; 0x70
 8014438:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801443c:	b003      	add	sp, #12
 801443e:	4770      	bx	lr
 8014440:	0801446b 	.word	0x0801446b
 8014444:	20000014 	.word	0x20000014

08014448 <__sread>:
 8014448:	b510      	push	{r4, lr}
 801444a:	460c      	mov	r4, r1
 801444c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014450:	f000 ffb6 	bl	80153c0 <_read_r>
 8014454:	2800      	cmp	r0, #0
 8014456:	bfab      	itete	ge
 8014458:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801445a:	89a3      	ldrhlt	r3, [r4, #12]
 801445c:	181b      	addge	r3, r3, r0
 801445e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014462:	bfac      	ite	ge
 8014464:	6563      	strge	r3, [r4, #84]	; 0x54
 8014466:	81a3      	strhlt	r3, [r4, #12]
 8014468:	bd10      	pop	{r4, pc}

0801446a <__seofread>:
 801446a:	2000      	movs	r0, #0
 801446c:	4770      	bx	lr

0801446e <__swrite>:
 801446e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014472:	461f      	mov	r7, r3
 8014474:	898b      	ldrh	r3, [r1, #12]
 8014476:	05db      	lsls	r3, r3, #23
 8014478:	4605      	mov	r5, r0
 801447a:	460c      	mov	r4, r1
 801447c:	4616      	mov	r6, r2
 801447e:	d505      	bpl.n	801448c <__swrite+0x1e>
 8014480:	2302      	movs	r3, #2
 8014482:	2200      	movs	r2, #0
 8014484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014488:	f000 ff5c 	bl	8015344 <_lseek_r>
 801448c:	89a3      	ldrh	r3, [r4, #12]
 801448e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014492:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014496:	81a3      	strh	r3, [r4, #12]
 8014498:	4632      	mov	r2, r6
 801449a:	463b      	mov	r3, r7
 801449c:	4628      	mov	r0, r5
 801449e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80144a2:	f000 bded 	b.w	8015080 <_write_r>

080144a6 <__sseek>:
 80144a6:	b510      	push	{r4, lr}
 80144a8:	460c      	mov	r4, r1
 80144aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144ae:	f000 ff49 	bl	8015344 <_lseek_r>
 80144b2:	1c43      	adds	r3, r0, #1
 80144b4:	89a3      	ldrh	r3, [r4, #12]
 80144b6:	bf15      	itete	ne
 80144b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80144ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80144be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80144c2:	81a3      	strheq	r3, [r4, #12]
 80144c4:	bf18      	it	ne
 80144c6:	81a3      	strhne	r3, [r4, #12]
 80144c8:	bd10      	pop	{r4, pc}

080144ca <__sclose>:
 80144ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144ce:	f000 be17 	b.w	8015100 <_close_r>

080144d2 <strcpy>:
 80144d2:	4603      	mov	r3, r0
 80144d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80144d8:	f803 2b01 	strb.w	r2, [r3], #1
 80144dc:	2a00      	cmp	r2, #0
 80144de:	d1f9      	bne.n	80144d4 <strcpy+0x2>
 80144e0:	4770      	bx	lr

080144e2 <strncmp>:
 80144e2:	b510      	push	{r4, lr}
 80144e4:	b16a      	cbz	r2, 8014502 <strncmp+0x20>
 80144e6:	3901      	subs	r1, #1
 80144e8:	1884      	adds	r4, r0, r2
 80144ea:	f810 3b01 	ldrb.w	r3, [r0], #1
 80144ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80144f2:	4293      	cmp	r3, r2
 80144f4:	d103      	bne.n	80144fe <strncmp+0x1c>
 80144f6:	42a0      	cmp	r0, r4
 80144f8:	d001      	beq.n	80144fe <strncmp+0x1c>
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d1f5      	bne.n	80144ea <strncmp+0x8>
 80144fe:	1a98      	subs	r0, r3, r2
 8014500:	bd10      	pop	{r4, pc}
 8014502:	4610      	mov	r0, r2
 8014504:	bd10      	pop	{r4, pc}

08014506 <_strtoul_l.isra.0>:
 8014506:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801450a:	4680      	mov	r8, r0
 801450c:	4689      	mov	r9, r1
 801450e:	4692      	mov	sl, r2
 8014510:	461e      	mov	r6, r3
 8014512:	460f      	mov	r7, r1
 8014514:	463d      	mov	r5, r7
 8014516:	9808      	ldr	r0, [sp, #32]
 8014518:	f815 4b01 	ldrb.w	r4, [r5], #1
 801451c:	f7ff f942 	bl	80137a4 <__locale_ctype_ptr_l>
 8014520:	4420      	add	r0, r4
 8014522:	7843      	ldrb	r3, [r0, #1]
 8014524:	f013 0308 	ands.w	r3, r3, #8
 8014528:	d10a      	bne.n	8014540 <_strtoul_l.isra.0+0x3a>
 801452a:	2c2d      	cmp	r4, #45	; 0x2d
 801452c:	d10a      	bne.n	8014544 <_strtoul_l.isra.0+0x3e>
 801452e:	782c      	ldrb	r4, [r5, #0]
 8014530:	2301      	movs	r3, #1
 8014532:	1cbd      	adds	r5, r7, #2
 8014534:	b15e      	cbz	r6, 801454e <_strtoul_l.isra.0+0x48>
 8014536:	2e10      	cmp	r6, #16
 8014538:	d113      	bne.n	8014562 <_strtoul_l.isra.0+0x5c>
 801453a:	2c30      	cmp	r4, #48	; 0x30
 801453c:	d009      	beq.n	8014552 <_strtoul_l.isra.0+0x4c>
 801453e:	e010      	b.n	8014562 <_strtoul_l.isra.0+0x5c>
 8014540:	462f      	mov	r7, r5
 8014542:	e7e7      	b.n	8014514 <_strtoul_l.isra.0+0xe>
 8014544:	2c2b      	cmp	r4, #43	; 0x2b
 8014546:	bf04      	itt	eq
 8014548:	782c      	ldrbeq	r4, [r5, #0]
 801454a:	1cbd      	addeq	r5, r7, #2
 801454c:	e7f2      	b.n	8014534 <_strtoul_l.isra.0+0x2e>
 801454e:	2c30      	cmp	r4, #48	; 0x30
 8014550:	d125      	bne.n	801459e <_strtoul_l.isra.0+0x98>
 8014552:	782a      	ldrb	r2, [r5, #0]
 8014554:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8014558:	2a58      	cmp	r2, #88	; 0x58
 801455a:	d14a      	bne.n	80145f2 <_strtoul_l.isra.0+0xec>
 801455c:	786c      	ldrb	r4, [r5, #1]
 801455e:	2610      	movs	r6, #16
 8014560:	3502      	adds	r5, #2
 8014562:	f04f 31ff 	mov.w	r1, #4294967295
 8014566:	2700      	movs	r7, #0
 8014568:	fbb1 f1f6 	udiv	r1, r1, r6
 801456c:	fb06 fe01 	mul.w	lr, r6, r1
 8014570:	ea6f 0e0e 	mvn.w	lr, lr
 8014574:	4638      	mov	r0, r7
 8014576:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 801457a:	2a09      	cmp	r2, #9
 801457c:	d811      	bhi.n	80145a2 <_strtoul_l.isra.0+0x9c>
 801457e:	4614      	mov	r4, r2
 8014580:	42a6      	cmp	r6, r4
 8014582:	dd1d      	ble.n	80145c0 <_strtoul_l.isra.0+0xba>
 8014584:	2f00      	cmp	r7, #0
 8014586:	db18      	blt.n	80145ba <_strtoul_l.isra.0+0xb4>
 8014588:	4281      	cmp	r1, r0
 801458a:	d316      	bcc.n	80145ba <_strtoul_l.isra.0+0xb4>
 801458c:	d101      	bne.n	8014592 <_strtoul_l.isra.0+0x8c>
 801458e:	45a6      	cmp	lr, r4
 8014590:	db13      	blt.n	80145ba <_strtoul_l.isra.0+0xb4>
 8014592:	fb00 4006 	mla	r0, r0, r6, r4
 8014596:	2701      	movs	r7, #1
 8014598:	f815 4b01 	ldrb.w	r4, [r5], #1
 801459c:	e7eb      	b.n	8014576 <_strtoul_l.isra.0+0x70>
 801459e:	260a      	movs	r6, #10
 80145a0:	e7df      	b.n	8014562 <_strtoul_l.isra.0+0x5c>
 80145a2:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80145a6:	2a19      	cmp	r2, #25
 80145a8:	d801      	bhi.n	80145ae <_strtoul_l.isra.0+0xa8>
 80145aa:	3c37      	subs	r4, #55	; 0x37
 80145ac:	e7e8      	b.n	8014580 <_strtoul_l.isra.0+0x7a>
 80145ae:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80145b2:	2a19      	cmp	r2, #25
 80145b4:	d804      	bhi.n	80145c0 <_strtoul_l.isra.0+0xba>
 80145b6:	3c57      	subs	r4, #87	; 0x57
 80145b8:	e7e2      	b.n	8014580 <_strtoul_l.isra.0+0x7a>
 80145ba:	f04f 37ff 	mov.w	r7, #4294967295
 80145be:	e7eb      	b.n	8014598 <_strtoul_l.isra.0+0x92>
 80145c0:	2f00      	cmp	r7, #0
 80145c2:	da09      	bge.n	80145d8 <_strtoul_l.isra.0+0xd2>
 80145c4:	2322      	movs	r3, #34	; 0x22
 80145c6:	f8c8 3000 	str.w	r3, [r8]
 80145ca:	f04f 30ff 	mov.w	r0, #4294967295
 80145ce:	f1ba 0f00 	cmp.w	sl, #0
 80145d2:	d107      	bne.n	80145e4 <_strtoul_l.isra.0+0xde>
 80145d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145d8:	b103      	cbz	r3, 80145dc <_strtoul_l.isra.0+0xd6>
 80145da:	4240      	negs	r0, r0
 80145dc:	f1ba 0f00 	cmp.w	sl, #0
 80145e0:	d00c      	beq.n	80145fc <_strtoul_l.isra.0+0xf6>
 80145e2:	b127      	cbz	r7, 80145ee <_strtoul_l.isra.0+0xe8>
 80145e4:	3d01      	subs	r5, #1
 80145e6:	f8ca 5000 	str.w	r5, [sl]
 80145ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145ee:	464d      	mov	r5, r9
 80145f0:	e7f9      	b.n	80145e6 <_strtoul_l.isra.0+0xe0>
 80145f2:	2430      	movs	r4, #48	; 0x30
 80145f4:	2e00      	cmp	r6, #0
 80145f6:	d1b4      	bne.n	8014562 <_strtoul_l.isra.0+0x5c>
 80145f8:	2608      	movs	r6, #8
 80145fa:	e7b2      	b.n	8014562 <_strtoul_l.isra.0+0x5c>
 80145fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014600 <_strtoul_r>:
 8014600:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014602:	4c06      	ldr	r4, [pc, #24]	; (801461c <_strtoul_r+0x1c>)
 8014604:	4d06      	ldr	r5, [pc, #24]	; (8014620 <_strtoul_r+0x20>)
 8014606:	6824      	ldr	r4, [r4, #0]
 8014608:	6a24      	ldr	r4, [r4, #32]
 801460a:	2c00      	cmp	r4, #0
 801460c:	bf08      	it	eq
 801460e:	462c      	moveq	r4, r5
 8014610:	9400      	str	r4, [sp, #0]
 8014612:	f7ff ff78 	bl	8014506 <_strtoul_l.isra.0>
 8014616:	b003      	add	sp, #12
 8014618:	bd30      	pop	{r4, r5, pc}
 801461a:	bf00      	nop
 801461c:	20000014 	.word	0x20000014
 8014620:	20000560 	.word	0x20000560

08014624 <strtoul>:
 8014624:	4b08      	ldr	r3, [pc, #32]	; (8014648 <strtoul+0x24>)
 8014626:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014628:	681c      	ldr	r4, [r3, #0]
 801462a:	4d08      	ldr	r5, [pc, #32]	; (801464c <strtoul+0x28>)
 801462c:	6a23      	ldr	r3, [r4, #32]
 801462e:	2b00      	cmp	r3, #0
 8014630:	bf08      	it	eq
 8014632:	462b      	moveq	r3, r5
 8014634:	9300      	str	r3, [sp, #0]
 8014636:	4613      	mov	r3, r2
 8014638:	460a      	mov	r2, r1
 801463a:	4601      	mov	r1, r0
 801463c:	4620      	mov	r0, r4
 801463e:	f7ff ff62 	bl	8014506 <_strtoul_l.isra.0>
 8014642:	b003      	add	sp, #12
 8014644:	bd30      	pop	{r4, r5, pc}
 8014646:	bf00      	nop
 8014648:	20000014 	.word	0x20000014
 801464c:	20000560 	.word	0x20000560

08014650 <__ssprint_r>:
 8014650:	6893      	ldr	r3, [r2, #8]
 8014652:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014656:	4681      	mov	r9, r0
 8014658:	460c      	mov	r4, r1
 801465a:	4617      	mov	r7, r2
 801465c:	2b00      	cmp	r3, #0
 801465e:	d060      	beq.n	8014722 <__ssprint_r+0xd2>
 8014660:	f04f 0b00 	mov.w	fp, #0
 8014664:	f8d2 a000 	ldr.w	sl, [r2]
 8014668:	465e      	mov	r6, fp
 801466a:	b356      	cbz	r6, 80146c2 <__ssprint_r+0x72>
 801466c:	68a3      	ldr	r3, [r4, #8]
 801466e:	429e      	cmp	r6, r3
 8014670:	d344      	bcc.n	80146fc <__ssprint_r+0xac>
 8014672:	89a2      	ldrh	r2, [r4, #12]
 8014674:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014678:	d03e      	beq.n	80146f8 <__ssprint_r+0xa8>
 801467a:	6825      	ldr	r5, [r4, #0]
 801467c:	6921      	ldr	r1, [r4, #16]
 801467e:	eba5 0801 	sub.w	r8, r5, r1
 8014682:	6965      	ldr	r5, [r4, #20]
 8014684:	2302      	movs	r3, #2
 8014686:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801468a:	fb95 f5f3 	sdiv	r5, r5, r3
 801468e:	f108 0301 	add.w	r3, r8, #1
 8014692:	4433      	add	r3, r6
 8014694:	429d      	cmp	r5, r3
 8014696:	bf38      	it	cc
 8014698:	461d      	movcc	r5, r3
 801469a:	0553      	lsls	r3, r2, #21
 801469c:	d546      	bpl.n	801472c <__ssprint_r+0xdc>
 801469e:	4629      	mov	r1, r5
 80146a0:	4648      	mov	r0, r9
 80146a2:	f7f9 f977 	bl	800d994 <_malloc_r>
 80146a6:	b998      	cbnz	r0, 80146d0 <__ssprint_r+0x80>
 80146a8:	230c      	movs	r3, #12
 80146aa:	f8c9 3000 	str.w	r3, [r9]
 80146ae:	89a3      	ldrh	r3, [r4, #12]
 80146b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146b4:	81a3      	strh	r3, [r4, #12]
 80146b6:	2300      	movs	r3, #0
 80146b8:	60bb      	str	r3, [r7, #8]
 80146ba:	607b      	str	r3, [r7, #4]
 80146bc:	f04f 30ff 	mov.w	r0, #4294967295
 80146c0:	e031      	b.n	8014726 <__ssprint_r+0xd6>
 80146c2:	f8da b000 	ldr.w	fp, [sl]
 80146c6:	f8da 6004 	ldr.w	r6, [sl, #4]
 80146ca:	f10a 0a08 	add.w	sl, sl, #8
 80146ce:	e7cc      	b.n	801466a <__ssprint_r+0x1a>
 80146d0:	4642      	mov	r2, r8
 80146d2:	6921      	ldr	r1, [r4, #16]
 80146d4:	9001      	str	r0, [sp, #4]
 80146d6:	f7f9 fb6b 	bl	800ddb0 <memcpy>
 80146da:	89a2      	ldrh	r2, [r4, #12]
 80146dc:	9b01      	ldr	r3, [sp, #4]
 80146de:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80146e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80146e6:	81a2      	strh	r2, [r4, #12]
 80146e8:	6123      	str	r3, [r4, #16]
 80146ea:	6165      	str	r5, [r4, #20]
 80146ec:	4443      	add	r3, r8
 80146ee:	eba5 0508 	sub.w	r5, r5, r8
 80146f2:	6023      	str	r3, [r4, #0]
 80146f4:	60a5      	str	r5, [r4, #8]
 80146f6:	4633      	mov	r3, r6
 80146f8:	429e      	cmp	r6, r3
 80146fa:	d200      	bcs.n	80146fe <__ssprint_r+0xae>
 80146fc:	4633      	mov	r3, r6
 80146fe:	461a      	mov	r2, r3
 8014700:	4659      	mov	r1, fp
 8014702:	6820      	ldr	r0, [r4, #0]
 8014704:	9301      	str	r3, [sp, #4]
 8014706:	f7ff f8f3 	bl	80138f0 <memmove>
 801470a:	68a2      	ldr	r2, [r4, #8]
 801470c:	9b01      	ldr	r3, [sp, #4]
 801470e:	1ad2      	subs	r2, r2, r3
 8014710:	60a2      	str	r2, [r4, #8]
 8014712:	6822      	ldr	r2, [r4, #0]
 8014714:	4413      	add	r3, r2
 8014716:	6023      	str	r3, [r4, #0]
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	1b9e      	subs	r6, r3, r6
 801471c:	60be      	str	r6, [r7, #8]
 801471e:	2e00      	cmp	r6, #0
 8014720:	d1cf      	bne.n	80146c2 <__ssprint_r+0x72>
 8014722:	2000      	movs	r0, #0
 8014724:	6078      	str	r0, [r7, #4]
 8014726:	b003      	add	sp, #12
 8014728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801472c:	462a      	mov	r2, r5
 801472e:	4648      	mov	r0, r9
 8014730:	f7ff fce0 	bl	80140f4 <_realloc_r>
 8014734:	4603      	mov	r3, r0
 8014736:	2800      	cmp	r0, #0
 8014738:	d1d6      	bne.n	80146e8 <__ssprint_r+0x98>
 801473a:	6921      	ldr	r1, [r4, #16]
 801473c:	4648      	mov	r0, r9
 801473e:	f7fe f9e5 	bl	8012b0c <_free_r>
 8014742:	e7b1      	b.n	80146a8 <__ssprint_r+0x58>

08014744 <_sungetc_r>:
 8014744:	b538      	push	{r3, r4, r5, lr}
 8014746:	1c4b      	adds	r3, r1, #1
 8014748:	4614      	mov	r4, r2
 801474a:	d103      	bne.n	8014754 <_sungetc_r+0x10>
 801474c:	f04f 35ff 	mov.w	r5, #4294967295
 8014750:	4628      	mov	r0, r5
 8014752:	bd38      	pop	{r3, r4, r5, pc}
 8014754:	8993      	ldrh	r3, [r2, #12]
 8014756:	f023 0320 	bic.w	r3, r3, #32
 801475a:	8193      	strh	r3, [r2, #12]
 801475c:	6b53      	ldr	r3, [r2, #52]	; 0x34
 801475e:	6852      	ldr	r2, [r2, #4]
 8014760:	b2cd      	uxtb	r5, r1
 8014762:	b18b      	cbz	r3, 8014788 <_sungetc_r+0x44>
 8014764:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8014766:	429a      	cmp	r2, r3
 8014768:	da08      	bge.n	801477c <_sungetc_r+0x38>
 801476a:	6823      	ldr	r3, [r4, #0]
 801476c:	1e5a      	subs	r2, r3, #1
 801476e:	6022      	str	r2, [r4, #0]
 8014770:	f803 5c01 	strb.w	r5, [r3, #-1]
 8014774:	6863      	ldr	r3, [r4, #4]
 8014776:	3301      	adds	r3, #1
 8014778:	6063      	str	r3, [r4, #4]
 801477a:	e7e9      	b.n	8014750 <_sungetc_r+0xc>
 801477c:	4621      	mov	r1, r4
 801477e:	f000 fc01 	bl	8014f84 <__submore>
 8014782:	2800      	cmp	r0, #0
 8014784:	d0f1      	beq.n	801476a <_sungetc_r+0x26>
 8014786:	e7e1      	b.n	801474c <_sungetc_r+0x8>
 8014788:	6921      	ldr	r1, [r4, #16]
 801478a:	6823      	ldr	r3, [r4, #0]
 801478c:	b151      	cbz	r1, 80147a4 <_sungetc_r+0x60>
 801478e:	4299      	cmp	r1, r3
 8014790:	d208      	bcs.n	80147a4 <_sungetc_r+0x60>
 8014792:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8014796:	428d      	cmp	r5, r1
 8014798:	d104      	bne.n	80147a4 <_sungetc_r+0x60>
 801479a:	3b01      	subs	r3, #1
 801479c:	3201      	adds	r2, #1
 801479e:	6023      	str	r3, [r4, #0]
 80147a0:	6062      	str	r2, [r4, #4]
 80147a2:	e7d5      	b.n	8014750 <_sungetc_r+0xc>
 80147a4:	63e3      	str	r3, [r4, #60]	; 0x3c
 80147a6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80147aa:	6363      	str	r3, [r4, #52]	; 0x34
 80147ac:	2303      	movs	r3, #3
 80147ae:	63a3      	str	r3, [r4, #56]	; 0x38
 80147b0:	4623      	mov	r3, r4
 80147b2:	6422      	str	r2, [r4, #64]	; 0x40
 80147b4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80147b8:	6023      	str	r3, [r4, #0]
 80147ba:	2301      	movs	r3, #1
 80147bc:	e7dc      	b.n	8014778 <_sungetc_r+0x34>

080147be <__ssrefill_r>:
 80147be:	b510      	push	{r4, lr}
 80147c0:	460c      	mov	r4, r1
 80147c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80147c4:	b169      	cbz	r1, 80147e2 <__ssrefill_r+0x24>
 80147c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80147ca:	4299      	cmp	r1, r3
 80147cc:	d001      	beq.n	80147d2 <__ssrefill_r+0x14>
 80147ce:	f7fe f99d 	bl	8012b0c <_free_r>
 80147d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80147d4:	6063      	str	r3, [r4, #4]
 80147d6:	2000      	movs	r0, #0
 80147d8:	6360      	str	r0, [r4, #52]	; 0x34
 80147da:	b113      	cbz	r3, 80147e2 <__ssrefill_r+0x24>
 80147dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80147de:	6023      	str	r3, [r4, #0]
 80147e0:	bd10      	pop	{r4, pc}
 80147e2:	6923      	ldr	r3, [r4, #16]
 80147e4:	6023      	str	r3, [r4, #0]
 80147e6:	2300      	movs	r3, #0
 80147e8:	6063      	str	r3, [r4, #4]
 80147ea:	89a3      	ldrh	r3, [r4, #12]
 80147ec:	f043 0320 	orr.w	r3, r3, #32
 80147f0:	81a3      	strh	r3, [r4, #12]
 80147f2:	f04f 30ff 	mov.w	r0, #4294967295
 80147f6:	bd10      	pop	{r4, pc}

080147f8 <_sfread_r>:
 80147f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147fc:	4615      	mov	r5, r2
 80147fe:	435d      	muls	r5, r3
 8014800:	4682      	mov	sl, r0
 8014802:	4691      	mov	r9, r2
 8014804:	4698      	mov	r8, r3
 8014806:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8014808:	d029      	beq.n	801485e <_sfread_r+0x66>
 801480a:	460f      	mov	r7, r1
 801480c:	462e      	mov	r6, r5
 801480e:	f04f 0b00 	mov.w	fp, #0
 8014812:	6863      	ldr	r3, [r4, #4]
 8014814:	429e      	cmp	r6, r3
 8014816:	d80c      	bhi.n	8014832 <_sfread_r+0x3a>
 8014818:	4632      	mov	r2, r6
 801481a:	6821      	ldr	r1, [r4, #0]
 801481c:	4638      	mov	r0, r7
 801481e:	f7f9 fac7 	bl	800ddb0 <memcpy>
 8014822:	6863      	ldr	r3, [r4, #4]
 8014824:	6825      	ldr	r5, [r4, #0]
 8014826:	1b9b      	subs	r3, r3, r6
 8014828:	4435      	add	r5, r6
 801482a:	6025      	str	r5, [r4, #0]
 801482c:	6063      	str	r3, [r4, #4]
 801482e:	4645      	mov	r5, r8
 8014830:	e015      	b.n	801485e <_sfread_r+0x66>
 8014832:	461a      	mov	r2, r3
 8014834:	6821      	ldr	r1, [r4, #0]
 8014836:	9301      	str	r3, [sp, #4]
 8014838:	4638      	mov	r0, r7
 801483a:	f7f9 fab9 	bl	800ddb0 <memcpy>
 801483e:	9b01      	ldr	r3, [sp, #4]
 8014840:	6822      	ldr	r2, [r4, #0]
 8014842:	441a      	add	r2, r3
 8014844:	e884 0804 	stmia.w	r4, {r2, fp}
 8014848:	4621      	mov	r1, r4
 801484a:	4650      	mov	r0, sl
 801484c:	441f      	add	r7, r3
 801484e:	1af6      	subs	r6, r6, r3
 8014850:	f7ff ffb5 	bl	80147be <__ssrefill_r>
 8014854:	2800      	cmp	r0, #0
 8014856:	d0dc      	beq.n	8014812 <_sfread_r+0x1a>
 8014858:	1bad      	subs	r5, r5, r6
 801485a:	fbb5 f5f9 	udiv	r5, r5, r9
 801485e:	4628      	mov	r0, r5
 8014860:	b003      	add	sp, #12
 8014862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08014868 <__ssvfiscanf_r>:
 8014868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801486c:	461e      	mov	r6, r3
 801486e:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8014872:	b0d7      	sub	sp, #348	; 0x15c
 8014874:	049c      	lsls	r4, r3, #18
 8014876:	9003      	str	r0, [sp, #12]
 8014878:	460d      	mov	r5, r1
 801487a:	d406      	bmi.n	801488a <__ssvfiscanf_r+0x22>
 801487c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014880:	818b      	strh	r3, [r1, #12]
 8014882:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8014884:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014888:	664b      	str	r3, [r1, #100]	; 0x64
 801488a:	2300      	movs	r3, #0
 801488c:	9206      	str	r2, [sp, #24]
 801488e:	9305      	str	r3, [sp, #20]
 8014890:	4699      	mov	r9, r3
 8014892:	4698      	mov	r8, r3
 8014894:	9304      	str	r3, [sp, #16]
 8014896:	9a06      	ldr	r2, [sp, #24]
 8014898:	f812 3b01 	ldrb.w	r3, [r2], #1
 801489c:	9206      	str	r2, [sp, #24]
 801489e:	9309      	str	r3, [sp, #36]	; 0x24
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	f000 8099 	beq.w	80149d8 <__ssvfiscanf_r+0x170>
 80148a6:	f7fe ff81 	bl	80137ac <__locale_ctype_ptr>
 80148aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148ac:	4418      	add	r0, r3
 80148ae:	7844      	ldrb	r4, [r0, #1]
 80148b0:	f014 0408 	ands.w	r4, r4, #8
 80148b4:	d019      	beq.n	80148ea <__ssvfiscanf_r+0x82>
 80148b6:	686b      	ldr	r3, [r5, #4]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	dd0f      	ble.n	80148dc <__ssvfiscanf_r+0x74>
 80148bc:	f7fe ff76 	bl	80137ac <__locale_ctype_ptr>
 80148c0:	682b      	ldr	r3, [r5, #0]
 80148c2:	781a      	ldrb	r2, [r3, #0]
 80148c4:	4410      	add	r0, r2
 80148c6:	7842      	ldrb	r2, [r0, #1]
 80148c8:	0710      	lsls	r0, r2, #28
 80148ca:	d5e4      	bpl.n	8014896 <__ssvfiscanf_r+0x2e>
 80148cc:	686a      	ldr	r2, [r5, #4]
 80148ce:	3301      	adds	r3, #1
 80148d0:	3a01      	subs	r2, #1
 80148d2:	f108 0801 	add.w	r8, r8, #1
 80148d6:	606a      	str	r2, [r5, #4]
 80148d8:	602b      	str	r3, [r5, #0]
 80148da:	e7ec      	b.n	80148b6 <__ssvfiscanf_r+0x4e>
 80148dc:	4629      	mov	r1, r5
 80148de:	9803      	ldr	r0, [sp, #12]
 80148e0:	f7ff ff6d 	bl	80147be <__ssrefill_r>
 80148e4:	2800      	cmp	r0, #0
 80148e6:	d0e9      	beq.n	80148bc <__ssvfiscanf_r+0x54>
 80148e8:	e7d5      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 80148ea:	2b25      	cmp	r3, #37	; 0x25
 80148ec:	d16a      	bne.n	80149c4 <__ssvfiscanf_r+0x15c>
 80148ee:	9b06      	ldr	r3, [sp, #24]
 80148f0:	46a2      	mov	sl, r4
 80148f2:	4627      	mov	r7, r4
 80148f4:	220a      	movs	r2, #10
 80148f6:	9906      	ldr	r1, [sp, #24]
 80148f8:	781c      	ldrb	r4, [r3, #0]
 80148fa:	3101      	adds	r1, #1
 80148fc:	2c63      	cmp	r4, #99	; 0x63
 80148fe:	9106      	str	r1, [sp, #24]
 8014900:	f000 80f8 	beq.w	8014af4 <__ssvfiscanf_r+0x28c>
 8014904:	d82c      	bhi.n	8014960 <__ssvfiscanf_r+0xf8>
 8014906:	2c39      	cmp	r4, #57	; 0x39
 8014908:	d80a      	bhi.n	8014920 <__ssvfiscanf_r+0xb8>
 801490a:	2c30      	cmp	r4, #48	; 0x30
 801490c:	f080 808c 	bcs.w	8014a28 <__ssvfiscanf_r+0x1c0>
 8014910:	2c25      	cmp	r4, #37	; 0x25
 8014912:	d057      	beq.n	80149c4 <__ssvfiscanf_r+0x15c>
 8014914:	2c2a      	cmp	r4, #42	; 0x2a
 8014916:	d07d      	beq.n	8014a14 <__ssvfiscanf_r+0x1ac>
 8014918:	b954      	cbnz	r4, 8014930 <__ssvfiscanf_r+0xc8>
 801491a:	f04f 33ff 	mov.w	r3, #4294967295
 801491e:	e06f      	b.n	8014a00 <__ssvfiscanf_r+0x198>
 8014920:	2c4f      	cmp	r4, #79	; 0x4f
 8014922:	f000 8085 	beq.w	8014a30 <__ssvfiscanf_r+0x1c8>
 8014926:	d80e      	bhi.n	8014946 <__ssvfiscanf_r+0xde>
 8014928:	2c44      	cmp	r4, #68	; 0x44
 801492a:	d009      	beq.n	8014940 <__ssvfiscanf_r+0xd8>
 801492c:	2c4c      	cmp	r4, #76	; 0x4c
 801492e:	d02b      	beq.n	8014988 <__ssvfiscanf_r+0x120>
 8014930:	f7fe ff3c 	bl	80137ac <__locale_ctype_ptr>
 8014934:	4420      	add	r0, r4
 8014936:	7843      	ldrb	r3, [r0, #1]
 8014938:	f003 0303 	and.w	r3, r3, #3
 801493c:	2b01      	cmp	r3, #1
 801493e:	d118      	bne.n	8014972 <__ssvfiscanf_r+0x10a>
 8014940:	f04a 0a01 	orr.w	sl, sl, #1
 8014944:	e015      	b.n	8014972 <__ssvfiscanf_r+0x10a>
 8014946:	2c58      	cmp	r4, #88	; 0x58
 8014948:	d02f      	beq.n	80149aa <__ssvfiscanf_r+0x142>
 801494a:	2c5b      	cmp	r4, #91	; 0x5b
 801494c:	d1f0      	bne.n	8014930 <__ssvfiscanf_r+0xc8>
 801494e:	9906      	ldr	r1, [sp, #24]
 8014950:	a816      	add	r0, sp, #88	; 0x58
 8014952:	f000 fd47 	bl	80153e4 <__sccl>
 8014956:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 801495a:	9006      	str	r0, [sp, #24]
 801495c:	2401      	movs	r4, #1
 801495e:	e074      	b.n	8014a4a <__ssvfiscanf_r+0x1e2>
 8014960:	2c6e      	cmp	r4, #110	; 0x6e
 8014962:	f000 80cb 	beq.w	8014afc <__ssvfiscanf_r+0x294>
 8014966:	d812      	bhi.n	801498e <__ssvfiscanf_r+0x126>
 8014968:	2c68      	cmp	r4, #104	; 0x68
 801496a:	d05a      	beq.n	8014a22 <__ssvfiscanf_r+0x1ba>
 801496c:	d803      	bhi.n	8014976 <__ssvfiscanf_r+0x10e>
 801496e:	2c64      	cmp	r4, #100	; 0x64
 8014970:	d1de      	bne.n	8014930 <__ssvfiscanf_r+0xc8>
 8014972:	4ba7      	ldr	r3, [pc, #668]	; (8014c10 <__ssvfiscanf_r+0x3a8>)
 8014974:	e064      	b.n	8014a40 <__ssvfiscanf_r+0x1d8>
 8014976:	2c69      	cmp	r4, #105	; 0x69
 8014978:	d01e      	beq.n	80149b8 <__ssvfiscanf_r+0x150>
 801497a:	2c6c      	cmp	r4, #108	; 0x6c
 801497c:	d1d8      	bne.n	8014930 <__ssvfiscanf_r+0xc8>
 801497e:	7859      	ldrb	r1, [r3, #1]
 8014980:	296c      	cmp	r1, #108	; 0x6c
 8014982:	d14b      	bne.n	8014a1c <__ssvfiscanf_r+0x1b4>
 8014984:	3302      	adds	r3, #2
 8014986:	9306      	str	r3, [sp, #24]
 8014988:	f04a 0a02 	orr.w	sl, sl, #2
 801498c:	e044      	b.n	8014a18 <__ssvfiscanf_r+0x1b0>
 801498e:	2c73      	cmp	r4, #115	; 0x73
 8014990:	d05a      	beq.n	8014a48 <__ssvfiscanf_r+0x1e0>
 8014992:	d806      	bhi.n	80149a2 <__ssvfiscanf_r+0x13a>
 8014994:	2c6f      	cmp	r4, #111	; 0x6f
 8014996:	d04d      	beq.n	8014a34 <__ssvfiscanf_r+0x1cc>
 8014998:	2c70      	cmp	r4, #112	; 0x70
 801499a:	d1c9      	bne.n	8014930 <__ssvfiscanf_r+0xc8>
 801499c:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 80149a0:	e005      	b.n	80149ae <__ssvfiscanf_r+0x146>
 80149a2:	2c75      	cmp	r4, #117	; 0x75
 80149a4:	d04b      	beq.n	8014a3e <__ssvfiscanf_r+0x1d6>
 80149a6:	2c78      	cmp	r4, #120	; 0x78
 80149a8:	d1c2      	bne.n	8014930 <__ssvfiscanf_r+0xc8>
 80149aa:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 80149ae:	4b99      	ldr	r3, [pc, #612]	; (8014c14 <__ssvfiscanf_r+0x3ac>)
 80149b0:	9305      	str	r3, [sp, #20]
 80149b2:	f04f 0910 	mov.w	r9, #16
 80149b6:	e003      	b.n	80149c0 <__ssvfiscanf_r+0x158>
 80149b8:	4b95      	ldr	r3, [pc, #596]	; (8014c10 <__ssvfiscanf_r+0x3a8>)
 80149ba:	9305      	str	r3, [sp, #20]
 80149bc:	f04f 0900 	mov.w	r9, #0
 80149c0:	2403      	movs	r4, #3
 80149c2:	e042      	b.n	8014a4a <__ssvfiscanf_r+0x1e2>
 80149c4:	686b      	ldr	r3, [r5, #4]
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	dd0a      	ble.n	80149e0 <__ssvfiscanf_r+0x178>
 80149ca:	682b      	ldr	r3, [r5, #0]
 80149cc:	9a06      	ldr	r2, [sp, #24]
 80149ce:	7819      	ldrb	r1, [r3, #0]
 80149d0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 80149d4:	4291      	cmp	r1, r2
 80149d6:	d015      	beq.n	8014a04 <__ssvfiscanf_r+0x19c>
 80149d8:	9804      	ldr	r0, [sp, #16]
 80149da:	b057      	add	sp, #348	; 0x15c
 80149dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149e0:	4629      	mov	r1, r5
 80149e2:	9803      	ldr	r0, [sp, #12]
 80149e4:	f7ff feeb 	bl	80147be <__ssrefill_r>
 80149e8:	2800      	cmp	r0, #0
 80149ea:	d0ee      	beq.n	80149ca <__ssvfiscanf_r+0x162>
 80149ec:	9b04      	ldr	r3, [sp, #16]
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d093      	beq.n	801491a <__ssvfiscanf_r+0xb2>
 80149f2:	89ab      	ldrh	r3, [r5, #12]
 80149f4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80149f8:	9b04      	ldr	r3, [sp, #16]
 80149fa:	bf18      	it	ne
 80149fc:	f04f 33ff 	movne.w	r3, #4294967295
 8014a00:	9304      	str	r3, [sp, #16]
 8014a02:	e7e9      	b.n	80149d8 <__ssvfiscanf_r+0x170>
 8014a04:	686a      	ldr	r2, [r5, #4]
 8014a06:	3301      	adds	r3, #1
 8014a08:	3a01      	subs	r2, #1
 8014a0a:	606a      	str	r2, [r5, #4]
 8014a0c:	602b      	str	r3, [r5, #0]
 8014a0e:	f108 0801 	add.w	r8, r8, #1
 8014a12:	e740      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 8014a14:	f04a 0a10 	orr.w	sl, sl, #16
 8014a18:	9b06      	ldr	r3, [sp, #24]
 8014a1a:	e76c      	b.n	80148f6 <__ssvfiscanf_r+0x8e>
 8014a1c:	f04a 0a01 	orr.w	sl, sl, #1
 8014a20:	e7fa      	b.n	8014a18 <__ssvfiscanf_r+0x1b0>
 8014a22:	f04a 0a04 	orr.w	sl, sl, #4
 8014a26:	e7f7      	b.n	8014a18 <__ssvfiscanf_r+0x1b0>
 8014a28:	fb02 4707 	mla	r7, r2, r7, r4
 8014a2c:	3f30      	subs	r7, #48	; 0x30
 8014a2e:	e7f3      	b.n	8014a18 <__ssvfiscanf_r+0x1b0>
 8014a30:	f04a 0a01 	orr.w	sl, sl, #1
 8014a34:	4b77      	ldr	r3, [pc, #476]	; (8014c14 <__ssvfiscanf_r+0x3ac>)
 8014a36:	9305      	str	r3, [sp, #20]
 8014a38:	f04f 0908 	mov.w	r9, #8
 8014a3c:	e7c0      	b.n	80149c0 <__ssvfiscanf_r+0x158>
 8014a3e:	4b75      	ldr	r3, [pc, #468]	; (8014c14 <__ssvfiscanf_r+0x3ac>)
 8014a40:	9305      	str	r3, [sp, #20]
 8014a42:	f04f 090a 	mov.w	r9, #10
 8014a46:	e7bb      	b.n	80149c0 <__ssvfiscanf_r+0x158>
 8014a48:	2402      	movs	r4, #2
 8014a4a:	686b      	ldr	r3, [r5, #4]
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	dd71      	ble.n	8014b34 <__ssvfiscanf_r+0x2cc>
 8014a50:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8014a54:	d107      	bne.n	8014a66 <__ssvfiscanf_r+0x1fe>
 8014a56:	f7fe fea9 	bl	80137ac <__locale_ctype_ptr>
 8014a5a:	682b      	ldr	r3, [r5, #0]
 8014a5c:	781a      	ldrb	r2, [r3, #0]
 8014a5e:	4410      	add	r0, r2
 8014a60:	7842      	ldrb	r2, [r0, #1]
 8014a62:	0711      	lsls	r1, r2, #28
 8014a64:	d46d      	bmi.n	8014b42 <__ssvfiscanf_r+0x2da>
 8014a66:	2c02      	cmp	r4, #2
 8014a68:	f000 8113 	beq.w	8014c92 <__ssvfiscanf_r+0x42a>
 8014a6c:	2c03      	cmp	r4, #3
 8014a6e:	f000 81c7 	beq.w	8014e00 <__ssvfiscanf_r+0x598>
 8014a72:	2c01      	cmp	r4, #1
 8014a74:	f00a 0410 	and.w	r4, sl, #16
 8014a78:	f000 80ba 	beq.w	8014bf0 <__ssvfiscanf_r+0x388>
 8014a7c:	2f00      	cmp	r7, #0
 8014a7e:	bf08      	it	eq
 8014a80:	2701      	moveq	r7, #1
 8014a82:	f01a 0a01 	ands.w	sl, sl, #1
 8014a86:	f000 8087 	beq.w	8014b98 <__ssvfiscanf_r+0x330>
 8014a8a:	2208      	movs	r2, #8
 8014a8c:	2100      	movs	r1, #0
 8014a8e:	a80a      	add	r0, sp, #40	; 0x28
 8014a90:	f7f9 f999 	bl	800ddc6 <memset>
 8014a94:	2c00      	cmp	r4, #0
 8014a96:	d166      	bne.n	8014b66 <__ssvfiscanf_r+0x2fe>
 8014a98:	f8d6 b000 	ldr.w	fp, [r6]
 8014a9c:	3604      	adds	r6, #4
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	2f00      	cmp	r7, #0
 8014aa2:	d071      	beq.n	8014b88 <__ssvfiscanf_r+0x320>
 8014aa4:	9307      	str	r3, [sp, #28]
 8014aa6:	f7fe fe6f 	bl	8013788 <__locale_mb_cur_max>
 8014aaa:	9b07      	ldr	r3, [sp, #28]
 8014aac:	4283      	cmp	r3, r0
 8014aae:	d09d      	beq.n	80149ec <__ssvfiscanf_r+0x184>
 8014ab0:	682a      	ldr	r2, [r5, #0]
 8014ab2:	a80c      	add	r0, sp, #48	; 0x30
 8014ab4:	f812 1b01 	ldrb.w	r1, [r2], #1
 8014ab8:	54c1      	strb	r1, [r0, r3]
 8014aba:	f103 0a01 	add.w	sl, r3, #1
 8014abe:	686b      	ldr	r3, [r5, #4]
 8014ac0:	3b01      	subs	r3, #1
 8014ac2:	e885 000c 	stmia.w	r5, {r2, r3}
 8014ac6:	ab0a      	add	r3, sp, #40	; 0x28
 8014ac8:	4602      	mov	r2, r0
 8014aca:	9300      	str	r3, [sp, #0]
 8014acc:	4659      	mov	r1, fp
 8014ace:	4653      	mov	r3, sl
 8014ad0:	9803      	ldr	r0, [sp, #12]
 8014ad2:	f000 fc49 	bl	8015368 <_mbrtowc_r>
 8014ad6:	1c42      	adds	r2, r0, #1
 8014ad8:	d088      	beq.n	80149ec <__ssvfiscanf_r+0x184>
 8014ada:	2800      	cmp	r0, #0
 8014adc:	d146      	bne.n	8014b6c <__ssvfiscanf_r+0x304>
 8014ade:	b90c      	cbnz	r4, 8014ae4 <__ssvfiscanf_r+0x27c>
 8014ae0:	f8cb 4000 	str.w	r4, [fp]
 8014ae4:	44d0      	add	r8, sl
 8014ae6:	3f01      	subs	r7, #1
 8014ae8:	b90c      	cbnz	r4, 8014aee <__ssvfiscanf_r+0x286>
 8014aea:	f10b 0b04 	add.w	fp, fp, #4
 8014aee:	f04f 0a00 	mov.w	sl, #0
 8014af2:	e03d      	b.n	8014b70 <__ssvfiscanf_r+0x308>
 8014af4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8014af8:	2400      	movs	r4, #0
 8014afa:	e7a6      	b.n	8014a4a <__ssvfiscanf_r+0x1e2>
 8014afc:	f01a 0f10 	tst.w	sl, #16
 8014b00:	f47f aec9 	bne.w	8014896 <__ssvfiscanf_r+0x2e>
 8014b04:	f01a 0f04 	tst.w	sl, #4
 8014b08:	6832      	ldr	r2, [r6, #0]
 8014b0a:	f106 0304 	add.w	r3, r6, #4
 8014b0e:	d003      	beq.n	8014b18 <__ssvfiscanf_r+0x2b0>
 8014b10:	f8a2 8000 	strh.w	r8, [r2]
 8014b14:	461e      	mov	r6, r3
 8014b16:	e6be      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 8014b18:	f01a 0f01 	tst.w	sl, #1
 8014b1c:	d002      	beq.n	8014b24 <__ssvfiscanf_r+0x2bc>
 8014b1e:	f8c2 8000 	str.w	r8, [r2]
 8014b22:	e7f7      	b.n	8014b14 <__ssvfiscanf_r+0x2ac>
 8014b24:	f01a 0f02 	tst.w	sl, #2
 8014b28:	d0f9      	beq.n	8014b1e <__ssvfiscanf_r+0x2b6>
 8014b2a:	4640      	mov	r0, r8
 8014b2c:	17c1      	asrs	r1, r0, #31
 8014b2e:	e9c2 0100 	strd	r0, r1, [r2]
 8014b32:	e7ef      	b.n	8014b14 <__ssvfiscanf_r+0x2ac>
 8014b34:	4629      	mov	r1, r5
 8014b36:	9803      	ldr	r0, [sp, #12]
 8014b38:	f7ff fe41 	bl	80147be <__ssrefill_r>
 8014b3c:	2800      	cmp	r0, #0
 8014b3e:	d087      	beq.n	8014a50 <__ssvfiscanf_r+0x1e8>
 8014b40:	e754      	b.n	80149ec <__ssvfiscanf_r+0x184>
 8014b42:	686a      	ldr	r2, [r5, #4]
 8014b44:	3a01      	subs	r2, #1
 8014b46:	2a00      	cmp	r2, #0
 8014b48:	f108 0801 	add.w	r8, r8, #1
 8014b4c:	606a      	str	r2, [r5, #4]
 8014b4e:	dd02      	ble.n	8014b56 <__ssvfiscanf_r+0x2ee>
 8014b50:	3301      	adds	r3, #1
 8014b52:	602b      	str	r3, [r5, #0]
 8014b54:	e77f      	b.n	8014a56 <__ssvfiscanf_r+0x1ee>
 8014b56:	4629      	mov	r1, r5
 8014b58:	9803      	ldr	r0, [sp, #12]
 8014b5a:	f7ff fe30 	bl	80147be <__ssrefill_r>
 8014b5e:	2800      	cmp	r0, #0
 8014b60:	f43f af79 	beq.w	8014a56 <__ssvfiscanf_r+0x1ee>
 8014b64:	e742      	b.n	80149ec <__ssvfiscanf_r+0x184>
 8014b66:	f04f 0b00 	mov.w	fp, #0
 8014b6a:	e798      	b.n	8014a9e <__ssvfiscanf_r+0x236>
 8014b6c:	3002      	adds	r0, #2
 8014b6e:	d1b9      	bne.n	8014ae4 <__ssvfiscanf_r+0x27c>
 8014b70:	686b      	ldr	r3, [r5, #4]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	dc0e      	bgt.n	8014b94 <__ssvfiscanf_r+0x32c>
 8014b76:	4629      	mov	r1, r5
 8014b78:	9803      	ldr	r0, [sp, #12]
 8014b7a:	f7ff fe20 	bl	80147be <__ssrefill_r>
 8014b7e:	b148      	cbz	r0, 8014b94 <__ssvfiscanf_r+0x32c>
 8014b80:	f1ba 0f00 	cmp.w	sl, #0
 8014b84:	f47f af32 	bne.w	80149ec <__ssvfiscanf_r+0x184>
 8014b88:	2c00      	cmp	r4, #0
 8014b8a:	f47f ae84 	bne.w	8014896 <__ssvfiscanf_r+0x2e>
 8014b8e:	9b04      	ldr	r3, [sp, #16]
 8014b90:	3301      	adds	r3, #1
 8014b92:	e67f      	b.n	8014894 <__ssvfiscanf_r+0x2c>
 8014b94:	4653      	mov	r3, sl
 8014b96:	e783      	b.n	8014aa0 <__ssvfiscanf_r+0x238>
 8014b98:	b1cc      	cbz	r4, 8014bce <__ssvfiscanf_r+0x366>
 8014b9a:	4654      	mov	r4, sl
 8014b9c:	686b      	ldr	r3, [r5, #4]
 8014b9e:	682a      	ldr	r2, [r5, #0]
 8014ba0:	42bb      	cmp	r3, r7
 8014ba2:	da0e      	bge.n	8014bc2 <__ssvfiscanf_r+0x35a>
 8014ba4:	441c      	add	r4, r3
 8014ba6:	1aff      	subs	r7, r7, r3
 8014ba8:	4413      	add	r3, r2
 8014baa:	602b      	str	r3, [r5, #0]
 8014bac:	4629      	mov	r1, r5
 8014bae:	9803      	ldr	r0, [sp, #12]
 8014bb0:	f7ff fe05 	bl	80147be <__ssrefill_r>
 8014bb4:	2800      	cmp	r0, #0
 8014bb6:	d0f1      	beq.n	8014b9c <__ssvfiscanf_r+0x334>
 8014bb8:	2c00      	cmp	r4, #0
 8014bba:	f43f af17 	beq.w	80149ec <__ssvfiscanf_r+0x184>
 8014bbe:	44a0      	add	r8, r4
 8014bc0:	e669      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 8014bc2:	1bdb      	subs	r3, r3, r7
 8014bc4:	443c      	add	r4, r7
 8014bc6:	4417      	add	r7, r2
 8014bc8:	606b      	str	r3, [r5, #4]
 8014bca:	602f      	str	r7, [r5, #0]
 8014bcc:	e7f7      	b.n	8014bbe <__ssvfiscanf_r+0x356>
 8014bce:	9500      	str	r5, [sp, #0]
 8014bd0:	463b      	mov	r3, r7
 8014bd2:	2201      	movs	r2, #1
 8014bd4:	6831      	ldr	r1, [r6, #0]
 8014bd6:	9803      	ldr	r0, [sp, #12]
 8014bd8:	1d34      	adds	r4, r6, #4
 8014bda:	f7ff fe0d 	bl	80147f8 <_sfread_r>
 8014bde:	2800      	cmp	r0, #0
 8014be0:	f43f af04 	beq.w	80149ec <__ssvfiscanf_r+0x184>
 8014be4:	4480      	add	r8, r0
 8014be6:	9b04      	ldr	r3, [sp, #16]
 8014be8:	3301      	adds	r3, #1
 8014bea:	9304      	str	r3, [sp, #16]
 8014bec:	4626      	mov	r6, r4
 8014bee:	e652      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 8014bf0:	2f00      	cmp	r7, #0
 8014bf2:	bf08      	it	eq
 8014bf4:	f04f 37ff 	moveq.w	r7, #4294967295
 8014bf8:	b1fc      	cbz	r4, 8014c3a <__ssvfiscanf_r+0x3d2>
 8014bfa:	2400      	movs	r4, #0
 8014bfc:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8014c00:	682b      	ldr	r3, [r5, #0]
 8014c02:	781a      	ldrb	r2, [r3, #0]
 8014c04:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8014c08:	b932      	cbnz	r2, 8014c18 <__ssvfiscanf_r+0x3b0>
 8014c0a:	2c00      	cmp	r4, #0
 8014c0c:	d1d7      	bne.n	8014bbe <__ssvfiscanf_r+0x356>
 8014c0e:	e6e3      	b.n	80149d8 <__ssvfiscanf_r+0x170>
 8014c10:	0800f3d1 	.word	0x0800f3d1
 8014c14:	08014601 	.word	0x08014601
 8014c18:	686a      	ldr	r2, [r5, #4]
 8014c1a:	3401      	adds	r4, #1
 8014c1c:	3a01      	subs	r2, #1
 8014c1e:	3301      	adds	r3, #1
 8014c20:	42a7      	cmp	r7, r4
 8014c22:	606a      	str	r2, [r5, #4]
 8014c24:	602b      	str	r3, [r5, #0]
 8014c26:	d0ca      	beq.n	8014bbe <__ssvfiscanf_r+0x356>
 8014c28:	2a00      	cmp	r2, #0
 8014c2a:	dce9      	bgt.n	8014c00 <__ssvfiscanf_r+0x398>
 8014c2c:	4629      	mov	r1, r5
 8014c2e:	9803      	ldr	r0, [sp, #12]
 8014c30:	f7ff fdc5 	bl	80147be <__ssrefill_r>
 8014c34:	2800      	cmp	r0, #0
 8014c36:	d0e3      	beq.n	8014c00 <__ssvfiscanf_r+0x398>
 8014c38:	e7c1      	b.n	8014bbe <__ssvfiscanf_r+0x356>
 8014c3a:	6834      	ldr	r4, [r6, #0]
 8014c3c:	f106 0a04 	add.w	sl, r6, #4
 8014c40:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 8014c44:	4626      	mov	r6, r4
 8014c46:	682b      	ldr	r3, [r5, #0]
 8014c48:	781a      	ldrb	r2, [r3, #0]
 8014c4a:	f81b 2002 	ldrb.w	r2, [fp, r2]
 8014c4e:	b1b2      	cbz	r2, 8014c7e <__ssvfiscanf_r+0x416>
 8014c50:	686a      	ldr	r2, [r5, #4]
 8014c52:	3a01      	subs	r2, #1
 8014c54:	606a      	str	r2, [r5, #4]
 8014c56:	1c5a      	adds	r2, r3, #1
 8014c58:	602a      	str	r2, [r5, #0]
 8014c5a:	781b      	ldrb	r3, [r3, #0]
 8014c5c:	f806 3b01 	strb.w	r3, [r6], #1
 8014c60:	1bbb      	subs	r3, r7, r6
 8014c62:	42dc      	cmn	r4, r3
 8014c64:	d00b      	beq.n	8014c7e <__ssvfiscanf_r+0x416>
 8014c66:	686b      	ldr	r3, [r5, #4]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	dcec      	bgt.n	8014c46 <__ssvfiscanf_r+0x3de>
 8014c6c:	4629      	mov	r1, r5
 8014c6e:	9803      	ldr	r0, [sp, #12]
 8014c70:	f7ff fda5 	bl	80147be <__ssrefill_r>
 8014c74:	2800      	cmp	r0, #0
 8014c76:	d0e6      	beq.n	8014c46 <__ssvfiscanf_r+0x3de>
 8014c78:	42b4      	cmp	r4, r6
 8014c7a:	f43f aeb7 	beq.w	80149ec <__ssvfiscanf_r+0x184>
 8014c7e:	1b34      	subs	r4, r6, r4
 8014c80:	f43f aeaa 	beq.w	80149d8 <__ssvfiscanf_r+0x170>
 8014c84:	2300      	movs	r3, #0
 8014c86:	7033      	strb	r3, [r6, #0]
 8014c88:	9b04      	ldr	r3, [sp, #16]
 8014c8a:	3301      	adds	r3, #1
 8014c8c:	9304      	str	r3, [sp, #16]
 8014c8e:	4656      	mov	r6, sl
 8014c90:	e795      	b.n	8014bbe <__ssvfiscanf_r+0x356>
 8014c92:	2f00      	cmp	r7, #0
 8014c94:	bf08      	it	eq
 8014c96:	f04f 37ff 	moveq.w	r7, #4294967295
 8014c9a:	f01a 0b01 	ands.w	fp, sl, #1
 8014c9e:	f00a 0410 	and.w	r4, sl, #16
 8014ca2:	d06a      	beq.n	8014d7a <__ssvfiscanf_r+0x512>
 8014ca4:	2208      	movs	r2, #8
 8014ca6:	2100      	movs	r1, #0
 8014ca8:	a80a      	add	r0, sp, #40	; 0x28
 8014caa:	f7f9 f88c 	bl	800ddc6 <memset>
 8014cae:	2c00      	cmp	r4, #0
 8014cb0:	d13e      	bne.n	8014d30 <__ssvfiscanf_r+0x4c8>
 8014cb2:	f8d6 a000 	ldr.w	sl, [r6]
 8014cb6:	3604      	adds	r6, #4
 8014cb8:	2300      	movs	r3, #0
 8014cba:	9307      	str	r3, [sp, #28]
 8014cbc:	f7fe fd76 	bl	80137ac <__locale_ctype_ptr>
 8014cc0:	682a      	ldr	r2, [r5, #0]
 8014cc2:	7812      	ldrb	r2, [r2, #0]
 8014cc4:	4410      	add	r0, r2
 8014cc6:	7842      	ldrb	r2, [r0, #1]
 8014cc8:	0711      	lsls	r1, r2, #28
 8014cca:	d42b      	bmi.n	8014d24 <__ssvfiscanf_r+0x4bc>
 8014ccc:	9b07      	ldr	r3, [sp, #28]
 8014cce:	b34f      	cbz	r7, 8014d24 <__ssvfiscanf_r+0x4bc>
 8014cd0:	9307      	str	r3, [sp, #28]
 8014cd2:	f7fe fd59 	bl	8013788 <__locale_mb_cur_max>
 8014cd6:	9b07      	ldr	r3, [sp, #28]
 8014cd8:	4283      	cmp	r3, r0
 8014cda:	f43f ae87 	beq.w	80149ec <__ssvfiscanf_r+0x184>
 8014cde:	682a      	ldr	r2, [r5, #0]
 8014ce0:	a80c      	add	r0, sp, #48	; 0x30
 8014ce2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8014ce6:	54c1      	strb	r1, [r0, r3]
 8014ce8:	f103 0b01 	add.w	fp, r3, #1
 8014cec:	686b      	ldr	r3, [r5, #4]
 8014cee:	3b01      	subs	r3, #1
 8014cf0:	e885 000c 	stmia.w	r5, {r2, r3}
 8014cf4:	ab0a      	add	r3, sp, #40	; 0x28
 8014cf6:	9300      	str	r3, [sp, #0]
 8014cf8:	4602      	mov	r2, r0
 8014cfa:	465b      	mov	r3, fp
 8014cfc:	4651      	mov	r1, sl
 8014cfe:	9803      	ldr	r0, [sp, #12]
 8014d00:	f000 fb32 	bl	8015368 <_mbrtowc_r>
 8014d04:	1c43      	adds	r3, r0, #1
 8014d06:	f43f ae71 	beq.w	80149ec <__ssvfiscanf_r+0x184>
 8014d0a:	b9a0      	cbnz	r0, 8014d36 <__ssvfiscanf_r+0x4ce>
 8014d0c:	f8ca 0000 	str.w	r0, [sl]
 8014d10:	f8da 0000 	ldr.w	r0, [sl]
 8014d14:	f000 fb08 	bl	8015328 <iswspace>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	b1c8      	cbz	r0, 8014d50 <__ssvfiscanf_r+0x4e8>
 8014d1c:	af0c      	add	r7, sp, #48	; 0x30
 8014d1e:	f1bb 0f00 	cmp.w	fp, #0
 8014d22:	d10c      	bne.n	8014d3e <__ssvfiscanf_r+0x4d6>
 8014d24:	2c00      	cmp	r4, #0
 8014d26:	f47f adb6 	bne.w	8014896 <__ssvfiscanf_r+0x2e>
 8014d2a:	f8ca 4000 	str.w	r4, [sl]
 8014d2e:	e72e      	b.n	8014b8e <__ssvfiscanf_r+0x326>
 8014d30:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 8014d34:	e7c0      	b.n	8014cb8 <__ssvfiscanf_r+0x450>
 8014d36:	3002      	adds	r0, #2
 8014d38:	d1ea      	bne.n	8014d10 <__ssvfiscanf_r+0x4a8>
 8014d3a:	465b      	mov	r3, fp
 8014d3c:	e00e      	b.n	8014d5c <__ssvfiscanf_r+0x4f4>
 8014d3e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014d42:	462a      	mov	r2, r5
 8014d44:	f817 100b 	ldrb.w	r1, [r7, fp]
 8014d48:	9803      	ldr	r0, [sp, #12]
 8014d4a:	f7ff fcfb 	bl	8014744 <_sungetc_r>
 8014d4e:	e7e6      	b.n	8014d1e <__ssvfiscanf_r+0x4b6>
 8014d50:	44d8      	add	r8, fp
 8014d52:	3f01      	subs	r7, #1
 8014d54:	b914      	cbnz	r4, 8014d5c <__ssvfiscanf_r+0x4f4>
 8014d56:	f10a 0a04 	add.w	sl, sl, #4
 8014d5a:	4623      	mov	r3, r4
 8014d5c:	686a      	ldr	r2, [r5, #4]
 8014d5e:	2a00      	cmp	r2, #0
 8014d60:	dcab      	bgt.n	8014cba <__ssvfiscanf_r+0x452>
 8014d62:	4629      	mov	r1, r5
 8014d64:	9803      	ldr	r0, [sp, #12]
 8014d66:	9307      	str	r3, [sp, #28]
 8014d68:	f7ff fd29 	bl	80147be <__ssrefill_r>
 8014d6c:	9b07      	ldr	r3, [sp, #28]
 8014d6e:	2800      	cmp	r0, #0
 8014d70:	d0a3      	beq.n	8014cba <__ssvfiscanf_r+0x452>
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	f47f ae3a 	bne.w	80149ec <__ssvfiscanf_r+0x184>
 8014d78:	e7d4      	b.n	8014d24 <__ssvfiscanf_r+0x4bc>
 8014d7a:	2c00      	cmp	r4, #0
 8014d7c:	d136      	bne.n	8014dec <__ssvfiscanf_r+0x584>
 8014d7e:	f8d6 a000 	ldr.w	sl, [r6]
 8014d82:	1d34      	adds	r4, r6, #4
 8014d84:	4656      	mov	r6, sl
 8014d86:	f7fe fd11 	bl	80137ac <__locale_ctype_ptr>
 8014d8a:	682a      	ldr	r2, [r5, #0]
 8014d8c:	7813      	ldrb	r3, [r2, #0]
 8014d8e:	4418      	add	r0, r3
 8014d90:	7843      	ldrb	r3, [r0, #1]
 8014d92:	071b      	lsls	r3, r3, #28
 8014d94:	d414      	bmi.n	8014dc0 <__ssvfiscanf_r+0x558>
 8014d96:	686b      	ldr	r3, [r5, #4]
 8014d98:	3b01      	subs	r3, #1
 8014d9a:	606b      	str	r3, [r5, #4]
 8014d9c:	1c53      	adds	r3, r2, #1
 8014d9e:	602b      	str	r3, [r5, #0]
 8014da0:	7813      	ldrb	r3, [r2, #0]
 8014da2:	f806 3b01 	strb.w	r3, [r6], #1
 8014da6:	1bbb      	subs	r3, r7, r6
 8014da8:	eb1a 0f03 	cmn.w	sl, r3
 8014dac:	d008      	beq.n	8014dc0 <__ssvfiscanf_r+0x558>
 8014dae:	686b      	ldr	r3, [r5, #4]
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	dce8      	bgt.n	8014d86 <__ssvfiscanf_r+0x51e>
 8014db4:	4629      	mov	r1, r5
 8014db6:	9803      	ldr	r0, [sp, #12]
 8014db8:	f7ff fd01 	bl	80147be <__ssrefill_r>
 8014dbc:	2800      	cmp	r0, #0
 8014dbe:	d0e2      	beq.n	8014d86 <__ssvfiscanf_r+0x51e>
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	7033      	strb	r3, [r6, #0]
 8014dc4:	eba6 060a 	sub.w	r6, r6, sl
 8014dc8:	44b0      	add	r8, r6
 8014dca:	e70c      	b.n	8014be6 <__ssvfiscanf_r+0x37e>
 8014dcc:	686a      	ldr	r2, [r5, #4]
 8014dce:	f10b 0b01 	add.w	fp, fp, #1
 8014dd2:	3a01      	subs	r2, #1
 8014dd4:	3301      	adds	r3, #1
 8014dd6:	455f      	cmp	r7, fp
 8014dd8:	606a      	str	r2, [r5, #4]
 8014dda:	602b      	str	r3, [r5, #0]
 8014ddc:	d00e      	beq.n	8014dfc <__ssvfiscanf_r+0x594>
 8014dde:	2a00      	cmp	r2, #0
 8014de0:	dc04      	bgt.n	8014dec <__ssvfiscanf_r+0x584>
 8014de2:	4629      	mov	r1, r5
 8014de4:	9803      	ldr	r0, [sp, #12]
 8014de6:	f7ff fcea 	bl	80147be <__ssrefill_r>
 8014dea:	b938      	cbnz	r0, 8014dfc <__ssvfiscanf_r+0x594>
 8014dec:	f7fe fcde 	bl	80137ac <__locale_ctype_ptr>
 8014df0:	682b      	ldr	r3, [r5, #0]
 8014df2:	781a      	ldrb	r2, [r3, #0]
 8014df4:	4410      	add	r0, r2
 8014df6:	7842      	ldrb	r2, [r0, #1]
 8014df8:	0712      	lsls	r2, r2, #28
 8014dfa:	d5e7      	bpl.n	8014dcc <__ssvfiscanf_r+0x564>
 8014dfc:	44d8      	add	r8, fp
 8014dfe:	e54a      	b.n	8014896 <__ssvfiscanf_r+0x2e>
 8014e00:	1e7b      	subs	r3, r7, #1
 8014e02:	2b26      	cmp	r3, #38	; 0x26
 8014e04:	bf88      	it	hi
 8014e06:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 8014e0a:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 8014e0e:	bf8c      	ite	hi
 8014e10:	2727      	movhi	r7, #39	; 0x27
 8014e12:	2300      	movls	r3, #0
 8014e14:	f04f 0b00 	mov.w	fp, #0
 8014e18:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 8014e1c:	6829      	ldr	r1, [r5, #0]
 8014e1e:	780a      	ldrb	r2, [r1, #0]
 8014e20:	2a39      	cmp	r2, #57	; 0x39
 8014e22:	d82d      	bhi.n	8014e80 <__ssvfiscanf_r+0x618>
 8014e24:	2a38      	cmp	r2, #56	; 0x38
 8014e26:	d270      	bcs.n	8014f0a <__ssvfiscanf_r+0x6a2>
 8014e28:	2a30      	cmp	r2, #48	; 0x30
 8014e2a:	d045      	beq.n	8014eb8 <__ssvfiscanf_r+0x650>
 8014e2c:	d867      	bhi.n	8014efe <__ssvfiscanf_r+0x696>
 8014e2e:	2a2b      	cmp	r2, #43	; 0x2b
 8014e30:	d072      	beq.n	8014f18 <__ssvfiscanf_r+0x6b0>
 8014e32:	2a2d      	cmp	r2, #45	; 0x2d
 8014e34:	d070      	beq.n	8014f18 <__ssvfiscanf_r+0x6b0>
 8014e36:	05e3      	lsls	r3, r4, #23
 8014e38:	d50f      	bpl.n	8014e5a <__ssvfiscanf_r+0x5f2>
 8014e3a:	ab0c      	add	r3, sp, #48	; 0x30
 8014e3c:	459a      	cmp	sl, r3
 8014e3e:	d908      	bls.n	8014e52 <__ssvfiscanf_r+0x5ea>
 8014e40:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 8014e44:	9803      	ldr	r0, [sp, #12]
 8014e46:	462a      	mov	r2, r5
 8014e48:	f7ff fc7c 	bl	8014744 <_sungetc_r>
 8014e4c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8014e50:	46ba      	mov	sl, r7
 8014e52:	ab0c      	add	r3, sp, #48	; 0x30
 8014e54:	459a      	cmp	sl, r3
 8014e56:	f43f adbf 	beq.w	80149d8 <__ssvfiscanf_r+0x170>
 8014e5a:	f014 0210 	ands.w	r2, r4, #16
 8014e5e:	f040 8085 	bne.w	8014f6c <__ssvfiscanf_r+0x704>
 8014e62:	464b      	mov	r3, r9
 8014e64:	a90c      	add	r1, sp, #48	; 0x30
 8014e66:	9803      	ldr	r0, [sp, #12]
 8014e68:	9f05      	ldr	r7, [sp, #20]
 8014e6a:	f88a 2000 	strb.w	r2, [sl]
 8014e6e:	47b8      	blx	r7
 8014e70:	f014 0f20 	tst.w	r4, #32
 8014e74:	f106 0304 	add.w	r3, r6, #4
 8014e78:	d05c      	beq.n	8014f34 <__ssvfiscanf_r+0x6cc>
 8014e7a:	6832      	ldr	r2, [r6, #0]
 8014e7c:	6010      	str	r0, [r2, #0]
 8014e7e:	e05d      	b.n	8014f3c <__ssvfiscanf_r+0x6d4>
 8014e80:	2a58      	cmp	r2, #88	; 0x58
 8014e82:	d00d      	beq.n	8014ea0 <__ssvfiscanf_r+0x638>
 8014e84:	d806      	bhi.n	8014e94 <__ssvfiscanf_r+0x62c>
 8014e86:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 8014e8a:	2805      	cmp	r0, #5
 8014e8c:	d8d3      	bhi.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014e8e:	f1b9 0f0a 	cmp.w	r9, #10
 8014e92:	e03f      	b.n	8014f14 <__ssvfiscanf_r+0x6ac>
 8014e94:	2a61      	cmp	r2, #97	; 0x61
 8014e96:	d3ce      	bcc.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014e98:	2a66      	cmp	r2, #102	; 0x66
 8014e9a:	d9f8      	bls.n	8014e8e <__ssvfiscanf_r+0x626>
 8014e9c:	2a78      	cmp	r2, #120	; 0x78
 8014e9e:	d1ca      	bne.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014ea0:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 8014ea4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8014ea8:	d1c5      	bne.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014eaa:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8014eae:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8014eb2:	f04f 0910 	mov.w	r9, #16
 8014eb6:	e00c      	b.n	8014ed2 <__ssvfiscanf_r+0x66a>
 8014eb8:	0520      	lsls	r0, r4, #20
 8014eba:	d50a      	bpl.n	8014ed2 <__ssvfiscanf_r+0x66a>
 8014ebc:	f1b9 0f00 	cmp.w	r9, #0
 8014ec0:	d103      	bne.n	8014eca <__ssvfiscanf_r+0x662>
 8014ec2:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8014ec6:	f04f 0908 	mov.w	r9, #8
 8014eca:	0560      	lsls	r0, r4, #21
 8014ecc:	d506      	bpl.n	8014edc <__ssvfiscanf_r+0x674>
 8014ece:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 8014ed2:	f88a 2000 	strb.w	r2, [sl]
 8014ed6:	f10a 0a01 	add.w	sl, sl, #1
 8014eda:	e006      	b.n	8014eea <__ssvfiscanf_r+0x682>
 8014edc:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8014ee0:	b10b      	cbz	r3, 8014ee6 <__ssvfiscanf_r+0x67e>
 8014ee2:	3b01      	subs	r3, #1
 8014ee4:	3701      	adds	r7, #1
 8014ee6:	f10b 0b01 	add.w	fp, fp, #1
 8014eea:	686a      	ldr	r2, [r5, #4]
 8014eec:	3a01      	subs	r2, #1
 8014eee:	2a00      	cmp	r2, #0
 8014ef0:	606a      	str	r2, [r5, #4]
 8014ef2:	dd16      	ble.n	8014f22 <__ssvfiscanf_r+0x6ba>
 8014ef4:	3101      	adds	r1, #1
 8014ef6:	6029      	str	r1, [r5, #0]
 8014ef8:	3f01      	subs	r7, #1
 8014efa:	d18f      	bne.n	8014e1c <__ssvfiscanf_r+0x5b4>
 8014efc:	e79b      	b.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014efe:	481f      	ldr	r0, [pc, #124]	; (8014f7c <__ssvfiscanf_r+0x714>)
 8014f00:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8014f04:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8014f08:	e7e3      	b.n	8014ed2 <__ssvfiscanf_r+0x66a>
 8014f0a:	481c      	ldr	r0, [pc, #112]	; (8014f7c <__ssvfiscanf_r+0x714>)
 8014f0c:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8014f10:	f1b9 0f08 	cmp.w	r9, #8
 8014f14:	dcf6      	bgt.n	8014f04 <__ssvfiscanf_r+0x69c>
 8014f16:	e78e      	b.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014f18:	0620      	lsls	r0, r4, #24
 8014f1a:	d58c      	bpl.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014f1c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8014f20:	e7d7      	b.n	8014ed2 <__ssvfiscanf_r+0x66a>
 8014f22:	4629      	mov	r1, r5
 8014f24:	9803      	ldr	r0, [sp, #12]
 8014f26:	9307      	str	r3, [sp, #28]
 8014f28:	f7ff fc49 	bl	80147be <__ssrefill_r>
 8014f2c:	9b07      	ldr	r3, [sp, #28]
 8014f2e:	2800      	cmp	r0, #0
 8014f30:	d0e2      	beq.n	8014ef8 <__ssvfiscanf_r+0x690>
 8014f32:	e780      	b.n	8014e36 <__ssvfiscanf_r+0x5ce>
 8014f34:	0767      	lsls	r7, r4, #29
 8014f36:	d503      	bpl.n	8014f40 <__ssvfiscanf_r+0x6d8>
 8014f38:	6832      	ldr	r2, [r6, #0]
 8014f3a:	8010      	strh	r0, [r2, #0]
 8014f3c:	461e      	mov	r6, r3
 8014f3e:	e012      	b.n	8014f66 <__ssvfiscanf_r+0x6fe>
 8014f40:	f014 0201 	ands.w	r2, r4, #1
 8014f44:	d199      	bne.n	8014e7a <__ssvfiscanf_r+0x612>
 8014f46:	07a1      	lsls	r1, r4, #30
 8014f48:	d597      	bpl.n	8014e7a <__ssvfiscanf_r+0x612>
 8014f4a:	9b05      	ldr	r3, [sp, #20]
 8014f4c:	9803      	ldr	r0, [sp, #12]
 8014f4e:	4619      	mov	r1, r3
 8014f50:	4b0b      	ldr	r3, [pc, #44]	; (8014f80 <__ssvfiscanf_r+0x718>)
 8014f52:	4299      	cmp	r1, r3
 8014f54:	464b      	mov	r3, r9
 8014f56:	a90c      	add	r1, sp, #48	; 0x30
 8014f58:	d10d      	bne.n	8014f76 <__ssvfiscanf_r+0x70e>
 8014f5a:	f000 fbc9 	bl	80156f0 <_strtoull_r>
 8014f5e:	6833      	ldr	r3, [r6, #0]
 8014f60:	e9c3 0100 	strd	r0, r1, [r3]
 8014f64:	3604      	adds	r6, #4
 8014f66:	9b04      	ldr	r3, [sp, #16]
 8014f68:	3301      	adds	r3, #1
 8014f6a:	9304      	str	r3, [sp, #16]
 8014f6c:	ab0c      	add	r3, sp, #48	; 0x30
 8014f6e:	ebaa 0a03 	sub.w	sl, sl, r3
 8014f72:	44d3      	add	fp, sl
 8014f74:	e742      	b.n	8014dfc <__ssvfiscanf_r+0x594>
 8014f76:	f000 fb09 	bl	801558c <_strtoll_r>
 8014f7a:	e7f0      	b.n	8014f5e <__ssvfiscanf_r+0x6f6>
 8014f7c:	0801624c 	.word	0x0801624c
 8014f80:	08014601 	.word	0x08014601

08014f84 <__submore>:
 8014f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f88:	460c      	mov	r4, r1
 8014f8a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8014f8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014f90:	4299      	cmp	r1, r3
 8014f92:	d11e      	bne.n	8014fd2 <__submore+0x4e>
 8014f94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014f98:	f7f8 fcfc 	bl	800d994 <_malloc_r>
 8014f9c:	b918      	cbnz	r0, 8014fa6 <__submore+0x22>
 8014f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8014fa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014faa:	63a3      	str	r3, [r4, #56]	; 0x38
 8014fac:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8014fb0:	6360      	str	r0, [r4, #52]	; 0x34
 8014fb2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8014fb6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8014fba:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8014fbe:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8014fc2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8014fc6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8014fca:	6020      	str	r0, [r4, #0]
 8014fcc:	2000      	movs	r0, #0
 8014fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fd2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8014fd4:	0077      	lsls	r7, r6, #1
 8014fd6:	463a      	mov	r2, r7
 8014fd8:	f7ff f88c 	bl	80140f4 <_realloc_r>
 8014fdc:	4605      	mov	r5, r0
 8014fde:	2800      	cmp	r0, #0
 8014fe0:	d0dd      	beq.n	8014f9e <__submore+0x1a>
 8014fe2:	eb00 0806 	add.w	r8, r0, r6
 8014fe6:	4601      	mov	r1, r0
 8014fe8:	4632      	mov	r2, r6
 8014fea:	4640      	mov	r0, r8
 8014fec:	f7f8 fee0 	bl	800ddb0 <memcpy>
 8014ff0:	f8c4 8000 	str.w	r8, [r4]
 8014ff4:	6365      	str	r5, [r4, #52]	; 0x34
 8014ff6:	63a7      	str	r7, [r4, #56]	; 0x38
 8014ff8:	e7e8      	b.n	8014fcc <__submore+0x48>

08014ffa <__sprint_r>:
 8014ffa:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ffe:	6893      	ldr	r3, [r2, #8]
 8015000:	4680      	mov	r8, r0
 8015002:	460f      	mov	r7, r1
 8015004:	4614      	mov	r4, r2
 8015006:	b91b      	cbnz	r3, 8015010 <__sprint_r+0x16>
 8015008:	6053      	str	r3, [r2, #4]
 801500a:	4618      	mov	r0, r3
 801500c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015010:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8015012:	049d      	lsls	r5, r3, #18
 8015014:	d523      	bpl.n	801505e <__sprint_r+0x64>
 8015016:	6815      	ldr	r5, [r2, #0]
 8015018:	68a0      	ldr	r0, [r4, #8]
 801501a:	3508      	adds	r5, #8
 801501c:	b920      	cbnz	r0, 8015028 <__sprint_r+0x2e>
 801501e:	2300      	movs	r3, #0
 8015020:	60a3      	str	r3, [r4, #8]
 8015022:	6063      	str	r3, [r4, #4]
 8015024:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015028:	f855 6c04 	ldr.w	r6, [r5, #-4]
 801502c:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8015030:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8015034:	f04f 0900 	mov.w	r9, #0
 8015038:	45ca      	cmp	sl, r9
 801503a:	dc05      	bgt.n	8015048 <__sprint_r+0x4e>
 801503c:	68a3      	ldr	r3, [r4, #8]
 801503e:	f026 0603 	bic.w	r6, r6, #3
 8015042:	1b9e      	subs	r6, r3, r6
 8015044:	60a6      	str	r6, [r4, #8]
 8015046:	e7e7      	b.n	8015018 <__sprint_r+0x1e>
 8015048:	463a      	mov	r2, r7
 801504a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 801504e:	4640      	mov	r0, r8
 8015050:	f000 f91f 	bl	8015292 <_fputwc_r>
 8015054:	1c43      	adds	r3, r0, #1
 8015056:	d0e2      	beq.n	801501e <__sprint_r+0x24>
 8015058:	f109 0901 	add.w	r9, r9, #1
 801505c:	e7ec      	b.n	8015038 <__sprint_r+0x3e>
 801505e:	f7fd fe11 	bl	8012c84 <__sfvwrite_r>
 8015062:	e7dc      	b.n	801501e <__sprint_r+0x24>

08015064 <__ascii_wctomb>:
 8015064:	b149      	cbz	r1, 801507a <__ascii_wctomb+0x16>
 8015066:	2aff      	cmp	r2, #255	; 0xff
 8015068:	bf85      	ittet	hi
 801506a:	238a      	movhi	r3, #138	; 0x8a
 801506c:	6003      	strhi	r3, [r0, #0]
 801506e:	700a      	strbls	r2, [r1, #0]
 8015070:	f04f 30ff 	movhi.w	r0, #4294967295
 8015074:	bf98      	it	ls
 8015076:	2001      	movls	r0, #1
 8015078:	4770      	bx	lr
 801507a:	4608      	mov	r0, r1
 801507c:	4770      	bx	lr
	...

08015080 <_write_r>:
 8015080:	b538      	push	{r3, r4, r5, lr}
 8015082:	4c07      	ldr	r4, [pc, #28]	; (80150a0 <_write_r+0x20>)
 8015084:	4605      	mov	r5, r0
 8015086:	4608      	mov	r0, r1
 8015088:	4611      	mov	r1, r2
 801508a:	2200      	movs	r2, #0
 801508c:	6022      	str	r2, [r4, #0]
 801508e:	461a      	mov	r2, r3
 8015090:	f7f8 faa3 	bl	800d5da <_write>
 8015094:	1c43      	adds	r3, r0, #1
 8015096:	d102      	bne.n	801509e <_write_r+0x1e>
 8015098:	6823      	ldr	r3, [r4, #0]
 801509a:	b103      	cbz	r3, 801509e <_write_r+0x1e>
 801509c:	602b      	str	r3, [r5, #0]
 801509e:	bd38      	pop	{r3, r4, r5, pc}
 80150a0:	20003874 	.word	0x20003874

080150a4 <_calloc_r>:
 80150a4:	b510      	push	{r4, lr}
 80150a6:	4351      	muls	r1, r2
 80150a8:	f7f8 fc74 	bl	800d994 <_malloc_r>
 80150ac:	4604      	mov	r4, r0
 80150ae:	b198      	cbz	r0, 80150d8 <_calloc_r+0x34>
 80150b0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80150b4:	f022 0203 	bic.w	r2, r2, #3
 80150b8:	3a04      	subs	r2, #4
 80150ba:	2a24      	cmp	r2, #36	; 0x24
 80150bc:	d81b      	bhi.n	80150f6 <_calloc_r+0x52>
 80150be:	2a13      	cmp	r2, #19
 80150c0:	d917      	bls.n	80150f2 <_calloc_r+0x4e>
 80150c2:	2100      	movs	r1, #0
 80150c4:	2a1b      	cmp	r2, #27
 80150c6:	6001      	str	r1, [r0, #0]
 80150c8:	6041      	str	r1, [r0, #4]
 80150ca:	d807      	bhi.n	80150dc <_calloc_r+0x38>
 80150cc:	f100 0308 	add.w	r3, r0, #8
 80150d0:	2200      	movs	r2, #0
 80150d2:	601a      	str	r2, [r3, #0]
 80150d4:	605a      	str	r2, [r3, #4]
 80150d6:	609a      	str	r2, [r3, #8]
 80150d8:	4620      	mov	r0, r4
 80150da:	bd10      	pop	{r4, pc}
 80150dc:	2a24      	cmp	r2, #36	; 0x24
 80150de:	6081      	str	r1, [r0, #8]
 80150e0:	60c1      	str	r1, [r0, #12]
 80150e2:	bf11      	iteee	ne
 80150e4:	f100 0310 	addne.w	r3, r0, #16
 80150e8:	6101      	streq	r1, [r0, #16]
 80150ea:	f100 0318 	addeq.w	r3, r0, #24
 80150ee:	6141      	streq	r1, [r0, #20]
 80150f0:	e7ee      	b.n	80150d0 <_calloc_r+0x2c>
 80150f2:	4603      	mov	r3, r0
 80150f4:	e7ec      	b.n	80150d0 <_calloc_r+0x2c>
 80150f6:	2100      	movs	r1, #0
 80150f8:	f7f8 fe65 	bl	800ddc6 <memset>
 80150fc:	e7ec      	b.n	80150d8 <_calloc_r+0x34>
	...

08015100 <_close_r>:
 8015100:	b538      	push	{r3, r4, r5, lr}
 8015102:	4c06      	ldr	r4, [pc, #24]	; (801511c <_close_r+0x1c>)
 8015104:	2300      	movs	r3, #0
 8015106:	4605      	mov	r5, r0
 8015108:	4608      	mov	r0, r1
 801510a:	6023      	str	r3, [r4, #0]
 801510c:	f7f8 faae 	bl	800d66c <_close>
 8015110:	1c43      	adds	r3, r0, #1
 8015112:	d102      	bne.n	801511a <_close_r+0x1a>
 8015114:	6823      	ldr	r3, [r4, #0]
 8015116:	b103      	cbz	r3, 801511a <_close_r+0x1a>
 8015118:	602b      	str	r3, [r5, #0]
 801511a:	bd38      	pop	{r3, r4, r5, pc}
 801511c:	20003874 	.word	0x20003874

08015120 <__env_lock>:
 8015120:	4801      	ldr	r0, [pc, #4]	; (8015128 <__env_lock+0x8>)
 8015122:	f7fe bb64 	b.w	80137ee <__retarget_lock_acquire_recursive>
 8015126:	bf00      	nop
 8015128:	2000386a 	.word	0x2000386a

0801512c <__env_unlock>:
 801512c:	4801      	ldr	r0, [pc, #4]	; (8015134 <__env_unlock+0x8>)
 801512e:	f7fe bb60 	b.w	80137f2 <__retarget_lock_release_recursive>
 8015132:	bf00      	nop
 8015134:	2000386a 	.word	0x2000386a

08015138 <_fclose_r>:
 8015138:	b570      	push	{r4, r5, r6, lr}
 801513a:	4605      	mov	r5, r0
 801513c:	460c      	mov	r4, r1
 801513e:	b911      	cbnz	r1, 8015146 <_fclose_r+0xe>
 8015140:	2600      	movs	r6, #0
 8015142:	4630      	mov	r0, r6
 8015144:	bd70      	pop	{r4, r5, r6, pc}
 8015146:	b118      	cbz	r0, 8015150 <_fclose_r+0x18>
 8015148:	6983      	ldr	r3, [r0, #24]
 801514a:	b90b      	cbnz	r3, 8015150 <_fclose_r+0x18>
 801514c:	f7fd fc08 	bl	8012960 <__sinit>
 8015150:	4b2c      	ldr	r3, [pc, #176]	; (8015204 <_fclose_r+0xcc>)
 8015152:	429c      	cmp	r4, r3
 8015154:	d114      	bne.n	8015180 <_fclose_r+0x48>
 8015156:	686c      	ldr	r4, [r5, #4]
 8015158:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801515a:	07d8      	lsls	r0, r3, #31
 801515c:	d405      	bmi.n	801516a <_fclose_r+0x32>
 801515e:	89a3      	ldrh	r3, [r4, #12]
 8015160:	0599      	lsls	r1, r3, #22
 8015162:	d402      	bmi.n	801516a <_fclose_r+0x32>
 8015164:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015166:	f7fe fb42 	bl	80137ee <__retarget_lock_acquire_recursive>
 801516a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801516e:	b98b      	cbnz	r3, 8015194 <_fclose_r+0x5c>
 8015170:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8015172:	f016 0601 	ands.w	r6, r6, #1
 8015176:	d1e3      	bne.n	8015140 <_fclose_r+0x8>
 8015178:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801517a:	f7fe fb3a 	bl	80137f2 <__retarget_lock_release_recursive>
 801517e:	e7e0      	b.n	8015142 <_fclose_r+0xa>
 8015180:	4b21      	ldr	r3, [pc, #132]	; (8015208 <_fclose_r+0xd0>)
 8015182:	429c      	cmp	r4, r3
 8015184:	d101      	bne.n	801518a <_fclose_r+0x52>
 8015186:	68ac      	ldr	r4, [r5, #8]
 8015188:	e7e6      	b.n	8015158 <_fclose_r+0x20>
 801518a:	4b20      	ldr	r3, [pc, #128]	; (801520c <_fclose_r+0xd4>)
 801518c:	429c      	cmp	r4, r3
 801518e:	bf08      	it	eq
 8015190:	68ec      	ldreq	r4, [r5, #12]
 8015192:	e7e1      	b.n	8015158 <_fclose_r+0x20>
 8015194:	4621      	mov	r1, r4
 8015196:	4628      	mov	r0, r5
 8015198:	f7fd fabc 	bl	8012714 <__sflush_r>
 801519c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801519e:	4606      	mov	r6, r0
 80151a0:	b133      	cbz	r3, 80151b0 <_fclose_r+0x78>
 80151a2:	6a21      	ldr	r1, [r4, #32]
 80151a4:	4628      	mov	r0, r5
 80151a6:	4798      	blx	r3
 80151a8:	2800      	cmp	r0, #0
 80151aa:	bfb8      	it	lt
 80151ac:	f04f 36ff 	movlt.w	r6, #4294967295
 80151b0:	89a3      	ldrh	r3, [r4, #12]
 80151b2:	061a      	lsls	r2, r3, #24
 80151b4:	d503      	bpl.n	80151be <_fclose_r+0x86>
 80151b6:	6921      	ldr	r1, [r4, #16]
 80151b8:	4628      	mov	r0, r5
 80151ba:	f7fd fca7 	bl	8012b0c <_free_r>
 80151be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80151c0:	b141      	cbz	r1, 80151d4 <_fclose_r+0x9c>
 80151c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80151c6:	4299      	cmp	r1, r3
 80151c8:	d002      	beq.n	80151d0 <_fclose_r+0x98>
 80151ca:	4628      	mov	r0, r5
 80151cc:	f7fd fc9e 	bl	8012b0c <_free_r>
 80151d0:	2300      	movs	r3, #0
 80151d2:	6363      	str	r3, [r4, #52]	; 0x34
 80151d4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80151d6:	b121      	cbz	r1, 80151e2 <_fclose_r+0xaa>
 80151d8:	4628      	mov	r0, r5
 80151da:	f7fd fc97 	bl	8012b0c <_free_r>
 80151de:	2300      	movs	r3, #0
 80151e0:	64a3      	str	r3, [r4, #72]	; 0x48
 80151e2:	f7fd fba5 	bl	8012930 <__sfp_lock_acquire>
 80151e6:	2300      	movs	r3, #0
 80151e8:	81a3      	strh	r3, [r4, #12]
 80151ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80151ec:	07db      	lsls	r3, r3, #31
 80151ee:	d402      	bmi.n	80151f6 <_fclose_r+0xbe>
 80151f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80151f2:	f7fe fafe 	bl	80137f2 <__retarget_lock_release_recursive>
 80151f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80151f8:	f7fe faf7 	bl	80137ea <__retarget_lock_close_recursive>
 80151fc:	f7fd fb9e 	bl	801293c <__sfp_lock_release>
 8015200:	e79f      	b.n	8015142 <_fclose_r+0xa>
 8015202:	bf00      	nop
 8015204:	08016100 	.word	0x08016100
 8015208:	08016120 	.word	0x08016120
 801520c:	080160e0 	.word	0x080160e0

08015210 <__fputwc>:
 8015210:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015214:	4680      	mov	r8, r0
 8015216:	460e      	mov	r6, r1
 8015218:	4614      	mov	r4, r2
 801521a:	f7fe fab5 	bl	8013788 <__locale_mb_cur_max>
 801521e:	2801      	cmp	r0, #1
 8015220:	d11c      	bne.n	801525c <__fputwc+0x4c>
 8015222:	1e73      	subs	r3, r6, #1
 8015224:	2bfe      	cmp	r3, #254	; 0xfe
 8015226:	d819      	bhi.n	801525c <__fputwc+0x4c>
 8015228:	f88d 6004 	strb.w	r6, [sp, #4]
 801522c:	4605      	mov	r5, r0
 801522e:	2700      	movs	r7, #0
 8015230:	f10d 0904 	add.w	r9, sp, #4
 8015234:	42af      	cmp	r7, r5
 8015236:	d020      	beq.n	801527a <__fputwc+0x6a>
 8015238:	68a3      	ldr	r3, [r4, #8]
 801523a:	f817 1009 	ldrb.w	r1, [r7, r9]
 801523e:	3b01      	subs	r3, #1
 8015240:	2b00      	cmp	r3, #0
 8015242:	60a3      	str	r3, [r4, #8]
 8015244:	da04      	bge.n	8015250 <__fputwc+0x40>
 8015246:	69a2      	ldr	r2, [r4, #24]
 8015248:	4293      	cmp	r3, r2
 801524a:	db1a      	blt.n	8015282 <__fputwc+0x72>
 801524c:	290a      	cmp	r1, #10
 801524e:	d018      	beq.n	8015282 <__fputwc+0x72>
 8015250:	6823      	ldr	r3, [r4, #0]
 8015252:	1c5a      	adds	r2, r3, #1
 8015254:	6022      	str	r2, [r4, #0]
 8015256:	7019      	strb	r1, [r3, #0]
 8015258:	3701      	adds	r7, #1
 801525a:	e7eb      	b.n	8015234 <__fputwc+0x24>
 801525c:	4632      	mov	r2, r6
 801525e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8015262:	a901      	add	r1, sp, #4
 8015264:	4640      	mov	r0, r8
 8015266:	f000 fab3 	bl	80157d0 <_wcrtomb_r>
 801526a:	1c42      	adds	r2, r0, #1
 801526c:	4605      	mov	r5, r0
 801526e:	d1de      	bne.n	801522e <__fputwc+0x1e>
 8015270:	89a3      	ldrh	r3, [r4, #12]
 8015272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015276:	81a3      	strh	r3, [r4, #12]
 8015278:	4606      	mov	r6, r0
 801527a:	4630      	mov	r0, r6
 801527c:	b003      	add	sp, #12
 801527e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015282:	4622      	mov	r2, r4
 8015284:	4640      	mov	r0, r8
 8015286:	f000 fa45 	bl	8015714 <__swbuf_r>
 801528a:	1c43      	adds	r3, r0, #1
 801528c:	d1e4      	bne.n	8015258 <__fputwc+0x48>
 801528e:	4606      	mov	r6, r0
 8015290:	e7f3      	b.n	801527a <__fputwc+0x6a>

08015292 <_fputwc_r>:
 8015292:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8015294:	07db      	lsls	r3, r3, #31
 8015296:	b570      	push	{r4, r5, r6, lr}
 8015298:	4605      	mov	r5, r0
 801529a:	460e      	mov	r6, r1
 801529c:	4614      	mov	r4, r2
 801529e:	d405      	bmi.n	80152ac <_fputwc_r+0x1a>
 80152a0:	8993      	ldrh	r3, [r2, #12]
 80152a2:	0598      	lsls	r0, r3, #22
 80152a4:	d402      	bmi.n	80152ac <_fputwc_r+0x1a>
 80152a6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80152a8:	f7fe faa1 	bl	80137ee <__retarget_lock_acquire_recursive>
 80152ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152b0:	0499      	lsls	r1, r3, #18
 80152b2:	d406      	bmi.n	80152c2 <_fputwc_r+0x30>
 80152b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80152b8:	81a3      	strh	r3, [r4, #12]
 80152ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80152bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80152c0:	6663      	str	r3, [r4, #100]	; 0x64
 80152c2:	4622      	mov	r2, r4
 80152c4:	4628      	mov	r0, r5
 80152c6:	4631      	mov	r1, r6
 80152c8:	f7ff ffa2 	bl	8015210 <__fputwc>
 80152cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80152ce:	07da      	lsls	r2, r3, #31
 80152d0:	4605      	mov	r5, r0
 80152d2:	d405      	bmi.n	80152e0 <_fputwc_r+0x4e>
 80152d4:	89a3      	ldrh	r3, [r4, #12]
 80152d6:	059b      	lsls	r3, r3, #22
 80152d8:	d402      	bmi.n	80152e0 <_fputwc_r+0x4e>
 80152da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80152dc:	f7fe fa89 	bl	80137f2 <__retarget_lock_release_recursive>
 80152e0:	4628      	mov	r0, r5
 80152e2:	bd70      	pop	{r4, r5, r6, pc}

080152e4 <_fstat_r>:
 80152e4:	b538      	push	{r3, r4, r5, lr}
 80152e6:	4c07      	ldr	r4, [pc, #28]	; (8015304 <_fstat_r+0x20>)
 80152e8:	2300      	movs	r3, #0
 80152ea:	4605      	mov	r5, r0
 80152ec:	4608      	mov	r0, r1
 80152ee:	4611      	mov	r1, r2
 80152f0:	6023      	str	r3, [r4, #0]
 80152f2:	f7f8 f9c6 	bl	800d682 <_fstat>
 80152f6:	1c43      	adds	r3, r0, #1
 80152f8:	d102      	bne.n	8015300 <_fstat_r+0x1c>
 80152fa:	6823      	ldr	r3, [r4, #0]
 80152fc:	b103      	cbz	r3, 8015300 <_fstat_r+0x1c>
 80152fe:	602b      	str	r3, [r5, #0]
 8015300:	bd38      	pop	{r3, r4, r5, pc}
 8015302:	bf00      	nop
 8015304:	20003874 	.word	0x20003874

08015308 <_isatty_r>:
 8015308:	b538      	push	{r3, r4, r5, lr}
 801530a:	4c06      	ldr	r4, [pc, #24]	; (8015324 <_isatty_r+0x1c>)
 801530c:	2300      	movs	r3, #0
 801530e:	4605      	mov	r5, r0
 8015310:	4608      	mov	r0, r1
 8015312:	6023      	str	r3, [r4, #0]
 8015314:	f7f8 f9c4 	bl	800d6a0 <_isatty>
 8015318:	1c43      	adds	r3, r0, #1
 801531a:	d102      	bne.n	8015322 <_isatty_r+0x1a>
 801531c:	6823      	ldr	r3, [r4, #0]
 801531e:	b103      	cbz	r3, 8015322 <_isatty_r+0x1a>
 8015320:	602b      	str	r3, [r5, #0]
 8015322:	bd38      	pop	{r3, r4, r5, pc}
 8015324:	20003874 	.word	0x20003874

08015328 <iswspace>:
 8015328:	28ff      	cmp	r0, #255	; 0xff
 801532a:	b510      	push	{r4, lr}
 801532c:	4604      	mov	r4, r0
 801532e:	d806      	bhi.n	801533e <iswspace+0x16>
 8015330:	f7fe fa3c 	bl	80137ac <__locale_ctype_ptr>
 8015334:	4420      	add	r0, r4
 8015336:	7840      	ldrb	r0, [r0, #1]
 8015338:	f000 0008 	and.w	r0, r0, #8
 801533c:	bd10      	pop	{r4, pc}
 801533e:	2000      	movs	r0, #0
 8015340:	bd10      	pop	{r4, pc}
	...

08015344 <_lseek_r>:
 8015344:	b538      	push	{r3, r4, r5, lr}
 8015346:	4c07      	ldr	r4, [pc, #28]	; (8015364 <_lseek_r+0x20>)
 8015348:	4605      	mov	r5, r0
 801534a:	4608      	mov	r0, r1
 801534c:	4611      	mov	r1, r2
 801534e:	2200      	movs	r2, #0
 8015350:	6022      	str	r2, [r4, #0]
 8015352:	461a      	mov	r2, r3
 8015354:	f7f8 f9ae 	bl	800d6b4 <_lseek>
 8015358:	1c43      	adds	r3, r0, #1
 801535a:	d102      	bne.n	8015362 <_lseek_r+0x1e>
 801535c:	6823      	ldr	r3, [r4, #0]
 801535e:	b103      	cbz	r3, 8015362 <_lseek_r+0x1e>
 8015360:	602b      	str	r3, [r5, #0]
 8015362:	bd38      	pop	{r3, r4, r5, pc}
 8015364:	20003874 	.word	0x20003874

08015368 <_mbrtowc_r>:
 8015368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801536a:	9d08      	ldr	r5, [sp, #32]
 801536c:	4c11      	ldr	r4, [pc, #68]	; (80153b4 <_mbrtowc_r+0x4c>)
 801536e:	4606      	mov	r6, r0
 8015370:	4617      	mov	r7, r2
 8015372:	b9a2      	cbnz	r2, 801539e <_mbrtowc_r+0x36>
 8015374:	6823      	ldr	r3, [r4, #0]
 8015376:	4a10      	ldr	r2, [pc, #64]	; (80153b8 <_mbrtowc_r+0x50>)
 8015378:	6a1b      	ldr	r3, [r3, #32]
 801537a:	9500      	str	r5, [sp, #0]
 801537c:	2b00      	cmp	r3, #0
 801537e:	bf08      	it	eq
 8015380:	4613      	moveq	r3, r2
 8015382:	4a0e      	ldr	r2, [pc, #56]	; (80153bc <_mbrtowc_r+0x54>)
 8015384:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 8015388:	4639      	mov	r1, r7
 801538a:	2301      	movs	r3, #1
 801538c:	47a0      	blx	r4
 801538e:	1c43      	adds	r3, r0, #1
 8015390:	bf01      	itttt	eq
 8015392:	2300      	moveq	r3, #0
 8015394:	602b      	streq	r3, [r5, #0]
 8015396:	238a      	moveq	r3, #138	; 0x8a
 8015398:	6033      	streq	r3, [r6, #0]
 801539a:	b003      	add	sp, #12
 801539c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801539e:	6824      	ldr	r4, [r4, #0]
 80153a0:	4f05      	ldr	r7, [pc, #20]	; (80153b8 <_mbrtowc_r+0x50>)
 80153a2:	6a24      	ldr	r4, [r4, #32]
 80153a4:	9500      	str	r5, [sp, #0]
 80153a6:	2c00      	cmp	r4, #0
 80153a8:	bf08      	it	eq
 80153aa:	463c      	moveq	r4, r7
 80153ac:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 80153b0:	e7ec      	b.n	801538c <_mbrtowc_r+0x24>
 80153b2:	bf00      	nop
 80153b4:	20000014 	.word	0x20000014
 80153b8:	20000560 	.word	0x20000560
 80153bc:	08015fcd 	.word	0x08015fcd

080153c0 <_read_r>:
 80153c0:	b538      	push	{r3, r4, r5, lr}
 80153c2:	4c07      	ldr	r4, [pc, #28]	; (80153e0 <_read_r+0x20>)
 80153c4:	4605      	mov	r5, r0
 80153c6:	4608      	mov	r0, r1
 80153c8:	4611      	mov	r1, r2
 80153ca:	2200      	movs	r2, #0
 80153cc:	6022      	str	r2, [r4, #0]
 80153ce:	461a      	mov	r2, r3
 80153d0:	f7f8 f8e6 	bl	800d5a0 <_read>
 80153d4:	1c43      	adds	r3, r0, #1
 80153d6:	d102      	bne.n	80153de <_read_r+0x1e>
 80153d8:	6823      	ldr	r3, [r4, #0]
 80153da:	b103      	cbz	r3, 80153de <_read_r+0x1e>
 80153dc:	602b      	str	r3, [r5, #0]
 80153de:	bd38      	pop	{r3, r4, r5, pc}
 80153e0:	20003874 	.word	0x20003874

080153e4 <__sccl>:
 80153e4:	b570      	push	{r4, r5, r6, lr}
 80153e6:	780b      	ldrb	r3, [r1, #0]
 80153e8:	2b5e      	cmp	r3, #94	; 0x5e
 80153ea:	bf13      	iteet	ne
 80153ec:	1c4a      	addne	r2, r1, #1
 80153ee:	1c8a      	addeq	r2, r1, #2
 80153f0:	784b      	ldrbeq	r3, [r1, #1]
 80153f2:	2100      	movne	r1, #0
 80153f4:	bf08      	it	eq
 80153f6:	2101      	moveq	r1, #1
 80153f8:	1e44      	subs	r4, r0, #1
 80153fa:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80153fe:	f804 1f01 	strb.w	r1, [r4, #1]!
 8015402:	42a5      	cmp	r5, r4
 8015404:	d1fb      	bne.n	80153fe <__sccl+0x1a>
 8015406:	b913      	cbnz	r3, 801540e <__sccl+0x2a>
 8015408:	3a01      	subs	r2, #1
 801540a:	4610      	mov	r0, r2
 801540c:	bd70      	pop	{r4, r5, r6, pc}
 801540e:	f081 0401 	eor.w	r4, r1, #1
 8015412:	54c4      	strb	r4, [r0, r3]
 8015414:	4611      	mov	r1, r2
 8015416:	780d      	ldrb	r5, [r1, #0]
 8015418:	2d2d      	cmp	r5, #45	; 0x2d
 801541a:	f101 0201 	add.w	r2, r1, #1
 801541e:	d006      	beq.n	801542e <__sccl+0x4a>
 8015420:	2d5d      	cmp	r5, #93	; 0x5d
 8015422:	d0f2      	beq.n	801540a <__sccl+0x26>
 8015424:	b90d      	cbnz	r5, 801542a <__sccl+0x46>
 8015426:	460a      	mov	r2, r1
 8015428:	e7ef      	b.n	801540a <__sccl+0x26>
 801542a:	462b      	mov	r3, r5
 801542c:	e7f1      	b.n	8015412 <__sccl+0x2e>
 801542e:	784e      	ldrb	r6, [r1, #1]
 8015430:	2e5d      	cmp	r6, #93	; 0x5d
 8015432:	d0fa      	beq.n	801542a <__sccl+0x46>
 8015434:	42b3      	cmp	r3, r6
 8015436:	dcf8      	bgt.n	801542a <__sccl+0x46>
 8015438:	3102      	adds	r1, #2
 801543a:	3301      	adds	r3, #1
 801543c:	429e      	cmp	r6, r3
 801543e:	54c4      	strb	r4, [r0, r3]
 8015440:	dcfb      	bgt.n	801543a <__sccl+0x56>
 8015442:	e7e8      	b.n	8015416 <__sccl+0x32>

08015444 <_strtoll_l.isra.0>:
 8015444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015448:	b087      	sub	sp, #28
 801544a:	4688      	mov	r8, r1
 801544c:	9005      	str	r0, [sp, #20]
 801544e:	4693      	mov	fp, r2
 8015450:	461f      	mov	r7, r3
 8015452:	4689      	mov	r9, r1
 8015454:	464d      	mov	r5, r9
 8015456:	9810      	ldr	r0, [sp, #64]	; 0x40
 8015458:	f815 4b01 	ldrb.w	r4, [r5], #1
 801545c:	f7fe f9a2 	bl	80137a4 <__locale_ctype_ptr_l>
 8015460:	4420      	add	r0, r4
 8015462:	7846      	ldrb	r6, [r0, #1]
 8015464:	f016 0608 	ands.w	r6, r6, #8
 8015468:	d10b      	bne.n	8015482 <_strtoll_l.isra.0+0x3e>
 801546a:	2c2d      	cmp	r4, #45	; 0x2d
 801546c:	d10b      	bne.n	8015486 <_strtoll_l.isra.0+0x42>
 801546e:	782c      	ldrb	r4, [r5, #0]
 8015470:	2601      	movs	r6, #1
 8015472:	f109 0502 	add.w	r5, r9, #2
 8015476:	b167      	cbz	r7, 8015492 <_strtoll_l.isra.0+0x4e>
 8015478:	2f10      	cmp	r7, #16
 801547a:	d114      	bne.n	80154a6 <_strtoll_l.isra.0+0x62>
 801547c:	2c30      	cmp	r4, #48	; 0x30
 801547e:	d00a      	beq.n	8015496 <_strtoll_l.isra.0+0x52>
 8015480:	e011      	b.n	80154a6 <_strtoll_l.isra.0+0x62>
 8015482:	46a9      	mov	r9, r5
 8015484:	e7e6      	b.n	8015454 <_strtoll_l.isra.0+0x10>
 8015486:	2c2b      	cmp	r4, #43	; 0x2b
 8015488:	bf04      	itt	eq
 801548a:	782c      	ldrbeq	r4, [r5, #0]
 801548c:	f109 0502 	addeq.w	r5, r9, #2
 8015490:	e7f1      	b.n	8015476 <_strtoll_l.isra.0+0x32>
 8015492:	2c30      	cmp	r4, #48	; 0x30
 8015494:	d144      	bne.n	8015520 <_strtoll_l.isra.0+0xdc>
 8015496:	782b      	ldrb	r3, [r5, #0]
 8015498:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801549c:	2b58      	cmp	r3, #88	; 0x58
 801549e:	d170      	bne.n	8015582 <_strtoll_l.isra.0+0x13e>
 80154a0:	786c      	ldrb	r4, [r5, #1]
 80154a2:	2710      	movs	r7, #16
 80154a4:	3502      	adds	r5, #2
 80154a6:	2e00      	cmp	r6, #0
 80154a8:	d03c      	beq.n	8015524 <_strtoll_l.isra.0+0xe0>
 80154aa:	f04f 0a00 	mov.w	sl, #0
 80154ae:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80154b2:	463a      	mov	r2, r7
 80154b4:	17fb      	asrs	r3, r7, #31
 80154b6:	4650      	mov	r0, sl
 80154b8:	4649      	mov	r1, r9
 80154ba:	e9cd 2300 	strd	r2, r3, [sp]
 80154be:	f7eb fc3f 	bl	8000d40 <__aeabi_uldivmod>
 80154c2:	17fb      	asrs	r3, r7, #31
 80154c4:	9204      	str	r2, [sp, #16]
 80154c6:	4650      	mov	r0, sl
 80154c8:	463a      	mov	r2, r7
 80154ca:	4649      	mov	r1, r9
 80154cc:	f7eb fc38 	bl	8000d40 <__aeabi_uldivmod>
 80154d0:	2300      	movs	r3, #0
 80154d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80154d6:	2000      	movs	r0, #0
 80154d8:	2100      	movs	r1, #0
 80154da:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 80154de:	2a09      	cmp	r2, #9
 80154e0:	d825      	bhi.n	801552e <_strtoll_l.isra.0+0xea>
 80154e2:	4614      	mov	r4, r2
 80154e4:	42a7      	cmp	r7, r4
 80154e6:	dd31      	ble.n	801554c <_strtoll_l.isra.0+0x108>
 80154e8:	1c5a      	adds	r2, r3, #1
 80154ea:	d016      	beq.n	801551a <_strtoll_l.isra.0+0xd6>
 80154ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80154f0:	428b      	cmp	r3, r1
 80154f2:	bf08      	it	eq
 80154f4:	4282      	cmpeq	r2, r0
 80154f6:	d326      	bcc.n	8015546 <_strtoll_l.isra.0+0x102>
 80154f8:	d102      	bne.n	8015500 <_strtoll_l.isra.0+0xbc>
 80154fa:	9b04      	ldr	r3, [sp, #16]
 80154fc:	42a3      	cmp	r3, r4
 80154fe:	db22      	blt.n	8015546 <_strtoll_l.isra.0+0x102>
 8015500:	9b00      	ldr	r3, [sp, #0]
 8015502:	9a01      	ldr	r2, [sp, #4]
 8015504:	434b      	muls	r3, r1
 8015506:	fb00 3302 	mla	r3, r0, r2, r3
 801550a:	9a00      	ldr	r2, [sp, #0]
 801550c:	fba2 0100 	umull	r0, r1, r2, r0
 8015510:	4419      	add	r1, r3
 8015512:	1900      	adds	r0, r0, r4
 8015514:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8015518:	2301      	movs	r3, #1
 801551a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801551e:	e7dc      	b.n	80154da <_strtoll_l.isra.0+0x96>
 8015520:	270a      	movs	r7, #10
 8015522:	e7c0      	b.n	80154a6 <_strtoll_l.isra.0+0x62>
 8015524:	f04f 3aff 	mov.w	sl, #4294967295
 8015528:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801552c:	e7c1      	b.n	80154b2 <_strtoll_l.isra.0+0x6e>
 801552e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8015532:	2a19      	cmp	r2, #25
 8015534:	d801      	bhi.n	801553a <_strtoll_l.isra.0+0xf6>
 8015536:	3c37      	subs	r4, #55	; 0x37
 8015538:	e7d4      	b.n	80154e4 <_strtoll_l.isra.0+0xa0>
 801553a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 801553e:	2a19      	cmp	r2, #25
 8015540:	d804      	bhi.n	801554c <_strtoll_l.isra.0+0x108>
 8015542:	3c57      	subs	r4, #87	; 0x57
 8015544:	e7ce      	b.n	80154e4 <_strtoll_l.isra.0+0xa0>
 8015546:	f04f 33ff 	mov.w	r3, #4294967295
 801554a:	e7e6      	b.n	801551a <_strtoll_l.isra.0+0xd6>
 801554c:	1c5a      	adds	r2, r3, #1
 801554e:	d10a      	bne.n	8015566 <_strtoll_l.isra.0+0x122>
 8015550:	9a05      	ldr	r2, [sp, #20]
 8015552:	2322      	movs	r3, #34	; 0x22
 8015554:	6013      	str	r3, [r2, #0]
 8015556:	4650      	mov	r0, sl
 8015558:	4649      	mov	r1, r9
 801555a:	f1bb 0f00 	cmp.w	fp, #0
 801555e:	d10a      	bne.n	8015576 <_strtoll_l.isra.0+0x132>
 8015560:	b007      	add	sp, #28
 8015562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015566:	b116      	cbz	r6, 801556e <_strtoll_l.isra.0+0x12a>
 8015568:	4240      	negs	r0, r0
 801556a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801556e:	f1bb 0f00 	cmp.w	fp, #0
 8015572:	d0f5      	beq.n	8015560 <_strtoll_l.isra.0+0x11c>
 8015574:	b11b      	cbz	r3, 801557e <_strtoll_l.isra.0+0x13a>
 8015576:	3d01      	subs	r5, #1
 8015578:	f8cb 5000 	str.w	r5, [fp]
 801557c:	e7f0      	b.n	8015560 <_strtoll_l.isra.0+0x11c>
 801557e:	4645      	mov	r5, r8
 8015580:	e7fa      	b.n	8015578 <_strtoll_l.isra.0+0x134>
 8015582:	2430      	movs	r4, #48	; 0x30
 8015584:	2f00      	cmp	r7, #0
 8015586:	d18e      	bne.n	80154a6 <_strtoll_l.isra.0+0x62>
 8015588:	2708      	movs	r7, #8
 801558a:	e78c      	b.n	80154a6 <_strtoll_l.isra.0+0x62>

0801558c <_strtoll_r>:
 801558c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801558e:	4c06      	ldr	r4, [pc, #24]	; (80155a8 <_strtoll_r+0x1c>)
 8015590:	4d06      	ldr	r5, [pc, #24]	; (80155ac <_strtoll_r+0x20>)
 8015592:	6824      	ldr	r4, [r4, #0]
 8015594:	6a24      	ldr	r4, [r4, #32]
 8015596:	2c00      	cmp	r4, #0
 8015598:	bf08      	it	eq
 801559a:	462c      	moveq	r4, r5
 801559c:	9400      	str	r4, [sp, #0]
 801559e:	f7ff ff51 	bl	8015444 <_strtoll_l.isra.0>
 80155a2:	b003      	add	sp, #12
 80155a4:	bd30      	pop	{r4, r5, pc}
 80155a6:	bf00      	nop
 80155a8:	20000014 	.word	0x20000014
 80155ac:	20000560 	.word	0x20000560

080155b0 <_strtoull_l.isra.0>:
 80155b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155b4:	b085      	sub	sp, #20
 80155b6:	4688      	mov	r8, r1
 80155b8:	9003      	str	r0, [sp, #12]
 80155ba:	4691      	mov	r9, r2
 80155bc:	461f      	mov	r7, r3
 80155be:	468b      	mov	fp, r1
 80155c0:	465d      	mov	r5, fp
 80155c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80155c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80155c8:	f7fe f8ec 	bl	80137a4 <__locale_ctype_ptr_l>
 80155cc:	4420      	add	r0, r4
 80155ce:	7846      	ldrb	r6, [r0, #1]
 80155d0:	f016 0608 	ands.w	r6, r6, #8
 80155d4:	d10b      	bne.n	80155ee <_strtoull_l.isra.0+0x3e>
 80155d6:	2c2d      	cmp	r4, #45	; 0x2d
 80155d8:	d10b      	bne.n	80155f2 <_strtoull_l.isra.0+0x42>
 80155da:	782c      	ldrb	r4, [r5, #0]
 80155dc:	2601      	movs	r6, #1
 80155de:	f10b 0502 	add.w	r5, fp, #2
 80155e2:	b167      	cbz	r7, 80155fe <_strtoull_l.isra.0+0x4e>
 80155e4:	2f10      	cmp	r7, #16
 80155e6:	d114      	bne.n	8015612 <_strtoull_l.isra.0+0x62>
 80155e8:	2c30      	cmp	r4, #48	; 0x30
 80155ea:	d00a      	beq.n	8015602 <_strtoull_l.isra.0+0x52>
 80155ec:	e011      	b.n	8015612 <_strtoull_l.isra.0+0x62>
 80155ee:	46ab      	mov	fp, r5
 80155f0:	e7e6      	b.n	80155c0 <_strtoull_l.isra.0+0x10>
 80155f2:	2c2b      	cmp	r4, #43	; 0x2b
 80155f4:	bf04      	itt	eq
 80155f6:	782c      	ldrbeq	r4, [r5, #0]
 80155f8:	f10b 0502 	addeq.w	r5, fp, #2
 80155fc:	e7f1      	b.n	80155e2 <_strtoull_l.isra.0+0x32>
 80155fe:	2c30      	cmp	r4, #48	; 0x30
 8015600:	d141      	bne.n	8015686 <_strtoull_l.isra.0+0xd6>
 8015602:	782b      	ldrb	r3, [r5, #0]
 8015604:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015608:	2b58      	cmp	r3, #88	; 0x58
 801560a:	d16c      	bne.n	80156e6 <_strtoull_l.isra.0+0x136>
 801560c:	786c      	ldrb	r4, [r5, #1]
 801560e:	2710      	movs	r7, #16
 8015610:	3502      	adds	r5, #2
 8015612:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8015616:	463a      	mov	r2, r7
 8015618:	465b      	mov	r3, fp
 801561a:	f04f 30ff 	mov.w	r0, #4294967295
 801561e:	f04f 31ff 	mov.w	r1, #4294967295
 8015622:	f7eb fb8d 	bl	8000d40 <__aeabi_uldivmod>
 8015626:	463a      	mov	r2, r7
 8015628:	e9cd 0100 	strd	r0, r1, [sp]
 801562c:	465b      	mov	r3, fp
 801562e:	f04f 30ff 	mov.w	r0, #4294967295
 8015632:	f04f 31ff 	mov.w	r1, #4294967295
 8015636:	f7eb fb83 	bl	8000d40 <__aeabi_uldivmod>
 801563a:	46ba      	mov	sl, r7
 801563c:	4694      	mov	ip, r2
 801563e:	2300      	movs	r3, #0
 8015640:	2000      	movs	r0, #0
 8015642:	2100      	movs	r1, #0
 8015644:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8015648:	f1be 0f09 	cmp.w	lr, #9
 801564c:	d81d      	bhi.n	801568a <_strtoull_l.isra.0+0xda>
 801564e:	4674      	mov	r4, lr
 8015650:	42a7      	cmp	r7, r4
 8015652:	dd2b      	ble.n	80156ac <_strtoull_l.isra.0+0xfc>
 8015654:	2b00      	cmp	r3, #0
 8015656:	db26      	blt.n	80156a6 <_strtoull_l.isra.0+0xf6>
 8015658:	e9dd 2300 	ldrd	r2, r3, [sp]
 801565c:	428b      	cmp	r3, r1
 801565e:	bf08      	it	eq
 8015660:	4282      	cmpeq	r2, r0
 8015662:	d320      	bcc.n	80156a6 <_strtoull_l.isra.0+0xf6>
 8015664:	d101      	bne.n	801566a <_strtoull_l.isra.0+0xba>
 8015666:	45a4      	cmp	ip, r4
 8015668:	db1d      	blt.n	80156a6 <_strtoull_l.isra.0+0xf6>
 801566a:	fb0a f301 	mul.w	r3, sl, r1
 801566e:	fb00 330b 	mla	r3, r0, fp, r3
 8015672:	fbaa 0100 	umull	r0, r1, sl, r0
 8015676:	4419      	add	r1, r3
 8015678:	1900      	adds	r0, r0, r4
 801567a:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 801567e:	2301      	movs	r3, #1
 8015680:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015684:	e7de      	b.n	8015644 <_strtoull_l.isra.0+0x94>
 8015686:	270a      	movs	r7, #10
 8015688:	e7c3      	b.n	8015612 <_strtoull_l.isra.0+0x62>
 801568a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 801568e:	f1be 0f19 	cmp.w	lr, #25
 8015692:	d801      	bhi.n	8015698 <_strtoull_l.isra.0+0xe8>
 8015694:	3c37      	subs	r4, #55	; 0x37
 8015696:	e7db      	b.n	8015650 <_strtoull_l.isra.0+0xa0>
 8015698:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801569c:	f1be 0f19 	cmp.w	lr, #25
 80156a0:	d804      	bhi.n	80156ac <_strtoull_l.isra.0+0xfc>
 80156a2:	3c57      	subs	r4, #87	; 0x57
 80156a4:	e7d4      	b.n	8015650 <_strtoull_l.isra.0+0xa0>
 80156a6:	f04f 33ff 	mov.w	r3, #4294967295
 80156aa:	e7e9      	b.n	8015680 <_strtoull_l.isra.0+0xd0>
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	da0c      	bge.n	80156ca <_strtoull_l.isra.0+0x11a>
 80156b0:	9a03      	ldr	r2, [sp, #12]
 80156b2:	2322      	movs	r3, #34	; 0x22
 80156b4:	6013      	str	r3, [r2, #0]
 80156b6:	f04f 30ff 	mov.w	r0, #4294967295
 80156ba:	f04f 31ff 	mov.w	r1, #4294967295
 80156be:	f1b9 0f00 	cmp.w	r9, #0
 80156c2:	d10a      	bne.n	80156da <_strtoull_l.isra.0+0x12a>
 80156c4:	b005      	add	sp, #20
 80156c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156ca:	b116      	cbz	r6, 80156d2 <_strtoull_l.isra.0+0x122>
 80156cc:	4240      	negs	r0, r0
 80156ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80156d2:	f1b9 0f00 	cmp.w	r9, #0
 80156d6:	d0f5      	beq.n	80156c4 <_strtoull_l.isra.0+0x114>
 80156d8:	b11b      	cbz	r3, 80156e2 <_strtoull_l.isra.0+0x132>
 80156da:	3d01      	subs	r5, #1
 80156dc:	f8c9 5000 	str.w	r5, [r9]
 80156e0:	e7f0      	b.n	80156c4 <_strtoull_l.isra.0+0x114>
 80156e2:	4645      	mov	r5, r8
 80156e4:	e7fa      	b.n	80156dc <_strtoull_l.isra.0+0x12c>
 80156e6:	2430      	movs	r4, #48	; 0x30
 80156e8:	2f00      	cmp	r7, #0
 80156ea:	d192      	bne.n	8015612 <_strtoull_l.isra.0+0x62>
 80156ec:	2708      	movs	r7, #8
 80156ee:	e790      	b.n	8015612 <_strtoull_l.isra.0+0x62>

080156f0 <_strtoull_r>:
 80156f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80156f2:	4c06      	ldr	r4, [pc, #24]	; (801570c <_strtoull_r+0x1c>)
 80156f4:	4d06      	ldr	r5, [pc, #24]	; (8015710 <_strtoull_r+0x20>)
 80156f6:	6824      	ldr	r4, [r4, #0]
 80156f8:	6a24      	ldr	r4, [r4, #32]
 80156fa:	2c00      	cmp	r4, #0
 80156fc:	bf08      	it	eq
 80156fe:	462c      	moveq	r4, r5
 8015700:	9400      	str	r4, [sp, #0]
 8015702:	f7ff ff55 	bl	80155b0 <_strtoull_l.isra.0>
 8015706:	b003      	add	sp, #12
 8015708:	bd30      	pop	{r4, r5, pc}
 801570a:	bf00      	nop
 801570c:	20000014 	.word	0x20000014
 8015710:	20000560 	.word	0x20000560

08015714 <__swbuf_r>:
 8015714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015716:	460e      	mov	r6, r1
 8015718:	4614      	mov	r4, r2
 801571a:	4605      	mov	r5, r0
 801571c:	b118      	cbz	r0, 8015726 <__swbuf_r+0x12>
 801571e:	6983      	ldr	r3, [r0, #24]
 8015720:	b90b      	cbnz	r3, 8015726 <__swbuf_r+0x12>
 8015722:	f7fd f91d 	bl	8012960 <__sinit>
 8015726:	4b27      	ldr	r3, [pc, #156]	; (80157c4 <__swbuf_r+0xb0>)
 8015728:	429c      	cmp	r4, r3
 801572a:	d12f      	bne.n	801578c <__swbuf_r+0x78>
 801572c:	686c      	ldr	r4, [r5, #4]
 801572e:	69a3      	ldr	r3, [r4, #24]
 8015730:	60a3      	str	r3, [r4, #8]
 8015732:	89a3      	ldrh	r3, [r4, #12]
 8015734:	0719      	lsls	r1, r3, #28
 8015736:	d533      	bpl.n	80157a0 <__swbuf_r+0x8c>
 8015738:	6923      	ldr	r3, [r4, #16]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d030      	beq.n	80157a0 <__swbuf_r+0x8c>
 801573e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015742:	b2f6      	uxtb	r6, r6
 8015744:	049a      	lsls	r2, r3, #18
 8015746:	4637      	mov	r7, r6
 8015748:	d534      	bpl.n	80157b4 <__swbuf_r+0xa0>
 801574a:	6923      	ldr	r3, [r4, #16]
 801574c:	6820      	ldr	r0, [r4, #0]
 801574e:	1ac0      	subs	r0, r0, r3
 8015750:	6963      	ldr	r3, [r4, #20]
 8015752:	4298      	cmp	r0, r3
 8015754:	db04      	blt.n	8015760 <__swbuf_r+0x4c>
 8015756:	4621      	mov	r1, r4
 8015758:	4628      	mov	r0, r5
 801575a:	f7fd f86d 	bl	8012838 <_fflush_r>
 801575e:	bb28      	cbnz	r0, 80157ac <__swbuf_r+0x98>
 8015760:	68a3      	ldr	r3, [r4, #8]
 8015762:	3b01      	subs	r3, #1
 8015764:	60a3      	str	r3, [r4, #8]
 8015766:	6823      	ldr	r3, [r4, #0]
 8015768:	1c5a      	adds	r2, r3, #1
 801576a:	6022      	str	r2, [r4, #0]
 801576c:	701e      	strb	r6, [r3, #0]
 801576e:	6963      	ldr	r3, [r4, #20]
 8015770:	3001      	adds	r0, #1
 8015772:	4298      	cmp	r0, r3
 8015774:	d004      	beq.n	8015780 <__swbuf_r+0x6c>
 8015776:	89a3      	ldrh	r3, [r4, #12]
 8015778:	07db      	lsls	r3, r3, #31
 801577a:	d519      	bpl.n	80157b0 <__swbuf_r+0x9c>
 801577c:	2e0a      	cmp	r6, #10
 801577e:	d117      	bne.n	80157b0 <__swbuf_r+0x9c>
 8015780:	4621      	mov	r1, r4
 8015782:	4628      	mov	r0, r5
 8015784:	f7fd f858 	bl	8012838 <_fflush_r>
 8015788:	b190      	cbz	r0, 80157b0 <__swbuf_r+0x9c>
 801578a:	e00f      	b.n	80157ac <__swbuf_r+0x98>
 801578c:	4b0e      	ldr	r3, [pc, #56]	; (80157c8 <__swbuf_r+0xb4>)
 801578e:	429c      	cmp	r4, r3
 8015790:	d101      	bne.n	8015796 <__swbuf_r+0x82>
 8015792:	68ac      	ldr	r4, [r5, #8]
 8015794:	e7cb      	b.n	801572e <__swbuf_r+0x1a>
 8015796:	4b0d      	ldr	r3, [pc, #52]	; (80157cc <__swbuf_r+0xb8>)
 8015798:	429c      	cmp	r4, r3
 801579a:	bf08      	it	eq
 801579c:	68ec      	ldreq	r4, [r5, #12]
 801579e:	e7c6      	b.n	801572e <__swbuf_r+0x1a>
 80157a0:	4621      	mov	r1, r4
 80157a2:	4628      	mov	r0, r5
 80157a4:	f7fc f8d4 	bl	8011950 <__swsetup_r>
 80157a8:	2800      	cmp	r0, #0
 80157aa:	d0c8      	beq.n	801573e <__swbuf_r+0x2a>
 80157ac:	f04f 37ff 	mov.w	r7, #4294967295
 80157b0:	4638      	mov	r0, r7
 80157b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80157b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80157b8:	81a3      	strh	r3, [r4, #12]
 80157ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80157bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80157c0:	6663      	str	r3, [r4, #100]	; 0x64
 80157c2:	e7c2      	b.n	801574a <__swbuf_r+0x36>
 80157c4:	08016100 	.word	0x08016100
 80157c8:	08016120 	.word	0x08016120
 80157cc:	080160e0 	.word	0x080160e0

080157d0 <_wcrtomb_r>:
 80157d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80157d2:	4605      	mov	r5, r0
 80157d4:	b085      	sub	sp, #20
 80157d6:	461e      	mov	r6, r3
 80157d8:	460f      	mov	r7, r1
 80157da:	4c0f      	ldr	r4, [pc, #60]	; (8015818 <_wcrtomb_r+0x48>)
 80157dc:	b991      	cbnz	r1, 8015804 <_wcrtomb_r+0x34>
 80157de:	6822      	ldr	r2, [r4, #0]
 80157e0:	490e      	ldr	r1, [pc, #56]	; (801581c <_wcrtomb_r+0x4c>)
 80157e2:	6a12      	ldr	r2, [r2, #32]
 80157e4:	2a00      	cmp	r2, #0
 80157e6:	bf08      	it	eq
 80157e8:	460a      	moveq	r2, r1
 80157ea:	a901      	add	r1, sp, #4
 80157ec:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80157f0:	463a      	mov	r2, r7
 80157f2:	47a0      	blx	r4
 80157f4:	1c43      	adds	r3, r0, #1
 80157f6:	bf01      	itttt	eq
 80157f8:	2300      	moveq	r3, #0
 80157fa:	6033      	streq	r3, [r6, #0]
 80157fc:	238a      	moveq	r3, #138	; 0x8a
 80157fe:	602b      	streq	r3, [r5, #0]
 8015800:	b005      	add	sp, #20
 8015802:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015804:	6824      	ldr	r4, [r4, #0]
 8015806:	4f05      	ldr	r7, [pc, #20]	; (801581c <_wcrtomb_r+0x4c>)
 8015808:	6a24      	ldr	r4, [r4, #32]
 801580a:	2c00      	cmp	r4, #0
 801580c:	bf08      	it	eq
 801580e:	463c      	moveq	r4, r7
 8015810:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8015814:	e7ed      	b.n	80157f2 <_wcrtomb_r+0x22>
 8015816:	bf00      	nop
 8015818:	20000014 	.word	0x20000014
 801581c:	20000560 	.word	0x20000560

08015820 <_gettimeofday>:
 8015820:	4b02      	ldr	r3, [pc, #8]	; (801582c <_gettimeofday+0xc>)
 8015822:	2258      	movs	r2, #88	; 0x58
 8015824:	601a      	str	r2, [r3, #0]
 8015826:	f04f 30ff 	mov.w	r0, #4294967295
 801582a:	4770      	bx	lr
 801582c:	20003874 	.word	0x20003874

08015830 <_init>:
 8015830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015832:	bf00      	nop
 8015834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015836:	bc08      	pop	{r3}
 8015838:	469e      	mov	lr, r3
 801583a:	4770      	bx	lr

0801583c <_fini>:
 801583c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801583e:	bf00      	nop
 8015840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015842:	bc08      	pop	{r3}
 8015844:	469e      	mov	lr, r3
 8015846:	4770      	bx	lr
