{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634869879008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634869879008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 23:31:18 2021 " "Processing started: Thu Oct 21 23:31:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634869879008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869879008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_bmp_tb -c read_bmp_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off read_bmp_tb -c read_bmp_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869879008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634869879326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634869879326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayscale-rtl " "Found design unit 1: grayscale-rtl" {  } { { "filter.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/filter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634869887272 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/filter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634869887272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869887272 ""}
{ "Critical Warning" "WSGN_DUPLICATE_DESIGN_UNIT" "grayscale-rtl filter.vhd " "Ignored duplicate design unit \"grayscale-rtl\" in file filter.vhd" {  } { { "filter.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/filter.vhd" 35 -1 0 } }  } 1 12048 "Ignored duplicate design unit \"%1!s!\" in file %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869887273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grayscale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grayscale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayscale-rtl " "Found design unit 1: grayscale-rtl" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634869887274 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634869887274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869887274 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "r_out_filter filter.vhd(45) " "VHDL error at filter.vhd(45): object \"r_out_filter\" is used but not declared" {  } { { "filter.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/filter.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1634869887274 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634869887368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 21 23:31:27 2021 " "Processing ended: Thu Oct 21 23:31:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634869887368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634869887368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634869887368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634869887368 ""}
