
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//client_001.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Bingo PHT WAYS: 16 and PHT_SIZE: 16384
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000003 cycles: 2872496 heartbeat IPC: 3.48129 cumulative IPC: 3.48129 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5809073 heartbeat IPC: 3.40532 cumulative IPC: 3.44289 (Simulation time: 0 hr 5 min 1 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8654019 heartbeat IPC: 3.51501 cumulative IPC: 3.4666 (Simulation time: 0 hr 7 min 19 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11710394 heartbeat IPC: 3.27185 cumulative IPC: 3.41577 (Simulation time: 0 hr 9 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14529013 heartbeat IPC: 3.54784 cumulative IPC: 3.44139 (Simulation time: 0 hr 11 min 18 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14529013 (Simulation time: 0 hr 11 min 18 sec) 

% increase in all ip prefetch 335.663
% increase in all ip prefetch 2.1973
Heartbeat CPU 0 instructions: 60000000 cycles: 30335840 heartbeat IPC: 0.632638 cumulative IPC: 0.632638 (Simulation time: 0 hr 14 min 0 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 42823784 heartbeat IPC: 0.800772 cumulative IPC: 0.706844 (Simulation time: 0 hr 16 min 19 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 59785561 heartbeat IPC: 0.589561 cumulative IPC: 0.662888 (Simulation time: 0 hr 19 min 6 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 71880649 heartbeat IPC: 0.826782 cumulative IPC: 0.697452 (Simulation time: 0 hr 21 min 23 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 87948413 heartbeat IPC: 0.622364 cumulative IPC: 0.681019 (Simulation time: 0 hr 23 min 44 sec) 
Finished CPU 0 instructions: 50000001 cycles: 73419400 cumulative IPC: 0.681019 (Simulation time: 0 hr 23 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.681019 instructions: 50000001 cycles: 73419400

CPU 0 Average Load ROB stall cycles: 2.17624e+07
CPU 0 Fraction of times ROB stalled by Loads: 43.2533
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.51851e+08
Issued all: 29208235
Issued LT all: 23080019
rob_not_full_when_issued_lt_all: 19895701
Issued LT one: 18749324
rob_not_full_when_issued_lt_one: 15896541
critical_ip_candidate_identification_operations: 6091582
critical_ip_candidate_identification_operation_per_cycle: 0.0829697
 Total stall cycles: 60847599
 Total load stall cycles: 153245415837353
Unique Load IPs: 10875
CPU 0 NUM of IPS identified critical: 156
CPU 0 Num of Load IPs stalling ROB: 8359
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 31.96
Trouble in retire width: 0.914969
MaC = Marked as critical.
lt_50_percent_before_Mac: 104
gt_90_percent_before_Mac: 15
gt_75_percent_before_Mac: 16
gt_50_percent_before_Mac: 21
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0527121
average_stall_proportion_after: 0.0579848
Critical IP stalls, total frequency: 988788
Non-critical IP stalls, total frequency: 2057003
Total Freq all stalling IPs: 3045791
Critical_IP_Detector_Accuracy_70: 0.50641
Critical_IP_Detector_Accuracy_80: 0.692308
Critical_IP_Detector_Accuracy_90: 0.839744
Critical_IP_Detector_Coverage_70: 0.255663
Critical_IP_Detector_Coverage_80: 0.216867
Critical_IP_Detector_Coverage_90: 0.141316
stat_90_percent_critical_ip_stalls_freq: 2741517
stat_90_percent_non_critical_ip_stalls_freq: 304274
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 94.3396
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 71.3881
Critical_IP_ROB_Stalls_Bucket_0: 174084
Non-critical_IP_ROB_Stalls_Bucket_0: 1126867
Critical_IP_ROB_Stalls_Bucket_1: 224445
Non-critical_IP_ROB_Stalls_Bucket_1: 513186
Critical_IP_ROB_Stalls_Bucket_2: 211349
Non-critical_IP_ROB_Stalls_Bucket_2: 218993
Critical_IP_ROB_Stalls_Bucket_3: 143087
Non-critical_IP_ROB_Stalls_Bucket_3: 103383
Critical_IP_ROB_Stalls_Bucket_4: 64785
Non-critical_IP_ROB_Stalls_Bucket_4: 48182
Critical_IP_ROB_Stalls_Bucket_5: 34818
Non-critical_IP_ROB_Stalls_Bucket_5: 24739
Critical_IP_ROB_Stalls_Bucket_6: 136220
Non-critical_IP_ROB_Stalls_Bucket_6: 21653
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0932 num IPs:  110
percent55: 55.045 num IPs: 144
percent60: 60.0283 num IPs: 187
percent65: 65.0561 num IPs: 242
percent70: 70.0441 num IPs: 309
percent75: 75.0115 num IPs: 392
percent80: 80.0101 num IPs: 498
percent85: 85.0013 num IPs: 653
percent90: 90.01 num IPs: 927
Critical_ROB_Stalls_Percent_0_Bucket_0: 533187
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 767764
Critical_ROB_Stalls_Percent_0_Bucket_1: 313004
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 424627
Critical_ROB_Stalls_Percent_0_Bucket_2: 262649
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 167693
Critical_ROB_Stalls_Percent_0_Bucket_3: 168768
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 77702
Critical_ROB_Stalls_Percent_0_Bucket_4: 75656
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 37311
Critical_ROB_Stalls_Percent_0_Bucket_5: 39963
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 19594
Critical_ROB_Stalls_Percent_0_Bucket_6: 132507
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 25366
Critical_ROB_Stalls_Percent_1_Bucket_0: 607128
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 693823
Critical_ROB_Stalls_Percent_1_Bucket_1: 349536
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 388095
Critical_ROB_Stalls_Percent_1_Bucket_2: 283937
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 146405
Critical_ROB_Stalls_Percent_1_Bucket_3: 179431
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 67039
Critical_ROB_Stalls_Percent_1_Bucket_4: 80604
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 32363
Critical_ROB_Stalls_Percent_1_Bucket_5: 41979
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 17578
Critical_ROB_Stalls_Percent_1_Bucket_6: 133941
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 23932
Critical_ROB_Stalls_Percent_2_Bucket_0: 684514
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 616437
Critical_ROB_Stalls_Percent_2_Bucket_1: 389197
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 348434
Critical_ROB_Stalls_Percent_2_Bucket_2: 299905
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 130437
Critical_ROB_Stalls_Percent_2_Bucket_3: 189160
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 57310
Critical_ROB_Stalls_Percent_2_Bucket_4: 84974
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 27993
Critical_ROB_Stalls_Percent_2_Bucket_5: 44641
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 14916
Critical_ROB_Stalls_Percent_2_Bucket_6: 135945
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 21928
Critical_ROB_Stalls_Percent_3_Bucket_0: 762088
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 538863
Critical_ROB_Stalls_Percent_3_Bucket_1: 433009
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 304622
Critical_ROB_Stalls_Percent_3_Bucket_2: 315087
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 115255
Critical_ROB_Stalls_Percent_3_Bucket_3: 196644
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 49826
Critical_ROB_Stalls_Percent_3_Bucket_4: 88315
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 24652
Critical_ROB_Stalls_Percent_3_Bucket_5: 47354
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 12203
Critical_ROB_Stalls_Percent_3_Bucket_6: 138976
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 18897
Critical_ROB_Stalls_Percent_4_Bucket_0: 830816
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 470135
Critical_ROB_Stalls_Percent_4_Bucket_1: 485807
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 251824
Critical_ROB_Stalls_Percent_4_Bucket_2: 334911
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 95431
Critical_ROB_Stalls_Percent_4_Bucket_3: 201962
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 44508
Critical_ROB_Stalls_Percent_4_Bucket_4: 90566
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 22401
Critical_ROB_Stalls_Percent_4_Bucket_5: 48450
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 11107
Critical_ROB_Stalls_Percent_4_Bucket_6: 140885
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 16988
Critical_ROB_Stalls_Percent_5_Bucket_0: 906164
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 394787
Critical_ROB_Stalls_Percent_5_Bucket_1: 537362
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 200269
Critical_ROB_Stalls_Percent_5_Bucket_2: 347323
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 83019
Critical_ROB_Stalls_Percent_5_Bucket_3: 207597
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 38873
Critical_ROB_Stalls_Percent_5_Bucket_4: 93562
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 19405
Critical_ROB_Stalls_Percent_5_Bucket_5: 49480
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 10077
Critical_ROB_Stalls_Percent_5_Bucket_6: 143202
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 14671
Critical_ROB_Stalls_Percent_6_Bucket_0: 981610
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 319341
Critical_ROB_Stalls_Percent_6_Bucket_1: 578014
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 159617
Critical_ROB_Stalls_Percent_6_Bucket_2: 364843
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 65499
Critical_ROB_Stalls_Percent_6_Bucket_3: 216345
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 30125
Critical_ROB_Stalls_Percent_6_Bucket_4: 98706
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 14261
Critical_ROB_Stalls_Percent_6_Bucket_5: 51580
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 7977
Critical_ROB_Stalls_Percent_6_Bucket_6: 145842
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 12031
Critical_ROB_Stalls_Percent_7_Bucket_0: 1061929
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 239022
Critical_ROB_Stalls_Percent_7_Bucket_1: 619842
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 117789
Critical_ROB_Stalls_Percent_7_Bucket_2: 379836
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 50506
Critical_ROB_Stalls_Percent_7_Bucket_3: 223317
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 23153
Critical_ROB_Stalls_Percent_7_Bucket_4: 101717
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 11250
Critical_ROB_Stalls_Percent_7_Bucket_5: 53661
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 5896
Critical_ROB_Stalls_Percent_7_Bucket_6: 148661
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 9212
Critical_ROB_Stalls_Percent_8_Bucket_0: 1143995
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 156956
Critical_ROB_Stalls_Percent_8_Bucket_1: 657671
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 79960
Critical_ROB_Stalls_Percent_8_Bucket_2: 396735
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 33607
Critical_ROB_Stalls_Percent_8_Bucket_3: 231130
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 15340
Critical_ROB_Stalls_Percent_8_Bucket_4: 105093
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 7874
Critical_ROB_Stalls_Percent_8_Bucket_5: 55641
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 3916
Critical_ROB_Stalls_Percent_8_Bucket_6: 151252
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 6621
Average ROB occupancy Load Stall Begin: 82.163
Average ROB occupancy Load Stall End: 92.0468
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 148.262
Average ROB occupancy Critical Load Stall End: 157.239
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 2
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 1568224
 ROB Load Stall End Bucket Count 0: 1300951
 ROB Critical Load Stall Begin Bucket Count 0: 151750
 ROB Critical Load Stall End Bucket Count 0: 105046
 ROB Load Stall Begin Bucket Count 1: 600812
 ROB Load Stall End Bucket Count 1: 737631
 ROB Critical Load Stall Begin Bucket Count 1: 164583
 ROB Critical Load Stall End Bucket Count 1: 173653
 ROB Load Stall Begin Bucket Count 2: 375335
 ROB Load Stall End Bucket Count 2: 430342
 ROB Critical Load Stall Begin Bucket Count 2: 178780
 ROB Critical Load Stall End Bucket Count 2: 186426
 ROB Load Stall Begin Bucket Count 3: 207938
 ROB Load Stall End Bucket Count 3: 246470
 ROB Critical Load Stall Begin Bucket Count 3: 116607
 ROB Critical Load Stall End Bucket Count 3: 131774
 ROB Load Stall Begin Bucket Count 4: 94581
 ROB Load Stall End Bucket Count 4: 112967
 ROB Critical Load Stall Begin Bucket Count 4: 50530
 ROB Critical Load Stall End Bucket Count 4: 57851
 ROB Load Stall Begin Bucket Count 5: 51252
 ROB Load Stall End Bucket Count 5: 59557
 ROB Critical Load Stall Begin Bucket Count 5: 29623
 ROB Critical Load Stall End Bucket Count 5: 32054
 ROB Load Stall Begin Bucket Count 6: 147649
 ROB Load Stall End Bucket Count 6: 157873
 ROB Critical Load Stall Begin Bucket Count 6: 123397
 ROB Critical Load Stall End Bucket Count 6: 128466
PIST Tag Read Accesses: 2462318
PIST Read Accesses: 1231159
PIST Tag Write Accesses: 2462318
PIST Write Accesses: 1231159
Criticality detector called times: 2232670
Max global_stall_cycles_count: 4913984
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 20
CIC Tag Read Accesses: 83113082
CIC Read Accesses: 0
CIC Tag Write Accesses: 196411
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    8230640  HIT:    8142853  MISS:      87787  HIT %:    98.9334  MISS %:    1.06659   MPKI: 1.75574
ITLB LOAD TRANSLATION ACCESS:    7755213  HIT:    7748464  MISS:       6749  HIT %:     99.913  MISS %:  0.0870253   MPKI: 0.13498
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:     475427  HIT:     394389  MISS:      81038  HIT %:    82.9547  MISS %:    17.0453   MPKI: 1.62076
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      60048  USELESS:      20983
ITLB USEFUL LOAD PREFETCHES:      60048 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:      60048 LATE PREFETCHES: 25 DROPPED PREFETCHES: 2
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 16918.8 cycles
ITLB RQ	ACCESS:   10755260	FORWARD:          0	MERGED:    2520712	TO_CACHE:    8234548

DTLB TOTAL     ACCESS:   11110803  HIT:   10847765  MISS:     263038  HIT %:    97.6326  MISS %:    2.36741   MPKI: 5.26076
DTLB LOAD TRANSLATION ACCESS:   11110803  HIT:   10847765  MISS:     263038  HIT %:    97.6326  MISS %:    2.36741   MPKI: 5.26076
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.5599 cycles
DTLB RQ	ACCESS:   13244002	FORWARD:          0	MERGED:    2121341	TO_CACHE:   11122661

STLB TOTAL     ACCESS:     350825  HIT:     346719  MISS:       4106  HIT %:    98.8296  MISS %:    1.17038   MPKI: 0.08212
STLB LOAD TRANSLATION ACCESS:     269762  HIT:     266082  MISS:       3680  HIT %:    98.6358  MISS %:    1.36417   MPKI: 0.0736
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      81063  HIT:      80637  MISS:        426  HIT %:    99.4745  MISS %:   0.525517   MPKI: 0.00852
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        369  USELESS:         55
STLB USEFUL LOAD PREFETCHES:        369 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        369 LATE PREFETCHES: 0 DROPPED PREFETCHES: 2
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 130.293 cycles
STLB RQ	ACCESS:     350827	FORWARD:          0	MERGED:          0	TO_CACHE:     350827

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   13087442  HIT:   12673051  MISS:     414391  HIT %:    96.8337  MISS %:    3.16633   MPKI: 8.28782
L1D LOAD      ACCESS:    9062146  HIT:    8707532  MISS:     354614  HIT %:    96.0869  MISS %:    3.91313   MPKI: 7.09228
L1D RFO       ACCESS:    4025296  HIT:    3965519  MISS:      59777  HIT %:     98.515  MISS %:    1.48503   MPKI: 1.19554
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 79.0696 cycles
L1D RQ	ACCESS:   13263580	FORWARD:          0	MERGED:    4084903	TO_CACHE:    9118176
L1D WQ	ACCESS:    4203142	FORWARD:      60501	MERGED:      77316	TO_CACHE:    4125826

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   10746772  HIT:   10298820  MISS:     447952  HIT %:    95.8318  MISS %:    4.16825   MPKI: 8.95904
L1I LOAD      ACCESS:    9466423  HIT:    9453630  MISS:      12793  HIT %:    99.8649  MISS %:   0.135141   MPKI: 0.25586
L1I PREFETCH  ACCESS:    1280349  HIT:     845190  MISS:     435159  HIT %:    66.0125  MISS %:    33.9875   MPKI: 8.70318
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    1308361  ISSUED:    1306092  USEFUL:     311321  USELESS:     123825
L1I USEFUL LOAD PREFETCHES:     311321 PREFETCH ISSUED TO LOWER LEVEL:     437985  ACCURACY: 71.0803
L1I TIMELY PREFETCHES:     311321 LATE PREFETCHES: 2826 DROPPED PREFETCHES: 2
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 437985 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 324738 cycles
L1I RQ	ACCESS:   13832594	FORWARD:          0	MERGED:    4363511	TO_CACHE:    9469083
L1I PQ	ACCESS:    1306092	FORWARD:          0	MERGED:      19915	TO_CACHE:    1286177

BTB TOTAL     ACCESS:    6247436  HIT:    5990705  MISS:     256731  HIT %:    95.8906  MISS %:    4.10938   MPKI: 5.13462
BTB BRANCH_DIRECT_JUMP	ACCESS:     455616  HIT:     454213  MISS:       1403
BTB BRANCH_INDIRECT	ACCESS:      20390  HIT:      13969  MISS:       6421
BTB BRANCH_CONDITIONAL	ACCESS:    4324523  HIT:    4321097  MISS:       3426
BTB BRANCH_DIRECT_CALL	ACCESS:     494532  HIT:     492733  MISS:       1799
BTB BRANCH_INDIRECT_CALL	ACCESS:     228815  HIT:     173167  MISS:      55648
BTB BRANCH_RETURN	ACCESS:     723560  HIT:     535526  MISS:     188034
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1075299  HIT:     807031  MISS:     268268  HIT %:    75.0518  MISS %:    24.9482   MPKI: 5.36536
L2C LOAD      ACCESS:     364575  HIT:     184012  MISS:     180563  HIT %:     50.473  MISS %:     49.527   MPKI: 3.61126
L2C DATA LOAD MPKI: 3.54552
L2C INSTRUCTION LOAD MPKI: 0.06574
L2C RFO       ACCESS:      59776  HIT:      18732  MISS:      41044  HIT %:     31.337  MISS %:     68.663   MPKI: 0.82088
L2C PREFETCH  ACCESS:     494941  HIT:     452237  MISS:      42704  HIT %:    91.3719  MISS %:     8.6281   MPKI: 0.85408
L2C DATA PREFETCH MPKI: 0.54648
L2C INSTRUCTION PREFETCH MPKI: 0.3076
L2C WRITEBACK ACCESS:     151645  HIT:     149515  MISS:       2130  HIT %:    98.5954  MISS %:     1.4046   MPKI: 0.0426
L2C LOAD TRANSLATION ACCESS:       3881  HIT:       2352  MISS:       1529  HIT %:    60.6029  MISS %:    39.3971   MPKI: 0.03058
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        481  HIT:        183  MISS:        298  HIT %:    38.0457  MISS %:    61.9543   MPKI: 0.00596
L2Cprefetch_cycle_count: 14784 prefetches_per_prefetch_cycle: 3.88826
L2C PREFETCH  REQUESTED:      57484  ISSUED:      57484  USEFUL:      15552  USELESS:      25745
L2C USEFUL LOAD PREFETCHES:      15552 PREFETCH ISSUED TO LOWER LEVEL:      43014  ACCURACY: 36.1557
L2C TIMELY PREFETCHES:      15552 LATE PREFETCHES: 310 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 27634 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 119.129 cycles
L2C RQ	ACCESS:     428719	FORWARD:          0	MERGED:          0	TO_CACHE:     428712
L2C WQ	ACCESS:     151645	FORWARD:          7	MERGED:          0	TO_CACHE:     151645
L2C PQ	ACCESS:     495469	FORWARD:          0	MERGED:          0	TO_CACHE:     495469

L2C Instructions Evicting Data 16432
L2C Translations Evicting Data 1599
L2C Data Evicting Data 229616
L2C Instructions Evicting Instructions 2043
L2C Translations Evicting Instructions 204
L2C Data Evicting Instructions 14557
L2C Instructions Evicting Translations 192
L2C Translations Evicting Translations 24
L2C Data Evicting Translations 1471
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       4108  HIT:       4108  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3680  HIT:       3680  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        428  HIT:        428  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4039  HIT:       4035  MISS:          4  HIT %:     99.901  MISS %:  0.0990344   MPKI: 8e-05
PSCL4 LOAD TRANSLATION ACCESS:       3618  HIT:       3614  MISS:          4  HIT %:    99.8894  MISS %:   0.110558   MPKI: 8e-05
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        421  HIT:        421  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4040  HIT:       4029  MISS:         11  HIT %:    99.7277  MISS %:   0.272277   MPKI: 0.00022
PSCL3 LOAD TRANSLATION ACCESS:       3618  HIT:       3607  MISS:         11  HIT %:     99.696  MISS %:   0.304035   MPKI: 0.00022
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        422  HIT:        422  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4108  HIT:       3864  MISS:        244  HIT %:    94.0604  MISS %:    5.93963   MPKI: 0.00488
PSCL2 LOAD TRANSLATION ACCESS:       3730  HIT:       3486  MISS:        244  HIT %:    93.4584  MISS %:    6.54155   MPKI: 0.00488
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:        378  HIT:        378  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     364675  HIT:     218368  MISS:     146307  HIT %:    59.8802  MISS %:    40.1198   MPKI: 2.92614
LLC LOAD      ACCESS:     180255  HIT:      94846  MISS:      85409  HIT %:    52.6177  MISS %:    47.3823   MPKI: 1.70818
LLC RFO       ACCESS:      41041  HIT:       6040  MISS:      35001  HIT %:     14.717  MISS %:     85.283   MPKI: 0.70002
LLC PREFETCH  ACCESS:      43014  HIT:      24601  MISS:      18413  HIT %:     57.193  MISS %:     42.807   MPKI: 0.36826
LLC WRITEBACK ACCESS:      98538  HIT:      92324  MISS:       6214  HIT %:    93.6938  MISS %:     6.3062   MPKI: 0.12428
LLC LOAD TRANSLATION ACCESS:       1529  HIT:        484  MISS:       1045  HIT %:    31.6547  MISS %:    68.3453   MPKI: 0.0209
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        298  HIT:         73  MISS:        225  HIT %:    24.4966  MISS %:    75.5034   MPKI: 0.0045
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2893  USELESS:      13705
LLC USEFUL LOAD PREFETCHES:       2893 PREFETCH ISSUED TO LOWER LEVEL:      18413  ACCURACY: 15.7117
LLC TIMELY PREFETCHES:       2893 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 163.696 cycles
LLC RQ	ACCESS:     223123	FORWARD:          0	MERGED:          0	TO_CACHE:     223122
LLC WQ	ACCESS:      98538	FORWARD:          1	MERGED:          0	TO_CACHE:      98538
LLC PQ	ACCESS:      43014	FORWARD:          0	MERGED:          0	TO_CACHE:      43014

LLC Dense regions hint to LLC: 0

RAW hits: 958432
Loads Generated: 14222012
Loads sent to L1D: 13263580
Stores Generated: 4203149
Stores sent to L1D: 4203142
Major fault: 0 Minor fault: 3508
Allocated PAGES: 3508
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 537402
dynamic_config_counter_instances_l2_1: 114346
dynamic_config_counter_instances_l2_2: 73170
dynamic_config_counter_instances_l2_3: 71646
dynamic_config_counter_instances_l2_4: 87835
dynamic_config_counter_instances_l2_5: 190405
[Bingo] PHT Access: 25780
[Bingo] PHT Hit PC+Addr: 8973
[Bingo] PHT Hit PC+Offs: 7730
[Bingo] PHT Miss: 9077
[Bingo] Prefetch PC+Addr: 0
[Bingo] Prefetch PC+Offs: 0
[Bingo] Useful PC+Addr: 0
[Bingo] Useful PC+Offs: 0
[Bingo] Useless PC+Addr: 0
[Bingo] Useless PC+Offs: 0
[Bingo] L1 Prefetch per Region: 0
[Bingo] L2 Prefetch per Region: 6.21499
[Bingo] L3 Prefetch per Region: 0
[Bingo] No Prefetch per Region: 25.785
[Bingo] Number of Voters Mean: 4.6956
[Bingo] Number of Voters SD: 4.61048
PHT read accesses: 175956
PHT write accesses: 15036
AT read accesses: 97425
AT write accesses: 106817
FT read accesses: 54692
FT write accesses: 25780
PS read accesses: 33884
PS write accesses: 16703
PHT tag read accesses: 636161
PHT tag write accesses: 24009
AT tag read accesses: 6901282
AT tag write accesses: 112464
FT tag read accesses: 5910788
FT tag write accesses: 61807
PS tag read accesses: 2497277
PS tag write accesses: 50521

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      36477  ROW_BUFFER_MISS:     103615
 DBUS_CONGESTED:         49
 WQ ROW_BUFFER_HIT:      11939  ROW_BUFFER_MISS:      65540  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 55239321
0banks busy for write cycles: 30745
1banks busy for read cycles: 7865806
1banks busy for write cycles: 4223283
2banks busy for read cycles: 1838083
2banks busy for write cycles: 1365284
3banks busy for read cycles: 621978
3banks busy for write cycles: 530522
4banks busy for read cycles: 234009
4banks busy for write cycles: 254737
5banks busy for read cycles: 151419
5banks busy for write cycles: 146487
6banks busy for read cycles: 116527
6banks busy for write cycles: 109916
7banks busy for read cycles: 88087
7banks busy for write cycles: 121027
8banks busy for read cycles: 129915
8banks busy for write cycles: 352255

CPU 0 Branch Prediction Accuracy: 97.9037% MPKI: 3.63418 Average ROB Occupancy at Mispredict: 64.1753
Branch types
NOT_BRANCH: 41331408 82.6628%
BRANCH_DIRECT_JUMP: 455616 0.911232%
BRANCH_INDIRECT: 20390 0.04078%
BRANCH_CONDITIONAL: 6745375 13.4907%
BRANCH_DIRECT_CALL: 494532 0.989064%
BRANCH_INDIRECT_CALL: 228815 0.45763%
BRANCH_RETURN: 723560 1.44712%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 3508
