
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005713                       # Number of seconds simulated (Second)
simTicks                                   5713391500                       # Number of ticks simulated (Tick)
finalTick                                420712245500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     10.63                       # Real time elapsed on the host (Second)
hostTickRate                                537651519                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     782452                       # Number of bytes of host memory used (Byte)
simInsts                                      6755492                       # Number of instructions simulated (Count)
simOps                                        6791733                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   635713                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     639123                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         11426783                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.691481                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.591198                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch         8881      0.88%      0.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        295252     29.13%     30.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       305030     30.09%     60.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     60.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       304126     30.00%     90.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        81548      8.05%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        18797      1.85%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1013634                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         3393      2.70%      2.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        24079     19.17%     21.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        33853     26.95%     48.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     48.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        42518     33.85%     82.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        17723     14.11%     96.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4036      3.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        125602                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         5488      3.77%      3.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        21226     14.58%     18.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        50885     34.96%     53.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     53.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        44153     30.34%     83.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        21280     14.62%     98.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         2515      1.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       145547                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         5488      0.62%      0.62% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       271173     30.54%     31.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       271177     30.54%     61.69% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     61.69% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       261608     29.46%     91.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        63825      7.19%     98.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        14761      1.66%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       888032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         5488      3.77%      3.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        21226     14.58%     18.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        50885     34.96%     53.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     53.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        44153     30.34%     83.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        21280     14.62%     98.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         2515      1.73%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       145547                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       192056     18.95%     18.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       515693     50.88%     69.82% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       295252     29.13%     98.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        10633      1.05%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1013634                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        18776     52.17%     52.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        17192     47.77%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           22      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        35990                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            313007                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       157418                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            145547                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           5312                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       128105                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         17442                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1013634                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                99308                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  626074                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.617653                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            5695                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           18797                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              10633                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8164                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         8881      0.88%      0.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       295252     29.13%     30.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       305030     30.09%     60.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     60.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       304126     30.00%     90.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        81548      8.05%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        18797      1.85%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1013634                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         8881      2.29%      2.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       291286     75.16%     77.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4940      1.27%     78.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     78.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        54605     14.09%     92.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        11588      2.99%     95.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     95.80% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        16260      4.20%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        387560                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        50885     51.24%     51.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     51.24% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        29318     29.52%     80.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        19105     19.24%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        99308                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        50885     51.24%     51.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        29318     29.52%     80.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        19105     19.24%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        99308                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        18797                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        10633                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8164                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2083                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        21312                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               329109                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 329105                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              57932                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 271173                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              249947                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             21226                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              6755492                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                6791733                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.691481                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.591198                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         5488      0.08%      0.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3591905     52.89%     52.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        13910      0.20%     53.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         2742      0.04%     53.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        18336      0.27%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         3686      0.05%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5934      0.09%     53.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          450      0.01%     53.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          450      0.01%     53.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     53.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        53787      0.79%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         2131      0.03%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         7283      0.11%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1783907     26.27%     80.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1180067     17.38%     98.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        41302      0.61%     98.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3686      0.05%     98.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     98.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     98.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        24243      0.36%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         5663      0.08%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad         5392      0.08%     99.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         3592      0.05%     99.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         9865      0.15%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        27914      0.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      6791733                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        2828421                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2828421                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2828421                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2828421                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        16259                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           16259                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        16259                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          16259                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    558565000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    558565000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    558565000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    558565000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2844680                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2844680                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2844680                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2844680                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005716                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005716                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005716                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005716                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 34354.203826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34354.203826                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 34354.203826                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34354.203826                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10640                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10640                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1335                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1335                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1335                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        14924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        14924                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        14924                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        14924                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    477522500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    477522500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    477522500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    477522500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005246                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005246                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005246                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 31996.951220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 31996.951220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 31996.951220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 31996.951220                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  14924                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1638755                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1638755                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        12770                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         12770                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    379416500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    379416500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1651525                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1651525                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007732                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007732                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 29711.550509                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 29711.550509                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           25                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        12745                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        12745                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    366270500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    366270500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007717                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007717                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 28738.367987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 28738.367987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1189666                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1189666                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3489                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3489                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    179148500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    179148500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1193155                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1193155                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 51346.660934                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 51346.660934                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1310                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1310                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2179                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2179                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    111252000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    111252000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001826                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001826                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 51056.447912                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51056.447912                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5954570                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14924                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             398.992897                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          214                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          240                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5704284                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5704284                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       167961                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             4032601                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                30628                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               97329                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            2078638                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1337416                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        2370364                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2370364                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2370364                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2370364                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        54943                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           54943                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        54943                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          54943                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    731382000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    731382000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    731382000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    731382000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2425307                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2425307                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2425307                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2425307                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.022654                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.022654                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.022654                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.022654                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13311.650256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13311.650256                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13311.650256                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13311.650256                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        54935                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             54935                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        54943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        54943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        54943                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        54943                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    676438000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    676438000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    676438000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    676438000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.022654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.022654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.022654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.022654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12311.632055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12311.632055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12311.632055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12311.632055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  54935                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2370364                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2370364                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        54943                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         54943                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    731382000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    731382000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2425307                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2425307                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.022654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.022654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13311.650256                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13311.650256                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        54943                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        54943                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    676438000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    676438000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.022654                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.022654                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12311.632055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12311.632055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.766044                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11659710                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              54935                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             212.245563                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.766044                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999543                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          365                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4905558                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4905558                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  6755492                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    6791733                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  5488                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  54704                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  10855                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     65559                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 54704                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 10855                       # number of overall hits (Count)
system.l2.overallHits::total                    65559                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  239                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3927                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    4166                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 239                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3927                       # number of overall misses (Count)
system.l2.overallMisses::total                   4166                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19617500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       336993000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          356610500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19617500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      336993000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         356610500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              54943                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              14782                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 69725                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             54943                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             14782                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                69725                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.004350                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.265661                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.059749                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.004350                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.265661                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.059749                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82081.589958                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85814.362108                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85600.216035                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82081.589958                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85814.362108                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85600.216035                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2497                       # number of writebacks (Count)
system.l2.writebacks::total                      2497                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              239                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3927                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                4166                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             239                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3927                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               4166                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17217500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    297723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      314940500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17217500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    297723000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     314940500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.004350                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.265661                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.059749                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.004350                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.265661                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.059749                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72039.748954                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75814.362108                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75597.815651                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72039.748954                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75814.362108                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75597.815651                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           4471                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           14                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             14                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          142                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           142                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.992958                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.992958                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2674500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2674500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.992958                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.992958                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18968.085106                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18968.085106                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           54704                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              54704                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           239                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              239                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19617500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19617500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        54943                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          54943                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.004350                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.004350                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82081.589958                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82081.589958                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          239                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          239                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17217500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17217500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.004350                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.004350                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72039.748954                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72039.748954                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                924                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   924                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1113                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1113                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     94181500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       94181500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2037                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2037                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.546392                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.546392                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84619.496855                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84619.496855                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1113                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1113                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     83051500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     83051500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.546392                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.546392                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74619.496855                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74619.496855                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           9931                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              9931                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2814                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2814                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    242811500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    242811500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        12745                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         12745                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.220792                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.220792                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86286.958067                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86286.958067                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2814                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2814                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    214671500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    214671500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.220792                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.220792                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76286.958067                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76286.958067                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        54935                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            54935                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        54935                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        54935                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        10640                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            10640                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        10640                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        10640                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.978728                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      8442289                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4472                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1887.810599                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     450.841576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       467.221561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3177.915591                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.110069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.114068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.775858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   67                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  745                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3064                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1122280                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1122280                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2498.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       240.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000718128500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          144                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          144                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               12220                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2348                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        4167                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2498                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      4167                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2498                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  4167                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2498                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      28.583333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     25.601682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.791559                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              7      4.86%      4.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             8      5.56%     10.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            24     16.67%     27.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            31     21.53%     48.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            18     12.50%     61.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            16     11.11%     72.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            10      6.94%     79.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             6      4.17%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             3      2.08%     85.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2      1.39%     86.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             7      4.86%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             1      0.69%     92.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             1      0.69%     93.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             3      2.08%     95.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             2      1.39%     96.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             2      1.39%     97.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             2      1.39%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             1      0.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.291667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.262310                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.002619                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               52     36.11%     36.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      2.08%     38.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               84     58.33%     96.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                5      3.47%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  266688                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               159872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              46677704.47727939                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              27981978.82991215                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    5713139500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     857185.22                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        15360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       251136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       159360                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2688420.704234953970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 43955678.514241501689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 27892364.806437648833                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          240                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3927                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2498                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7353000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    135785750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 133521469500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30637.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34577.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  53451348.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        15360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       251328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         266688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        15360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        15360                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       159872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       159872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          240                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            4167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2498                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2688421                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       43989284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          46677704                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2688421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2688421                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     27981979                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         27981979                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     27981979                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2688421                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      43989284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         74659683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 4164                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2490                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                65063750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              20820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          143138750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15625.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34375.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1276                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                598                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            30.64                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.02                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    89.016112                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    77.999483                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    77.916606                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3721     77.86%     77.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          927     19.40%     97.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           64      1.34%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           25      0.52%     99.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           19      0.40%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      0.10%     99.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.08%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      0.15%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            7      0.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4779                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            266496                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         159360                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               46.644099                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               27.892365                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.58                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               28.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        15472380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         8200995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       14051520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       5225220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 451145760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1326166560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1077276000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2897538435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   507.148589                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2786717250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    190840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2736108250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        18763920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         9965670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       15693720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       7856100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 451145760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1611228690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    837195360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2951849220                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.654463                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2159732500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    190840000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3363020000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3054                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2498                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1672                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1113                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1113                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3054                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        12645                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12645                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       426560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   426560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4308                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4308    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4308                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            19700500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           22667000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8478                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4170                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              67689                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        13137                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        54935                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             6258                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2037                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2037                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          54943                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         12745                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           142                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          142                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       164822                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        44772                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 209594                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7032256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1627008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 8659264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            4471                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    159808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             74338                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065060                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   74022     99.57%     99.57% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     316      0.43%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               74338                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 420712245500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          135438000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          82416000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          22244000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        139726                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        69859                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             316                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          316                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1696476                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         9730307                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.019588                       # Number of seconds simulated (Second)
simTicks                                  19587912000                       # Number of ticks simulated (Tick)
finalTick                                434586766000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     26.60                       # Real time elapsed on the host (Second)
hostTickRate                                736384569                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     784500                       # Number of bytes of host memory used (Byte)
simInsts                                     16609973                       # Number of instructions simulated (Count)
simOps                                       16646214                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   624431                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     625794                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         39175824                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.358572                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.423985                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch         9169      0.31%      0.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        883652     29.64%     29.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       889312     29.83%     59.78% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          594      0.02%     59.80% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       878036     29.45%     89.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       299323     10.04%     99.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        21117      0.71%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2981203                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         3393      1.26%      1.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        53761     19.94%     21.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        59713     22.15%     43.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          299      0.11%     43.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       116129     43.08%     86.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        31449     11.67%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4849      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        269593                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         5775      2.50%      2.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        23854     10.34%     12.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        63250     27.41%     40.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          207      0.09%     40.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       104026     45.08%     85.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        30502     13.22%     98.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         3161      1.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       230775                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         5775      0.21%      0.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       829892     30.61%     30.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       829598     30.59%     61.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          295      0.01%     61.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       761906     28.10%     89.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       267872      9.88%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.40% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        16268      0.60%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2711606                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         5775      2.50%      2.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        23854     10.34%     12.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        63250     27.41%     40.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          207      0.09%     40.34% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       104026     45.08%     85.41% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        30502     13.22%     98.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         3161      1.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       230775                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       457051     15.33%     15.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1627634     54.60%     69.93% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       883652     29.64%     99.57% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        12866      0.43%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2981203                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        35348     42.38%     42.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        48043     57.59%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           26      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        83417                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            887205                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       473727                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            230775                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           7495                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       182399                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         48376                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2981203                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               150138                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1918987                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.643696                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            8051                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           21711                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              12866                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8845                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         9169      0.31%      0.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       883652     29.64%     29.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       889312     29.83%     59.78% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          594      0.02%     59.80% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       878036     29.45%     89.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       299323     10.04%     99.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        21117      0.71%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2981203                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         9169      0.86%      0.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       878151     82.67%     83.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         7237      0.68%     84.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          590      0.06%     84.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       135983     12.80%     97.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        12506      1.18%     98.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        18580      1.75%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1062216                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        63250     42.13%     42.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     42.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        58562     39.01%     81.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        28326     18.87%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       150138                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        63250     42.13%     42.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     42.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        58562     39.01%     81.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        28326     18.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       150138                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        21711                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        12866                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         8845                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2632                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        25079                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               943667                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 943664                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             113773                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 829892                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              806038                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             23854                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             16609973                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               16646214                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.358572                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.423985                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         5776      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      8959197     53.82%     53.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        35125      0.21%     54.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            2      0.00%     54.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         2742      0.02%     54.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        18336      0.11%     54.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         3686      0.02%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5934      0.04%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          450      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          450      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        53787      0.32%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         2131      0.01%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         7283      0.04%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4339852     26.07%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3086007     18.54%     99.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        41442      0.25%     99.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3826      0.02%     99.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        25322      0.15%     99.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         6742      0.04%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad         5392      0.03%     99.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         3592      0.02%     99.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         9865      0.06%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        29273      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     16646214                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        6661274                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6661274                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6661274                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6661274                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       191680                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          191680                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       191680                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         191680                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9477574500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9477574500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9477574500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9477574500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6852954                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6852954                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6852954                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6852954                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.027970                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.027970                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.027970                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.027970                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 49444.775146                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 49444.775146                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 49444.775146                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 49444.775146                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       134075                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            134075                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2228                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2228                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2228                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       189452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       189452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       189452                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       189452                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9203240000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9203240000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9203240000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9203240000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.027645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.027645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.027645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 48578.215062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 48578.215062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 48578.215062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 48578.215062                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 189452                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3597406                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3597406                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       155234                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        155234                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7649338500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7649338500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3752640                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3752640                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.041367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.041367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 49276.179832                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 49276.179832                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          830                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          830                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       154404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       154404                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7478107500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7478107500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.041145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.041145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 48432.084013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 48432.084013                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3063868                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3063868                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        36446                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        36446                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1828236000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1828236000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3100314                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3100314                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.011756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.011756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50162.871097                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50162.871097                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1398                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1398                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        35048                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        35048                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1725132500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1725132500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011305                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011305                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49221.995549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49221.995549                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11344105                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             189964                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              59.717131                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          317                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          136                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13895360                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13895360                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       323128                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             9821446                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                30628                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               99500                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            4823836                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3360465                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        6659420                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6659420                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6659420                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6659420                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        62559                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           62559                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        62559                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          62559                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    852843500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    852843500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    852843500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    852843500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6721979                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6721979                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6721979                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6721979                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.009307                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.009307                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.009307                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.009307                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13632.626800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13632.626800                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13632.626800                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13632.626800                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        62551                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             62551                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        62559                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        62559                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        62559                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        62559                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    790283500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    790283500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    790283500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    790283500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.009307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.009307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12632.610815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12632.610815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12632.610815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12632.610815                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  62551                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6659420                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6659420                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        62559                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         62559                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    852843500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    852843500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6721979                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6721979                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.009307                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.009307                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13632.626800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13632.626800                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        62559                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        62559                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    790283500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    790283500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.009307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12632.610815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12632.610815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.931760                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             32168651                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              63063                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             510.103405                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.931760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          429                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13506518                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13506518                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 16609973                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   16646214                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  5776                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  61996                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  94544                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    156540                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 61996                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 94544                       # number of overall hits (Count)
system.l2.overallHits::total                   156540                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  563                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                94766                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   95329                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 563                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               94766                       # number of overall misses (Count)
system.l2.overallMisses::total                  95329                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        45473000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7913477000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7958950000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       45473000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7913477000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7958950000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              62559                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             189310                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                251869                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             62559                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            189310                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               251869                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.009000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.500586                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.378486                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.009000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.500586                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.378486                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80769.094139                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83505.444991                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83489.284478                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80769.094139                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83505.444991                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83489.284478                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                45483                       # number of writebacks (Count)
system.l2.writebacks::total                     45483                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              563                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            94766                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               95329                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             563                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           94766                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              95329                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     39833000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6965817000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7005650000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     39833000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6965817000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7005650000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.009000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.500586                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.378486                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.009000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.500586                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.378486                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70751.332149                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73505.444991                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73489.179578                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70751.332149                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73505.444991                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73489.179578                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          95962                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             141                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          142                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           142                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.992958                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.992958                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          141                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2674500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2674500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.992958                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.992958                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18968.085106                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18968.085106                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           61996                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              61996                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           563                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              563                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     45473000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     45473000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        62559                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          62559                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.009000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.009000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80769.094139                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80769.094139                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          563                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          563                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     39833000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     39833000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.009000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.009000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70751.332149                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70751.332149                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19659                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19659                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            15247                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               15247                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1457277000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1457277000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          34906                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             34906                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.436802                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.436802                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 95577.949761                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 95577.949761                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        15247                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           15247                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1304807000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1304807000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.436802                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.436802                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85577.949761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85577.949761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          74885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             74885                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        79519                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           79519                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6456200000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6456200000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       154404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        154404                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.515006                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.515006                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81190.658836                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81190.658836                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        79519                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        79519                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5661010000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5661010000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.515006                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.515006                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71190.658836                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71190.658836                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        62551                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            62551                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        62551                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        62551                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       134075                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           134075                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       134075                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       134075                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.993795                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10433074                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     100059                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     104.269221                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     158.460616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       158.672027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3778.861152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.038687                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.038738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.922574                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  207                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  320                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2439                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4128075                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4128075                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     45481.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       564.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     94476.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001585572500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2673                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2673                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              236900                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              42849                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       95330                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      45483                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     95330                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    45483                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    290                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 95330                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                45483                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   89901                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1262                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2687                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.551814                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.415435                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     90.992673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2642     98.84%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            5      0.19%     99.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            7      0.26%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            5      0.19%     99.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            3      0.11%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            4      0.15%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2673                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.011972                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.979843                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.049240                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1343     50.24%     50.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               64      2.39%     52.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1160     43.40%     96.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              103      3.85%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2673                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   18560                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6101120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2910912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              311473729.30815703                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              148607569.81142247                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   19587905000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     139105.80                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        36096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6046464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2910272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1842769.152730520815                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 308683437.009518921375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 148574896.599494636059                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          564                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        94766                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        45483                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16676500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3061462750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 469503462250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29568.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32305.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  10322614.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        36096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6065024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6101120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        36096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        36096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2910912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2910912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          564                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        94766                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           95330                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        45483                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          45483                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1842769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      309630960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         311473729                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1842769                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1842769                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    148607570                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        148607570                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    148607570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1842769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     309630960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        460081299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                95040                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               45473                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2648                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         3068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1296139250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             475200000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3078139250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13637.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32387.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               55974                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              10010                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            58.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           22.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        74525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   120.657497                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.557292                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.758626                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        48740     65.40%     65.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        18127     24.32%     89.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5305      7.12%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          921      1.24%     98.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          229      0.31%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           68      0.09%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           63      0.08%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           70      0.09%     98.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1002      1.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        74525                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6082560                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2910272                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              310.526206                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              148.574897                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.16                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       270898740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       143967120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      340613700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     120425400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1546434240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6727988160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1856189280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   11006516640                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   561.903517                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4761376500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    654160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  14172649500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       261345420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       138885615                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      337986180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     117027180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1546434240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7109859090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1534585440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   11046123165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   563.925505                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3920956250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    654160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15012996750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               80083                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         45483                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             49753                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15247                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15247                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          80083                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            141                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       286037                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  286037                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9012032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9012032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              95471                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    95471    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                95471                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           402795500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          513072750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         190707                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        95236                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             216964                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       179558                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        62551                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           105856                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             34906                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            34906                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          62559                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        154404                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           142                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          142                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       187670                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       568356                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 756026                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      8007104                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20696640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                28703744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           95962                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2910912                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            347973                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002173                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.046560                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  347217     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     756      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              347973                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 434586766000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          448633000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          93840000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         284036000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        504014                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       252003                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             756                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        15051277                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        24124547                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
