Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Aug  6 11:07:54 2022
Info: Command: quartus_sh --flow compile jtsdram96
Info: Quartus(args): compile jtsdram96
Info: Project Name = /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/jtsdram96
Info: Revision Name = jtsdram96
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug  6 11:07:55 2022
Info: Command: quartus_sh -t /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/build_id.tcl compile jtsdram96 jtsdram96
Info: Quartus(args): compile jtsdram96 jtsdram96
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info: Generated: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/build_id.v: `define BUILD_DATE "220806"
Info (23030): Evaluation of Tcl script /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/build_id.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 745 megabytes
    Info: Processing ended: Sat Aug  6 11:07:56 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug  6 11:07:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtsdram96 -c jtsdram96
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll.v
    Info (12023): Found entity 1: pll File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll/pll_0002.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_mister.sv
    Info (12023): Found entity 1: jtframe_mister File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_mister.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/jtframe_keyboard.v
    Info (12023): Found entity 1: jtframe_keyboard File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/jtframe_keyboard.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/jtframe_4wayjoy.v
    Info (12023): Found entity 1: jtframe_4wayjoy File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/jtframe_4wayjoy.v Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/ps2_intf.vhd
    Info (12022): Found design unit 1: ps2_intf-ps2_intf_arch File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/ps2_intf.vhd Line: 64
    Info (12023): Found entity 1: ps2_intf File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/ps2_intf.vhd Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v
    Info (12023): Found entity 1: jtframe_board File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_led.v
    Info (12023): Found entity 1: jtframe_led File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_led.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_reset.v
    Info (12023): Found entity 1: jtframe_reset File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_reset.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v
    Info (12023): Found entity 1: jtframe_resync File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_dip.v
    Info (12023): Found entity 1: jtframe_dip File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_dip.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v
    Info (12023): Found entity 1: jtframe_credits File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram.v
    Info (12023): Found entity 1: jtframe_sdram File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/ram/jtframe_dual_ram.v
    Info (12023): Found entity 1: jtframe_dual_ram File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/ram/jtframe_dual_ram.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2112
Info (12021): Found 3 design units, including 3 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 37
    Info (12023): Found entity 2: sync_fix File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1660
    Info (12023): Found entity 3: csync File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1694
Info (12021): Found 2 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ascal.vhd Line: 259
    Info (12023): Found entity 1: ascal File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/scanlines.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/gamma_corr.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_mixer.sv Line: 24
Info (12021): Found 3 design units, including 3 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 17
    Info (12023): Found entity 2: arcade_vga File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 212
    Info (12023): Found entity 3: screen_rotate File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 314
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/osd.sv
    Info (12023): Found entity 1: osd File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/osd.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/i2c.v
    Info (12023): Found entity 1: i2c File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/alsa.sv
    Info (12023): Found entity 1: alsa File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/i2s.v
    Info (12023): Found entity 1: i2s File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/spdif.v
    Info (12023): Found entity 1: spdif File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sigma_delta_dac.v Line: 6
Warning (12019): Can't analyze file -- file ../../../modules/jtframe/hdl/mister/sys/mt32pi.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sysmem.sv Line: 100
Warning (12019): Can't analyze file -- file ../../../modules/jtframe/hdl/mister/sys/sd_card.sv is missing
Info (12021): Found 3 design units, including 3 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v
    Info (12023): Found entity 1: hps_io File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 28
    Info (12023): Found entity 2: ps2_device File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 662
    Info (12023): Found entity 3: video_calc File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 805
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank.v
    Info (12023): Found entity 1: jtframe_sdram_bank File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank_core.v
    Info (12023): Found entity 1: jtframe_sdram_bank_core File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank_core.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank_mux.v
    Info (12023): Found entity 1: jtframe_sdram_bank_mux File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank_mux.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_ram_2slots.v
    Info (12023): Found entity 1: jtframe_ram_2slots File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_ram_2slots.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_2slots.v
    Info (12023): Found entity 1: jtframe_rom_2slots File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_2slots.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_3slots.v
    Info (12023): Found entity 1: jtframe_rom_3slots File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_3slots.v Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_romrq.v
    Info (12023): Found entity 1: jtframe_romrq File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_romrq.v Line: 24
    Info (12023): Found entity 2: jtframe_romrq_stats File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_romrq.v Line: 171
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom.v
    Info (12023): Found entity 1: jtframe_rom File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_ram_rq.v
    Info (12023): Found entity 1: jtframe_ram_rq File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_ram_rq.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_sync.v
    Info (12023): Found entity 1: jtframe_rom_sync File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_rom_sync.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_emu.sv
    Info (12023): Found entity 1: emu File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_emu.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v
    Info (12023): Found entity 1: jtsdram_game File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank.v
    Info (12023): Found entity 1: jtsdram_bank File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_ro.v
    Info (12023): Found entity 1: jtsdram_bank_ro File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_ro.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_rw.v
    Info (12023): Found entity 1: jtsdram_bank_rw File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_rw.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v
    Info (12023): Found entity 1: jtsdram_checker File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_prog.v
    Info (12023): Found entity 1: jtsdram_prog File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_prog.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_seq.v
    Info (12023): Found entity 1: jtsdram_seq File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_seq.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_shuffle.v
    Info (12023): Found entity 1: jtsdram_shuffle File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_shuffle.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_snd.v
    Info (12023): Found entity 1: jtsdram_snd File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_snd.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_video.v
    Info (12023): Found entity 1: jtsdram_video File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_video.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_led.v
    Info (12023): Found entity 1: jtsdram_led File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_led.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_rnd.v
    Info (12023): Found entity 1: jtsdram_rnd File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_rnd.v Line: 19
Info (12021): Found 4 design units, including 4 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen48.v
    Info (12023): Found entity 1: jtframe_cen48 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen48.v Line: 22
    Info (12023): Found entity 2: jtframe_cen3p57 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen48.v Line: 78
    Info (12023): Found entity 3: jtframe_cenp384 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen48.v Line: 143
    Info (12023): Found entity 4: jtframe_cen10 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen48.v Line: 165
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen96.v
    Info (12023): Found entity 1: jtframe_cen96 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/clocking/jtframe_cen96.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_vtimer.v
    Info (12023): Found entity 1: jtframe_vtimer File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_vtimer.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/ram/jtframe_ram.v
    Info (12023): Found entity 1: jtframe_ram File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/ram/jtframe_ram.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/I2C_Controller.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/I2C_AV_Config.v Line: 13
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(168): object "HDMI_TX_DE" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(169): object "HDMI_TX_D" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(170): object "HDMI_TX_HS" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(180): object "ADC_SCK" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(182): object "ADC_SDI" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(183): object "ADC_CONVST" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(185): object "SD_SPI_CS" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(187): object "SD_SPI_CLK" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at sys_top.v(188): object "SD_SPI_MOSI" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 188
Warning (10030): Net "HDMI_TX_INT" at sys_top.v(172) has no driver or initial value, using a default initial value '0' File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 172
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 272
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 653
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sysmem.sv Line: 82
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 692
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 803
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v8q1.tdf
    Info (12023): Found entity 1: altsyncram_v8q1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_v8q1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v8q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_v8q1:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3cn1.tdf
    Info (12023): Found entity 1: altsyncram_3cn1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_3cn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3cn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_3cn1:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 935
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 969
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1005
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "hdmi_config" for hierarchy "hdmi_config:hdmi_config" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1067
Info (12128): Elaborating entity "i2c" for hierarchy "hdmi_config:hdmi_config|i2c:i2c_av" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hdmi_config.sv Line: 42
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:HDMI_scanlines" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1098
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1125
Warning (10030): Net "back_buffer.data_a" at osd.sv(146) has no driver or initial value, using a default initial value '0' File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/osd.sv Line: 146
Warning (10030): Net "back_buffer.waddr_a" at osd.sv(146) has no driver or initial value, using a default initial value '0' File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/osd.sv Line: 146
Warning (10030): Net "back_buffer.we_a" at osd.sv(146) has no driver or initial value, using a default initial value '0' File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/osd.sv Line: 146
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1129
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1207
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1207
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1207
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/ddio_out_b2j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1252
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_out" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1286
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1348
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1384
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1412
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:audio_config" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1431
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:audio_config|I2C_Controller:u0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/I2C_AV_Config.v Line: 83
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1484
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 1654
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_emu.sv Line: 218
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll.v Line: 30
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll/pll_0002.v Line: 120
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll/pll_0002.v Line: 120
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll/pll_0002.v Line: 120
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "48.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "48.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-5034"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "6.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "96.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "96.000000 MHz"
    Info (12134): Parameter "phase_shift5" = "-5034"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "jtframe_mister" for hierarchy "emu:emu|jtframe_mister:u_frame" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_emu.sv Line: 479
Info (12128): Elaborating entity "jtframe_resync" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_mister.sv Line: 175
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|jtframe_mister:u_frame|hps_io:u_hps_io" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_mister.sv Line: 315
Info (10264): Verilog HDL Case Statement information at hps_io.v(388): all case item expressions in this case statement are onehot File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 388
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|jtframe_mister:u_frame|hps_io:u_hps_io|video_calc:video_calc" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 225
Info (12128): Elaborating entity "ps2_device" for hierarchy "emu:emu|jtframe_mister:u_frame|hps_io:u_hps_io|ps2_device:keyboard" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 531
Info (12128): Elaborating entity "jtframe_board" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_mister.sv Line: 444
Info (12128): Elaborating entity "jtframe_reset" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_reset:u_reset" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 178
Info (12128): Elaborating entity "jtframe_led" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_led:u_led" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 188
Info (12128): Elaborating entity "jtframe_keyboard" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 207
Info (12128): Elaborating entity "ps2_intf" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_keyboard:u_keyboard|ps2_intf:ps2_keyboard" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/keyboard/jtframe_keyboard.v Line: 141
Info (12128): Elaborating entity "jtframe_4wayjoy" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_4wayjoy:u_4way_1p" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 236
Info (12128): Elaborating entity "jtframe_dip" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_dip:u_dip" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 377
Info (12128): Elaborating entity "jtframe_sdram_bank" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 450
Info (12128): Elaborating entity "jtframe_sdram_bank_mux" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_mux:u_mux" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank.v Line: 158
Warning (10240): Verilog HDL Always Construct warning at jtframe_sdram_bank_mux.v(137): inferring latch(es) for variable "bwait", which holds its previous value in one or more paths through the always construct File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank_mux.v Line: 137
Info (12128): Elaborating entity "jtframe_sdram_bank_core" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/sdram/jtframe_sdram_bank.v Line: 185
Info (12128): Elaborating entity "jtframe_credits" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 484
Warning (10230): Verilog HDL assignment warning at jtframe_credits.v(53): truncated value with size 32 to match size of target (9) File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v Line: 53
Warning (10230): Verilog HDL assignment warning at jtframe_credits.v(335): truncated value with size 24 to match size of target (12) File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v Line: 335
Info (12128): Elaborating entity "jtframe_ram" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v Line: 72
Warning (10850): Verilog HDL warning at jtframe_ram.v(75): number of words (16384) in memory file does not match the number of elements in the address range [0:2047] File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/ram/jtframe_ram.v Line: 75
Info (12128): Elaborating entity "jtframe_ram" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_font" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_credits.v Line: 81
Info (12128): Elaborating entity "arcade_video" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/jtframe_board.v Line: 657
Info (12128): Elaborating entity "arcade_vga" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|arcade_vga:vga" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 80
Info (12128): Elaborating entity "screen_rotate" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|screen_rotate:rotator" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 114
Info (12128): Elaborating entity "video_mixer" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/arcade_video.v Line: 198
Info (12128): Elaborating entity "gamma_corr" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|gamma_corr:gamma" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_mixer.sv Line: 121
Info (12128): Elaborating entity "scandoubler" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/video_mixer.sv Line: 154
Info (12128): Elaborating entity "Hq2x" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/scandoubler.v Line: 130
Info (12128): Elaborating entity "DiffCheck" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 69
Info (12128): Elaborating entity "Blend" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 76
Info (12128): Elaborating entity "hq2x_in" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 115
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 245
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hq2x.sv Line: 136
Info (12128): Elaborating entity "jtsdram_game" for hierarchy "emu:emu|jtsdram_game:u_game" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/jtframe_emu.sv Line: 636
Info (12128): Elaborating entity "jtsdram_led" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_led:u_led" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 113
Info (12128): Elaborating entity "jtsdram_video" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_video:u_video" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 129
Info (12128): Elaborating entity "jtsdram_snd" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_snd:u_snd" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 137
Info (12128): Elaborating entity "jtframe_cen96" for hierarchy "emu:emu|jtsdram_game:u_game|jtframe_cen96:u_cen96" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 148
Info (12128): Elaborating entity "jtframe_vtimer" for hierarchy "emu:emu|jtsdram_game:u_game|jtframe_vtimer:u_timer" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 194
Info (12128): Elaborating entity "jtsdram_checker" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_game.v Line: 246
Info (12128): Elaborating entity "jtsdram_seq" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_seq:u_seq" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 107
Info (12128): Elaborating entity "jtsdram_prog" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_prog:u_prog" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 134
Info (12128): Elaborating entity "jtsdram_shuffle" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_shuffle:u_sh0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 146
Info (12128): Elaborating entity "jtsdram_bank_rw" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_bank_rw:u_ch0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at jtsdram_bank_rw.v(40): object "clr" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_rw.v Line: 40
Info (12128): Elaborating entity "jtsdram_rnd" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_bank_rw:u_ch0|jtsdram_rnd:u_rnd" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_rw.v Line: 56
Info (12128): Elaborating entity "jtframe_ram_rq" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_bank_rw:u_ch0|jtframe_ram_rq:u_ramrq" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_rw.v Line: 134
Info (12128): Elaborating entity "jtsdram_bank_ro" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_bank_ro:u_ch1" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_checker.v Line: 221
Info (12128): Elaborating entity "jtframe_romrq" for hierarchy "emu:emu|jtsdram_game:u_game|jtsdram_checker:u_checker|jtsdram_bank_ro:u_ch1|jtframe_romrq:u_romrq" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram48/hdl/jtsdram_bank_ro.v Line: 134
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[5]" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (19018): Gated clocks are found and converted to use clock enables
    Info (19019): Convert gated clock comb~synth
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_dpram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ascal:ascal|o_h_poly_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276006): RAM logic "emu:emu|jtframe_mister:u_frame|hps_io:u_hps_io|ps2_device:keyboard|fifo" is uninferred due to "logic" being set as ramstyle synthesis attribute File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/hps_io.v Line: 682
    Info (276004): RAM logic "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync|hs_pos" is uninferred due to inappropriate RAM size File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 34
    Info (276004): RAM logic "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync|vs_hpos" is uninferred due to inappropriate RAM size File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 34
    Info (276004): RAM logic "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync|vs_vpos" is uninferred due to inappropriate RAM size File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 34
    Info (276004): RAM logic "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync|hs_len" is uninferred due to inappropriate RAM size File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 35
    Info (276004): RAM logic "emu:emu|jtframe_mister:u_frame|jtframe_resync:u_resync|vs_len" is uninferred due to inappropriate RAM size File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/video/jtframe_resync.v Line: 35
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "hdmi_config:hdmi_config|i2c:i2c_av|I2C_SDA~synth" feeding internal logic into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/i2c.v Line: 19
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 776
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 776
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 388
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 388
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 388
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 388
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_font|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/jtsdram96.ram0_jtframe_ram_b5c44ee6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/jtsdram96.ram0_jtframe_ram_22455944.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|i_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|pal1_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_dpram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_h_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to CLOCK1
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/jtsdram96.ram0_ascal_3ec5c344.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|o_v_poly_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/jtsdram96.ram1_ascal_3ec5c344.hdl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_dcptv_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:HDMI_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "osd:hdmi_osd|rdout2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 25
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 899
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 900
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_79j1.tdf
    Info (12023): Found entity 1: altsyncram_79j1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_79j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:pal1_mem_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:pal1_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9j1.tdf
    Info (12023): Found entity 1: altsyncram_p9j1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_p9j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_dpram_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_dpram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1k1.tdf
    Info (12023): Found entity 1: altsyncram_q1k1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_q1k1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_font|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_font|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/jtsdram96.ram0_jtframe_ram_b5c44ee6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epd1.tdf
    Info (12023): Found entity 1: altsyncram_epd1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_epd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altshift_taps:rdout2_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altshift_taps:rdout2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "25"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_kuu.tdf
    Info (12023): Found entity 1: shift_taps_kuu File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/shift_taps_kuu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ar91.tdf
    Info (12023): Found entity 1: altsyncram_ar91 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_ar91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/cntr_ohf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/cmpr_a9c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "776"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "776"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v9n1.tdf
    Info (12023): Found entity 1: altsyncram_v9n1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_v9n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_credits:u_credits|jtframe_ram:u_msg|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/jtsdram96.ram0_jtframe_ram_22455944.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ojd1.tdf
    Info (12023): Found entity 1: altsyncram_ojd1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_ojd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "osd:vga_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:vga_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nml1.tdf
    Info (12023): Found entity 1: altsyncram_nml1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_nml1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "388"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "388"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6n1.tdf
    Info (12023): Found entity 1: altsyncram_r6n1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_r6n1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_h_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_h_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/jtsdram96.ram0_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_svm1.tdf
    Info (12023): Found entity 1: altsyncram_svm1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_svm1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_v_poly_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_v_poly_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/jtsdram96.ram1_ascal_3ec5c344.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmn1.tdf
    Info (12023): Found entity 1: altsyncram_hmn1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_hmn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_dcptv_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_dcptv_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_luu.tdf
    Info (12023): Found entity 1: shift_taps_luu File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/shift_taps_luu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cr91.tdf
    Info (12023): Found entity 1: altsyncram_cr91 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_cr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/cntr_uhf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|arcade_video:u_arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmi1.tdf
    Info (12023): Found entity 1: altsyncram_rmi1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_rmi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96k1.tdf
    Info (12023): Found entity 1: altsyncram_96k1 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_96k1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_muu.tdf
    Info (12023): Found entity 1: shift_taps_muu File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/shift_taps_muu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf
    Info (12023): Found entity 1: altsyncram_br91 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/altsyncram_br91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/cntr_phf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 899
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 899
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf
    Info (12023): Found entity 1: lpm_divide_2dm File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/lpm_divide_2dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/sign_div_unsign_8nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/db/alt_u_div_m2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 900
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 900
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SW[3]" is fed by GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "VGA_VS" to the node "VGA_BLANK_N" into an OR gate File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 92
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "VGA_HS" is moved to its source File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 91
Info (13036): One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers
    Info (13037): Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin "SW[3]" is set to GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[0]" to the node "VGA_R[0]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[1]" to the node "VGA_R[1]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[2]" to the node "VGA_R[2]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[3]" to the node "VGA_R[3]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[4]" to the node "VGA_R[4]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[5]" to the node "VGA_R[5]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[6]" to the node "VGA_R[6]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_R[7]" to the node "VGA_R[7]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 88
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[0]" to the node "VGA_G[0]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[1]" to the node "VGA_G[1]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[2]" to the node "VGA_G[2]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[3]" to the node "VGA_G[3]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[4]" to the node "VGA_G[4]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[5]" to the node "VGA_G[5]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[6]" to the node "VGA_G[6]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_G[7]" to the node "VGA_G[7]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 89
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[0]" to the node "VGA_B[0]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[1]" to the node "VGA_B[1]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[2]" to the node "VGA_B[2]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[3]" to the node "VGA_B[3]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[4]" to the node "VGA_B[4]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[5]" to the node "VGA_B[5]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[6]" to the node "VGA_B[6]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_B[7]" to the node "VGA_B[7]" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 90
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "AUDIO_L" to the node "AUDIO_L" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 100
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "AUDIO_R" to the node "AUDIO_R" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 101
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "AUDIO_SPDIF" to the node "AUDIO_SPDIF" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 102
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "VGA_VS" to the node "VGA_VS" into a wire File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 92
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "LED_POWER" to the output pin "LED_POWER" to GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 124
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 107
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 109
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SW[0]" has no driver File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
    Warning (13040): bidirectional pin "SW[1]" has no driver File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 105
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 117
    Warning (13040): bidirectional pin "SW[2]" has no driver File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "VGA_HS~synth" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 91
    Warning (13010): Node "AUD_DACLRCK~synth" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 107
    Warning (13010): Node "AUD_BCLK~synth" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 109
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_POWER" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 124
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 72
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 97
    Warning (13410): Pin "AUD_MUTE" is stuck at VCC File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 111
    Warning (13410): Pin "SDRAM_nCS" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 69
Info (17049): 938 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/output_1/jtsdram96.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 35 node(s), including 2 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 106
Info (21057): Implemented 22999 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 22086 logic cells
    Info (21064): Implemented 741 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 36 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 2535 megabytes
    Info: Processing ended: Sat Aug  6 11:10:41 2022
    Info: Elapsed time: 00:02:44
    Info: Total CPU time (on all processors): 00:03:24
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug  6 11:10:42 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off jtsdram96 -c jtsdram96
Info: qfit2_default_script.tcl version: #3
Info: Project  = jtsdram96
Info: Revision = jtsdram96
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "jtsdram96"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 7 clocks (6 global, 1 regional)
    Info (11162): aspi_sck~CLKENA0 with 129 fanout uses regional clock CLKCTRL_R76
        Info (11177): Node drives Regional Clock Region 2 from (45, 0) to (89, 36)
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 27 fanout uses global clock CLKCTRL_G10
    Info (11162): sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 853 fanout uses global clock CLKCTRL_G9
    Info (11162): hdmi_tx_clk~CLKENA0 with 5 fanout uses global clock CLKCTRL_G4
    Info (11162): pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 2713 fanout uses global clock CLKCTRL_G7
    Info (11162): pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1533 fanout uses global clock CLKCTRL_G5
    Info (11162): emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 6695 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 1194 fanout uses global clock CLKCTRL_G8
    Info (11162): FPGA_CLK2_50~inputCLKENA0 with 153 fanout uses global clock CLKCTRL_G3
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys_top.sdc'
Warning (332174): Ignored filter at sys_top.sdc(2): emu|pll|pll_inst|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 2
Warning (332049): Ignored create_generated_clock at sys_top.sdc(1): Argument -source is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 1
    Info (332050): create_generated_clock -name SDRAM_CLK -source \
    [get_pins {emu|pll|pll_inst|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk}] \
    -divide_by 1 \
    [get_ports SDRAM_CLK] File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 1
Warning (332174): Ignored filter at sys_top.sdc(6): SDRAM_CLK could not be matched with a clock File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332174): Ignored filter at sys_top.sdc(6): emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(6): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
    Info (332050): set_multicycle_path -from [get_clocks {SDRAM_CLK}] -to [get_clocks {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup -end 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(6): Argument <to> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(8): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
    Info (332050): set_multicycle_path -from [get_clocks {SDRAM_CLK}] -to [get_clocks {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold -end 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(8): Argument <to> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
Warning (332174): Ignored filter at sys_top.sdc(15): emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH could not be matched with a keeper File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(15): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
    Info (332050): set_multicycle_path -setup -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
Warning (332174): Ignored filter at sys_top.sdc(16): emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12] could not be matched with a keeper File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(16): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
    Info (332050): set_multicycle_path -setup -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12]}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(22): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 22
    Info (332050): set_multicycle_path -hold -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(23): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 23
    Info (332050): set_multicycle_path -hold -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12]}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 23
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sys_top.sdc(62): *_osd|v_info_start* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
Warning (332049): Ignored set_false_path at sys_top.sdc(62): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
    Info (332050): set_false_path -to {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
Warning (332049): Ignored set_false_path at sys_top.sdc(65): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 65
    Info (332050): set_false_path -from {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 65
Warning (332174): Ignored filter at sys_top.sdc(68): *_osd|dsp_width* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
Warning (332049): Ignored set_false_path at sys_top.sdc(68): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
    Info (332050): set_false_path -from {*_osd|dsp_width*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
Warning (332174): Ignored filter at sys_top.sdc(69): *_osd|half could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
Warning (332049): Ignored set_false_path at sys_top.sdc(69): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
    Info (332050): set_false_path -to {*_osd|half} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
Info (332104): Reading SDC File: '../../../modules/jtframe/hdl/mister/sys/sys_top.sdc'
Warning (332043): Overwriting existing clock: FPGA_CLK1_50
Warning (332043): Overwriting existing clock: FPGA_CLK2_50
Warning (332043): Overwriting existing clock: FPGA_CLK3_50
Warning (332043): Overwriting existing clock: sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Warning (332043): Overwriting existing clock: spi_sck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sys_top.sdc(39): *_osd|v_info_start* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
Warning (332049): Ignored set_false_path at sys_top.sdc(39): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
    Info (332050): set_false_path -to {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
Warning (332049): Ignored set_false_path at sys_top.sdc(42): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 42
    Info (332050): set_false_path -from {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 42
Warning (332174): Ignored filter at sys_top.sdc(45): *_osd|dsp_width* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
Warning (332049): Ignored set_false_path at sys_top.sdc(45): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
    Info (332050): set_false_path -from {*_osd|dsp_width*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
Warning (332174): Ignored filter at sys_top.sdc(46): *_osd|half could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
Warning (332049): Ignored set_false_path at sys_top.sdc(46): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
    Info (332050): set_false_path -to {*_osd|half} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
Warning (332060): Node: I2C_AV_Config:audio_config|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:audio_config|mI2C_CTRL_CLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 11 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.083 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.416 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.393 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   40.682 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    6.732 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    2.244 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   10.000      spi_sck
    Info (332111):   10.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Info (176233): Starting register packing
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "SDRAM_*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 36 registers into blocks of type Block RAM
    Extra Info (176218): Packed 842 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 295 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:49
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:30
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:16
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:01:34
Info (11888): Total time spent on timing analysis during the Fitter is 57.06 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin VGA_HS has a permanently enabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 91
    Info (169065): Pin SDIO_DAT[3] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 117
    Info (169065): Pin SDIO_CMD has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 118
    Info (169065): Pin SW[3] has a permanently enabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
    Info (169065): Pin AUD_DACLRCK has a permanently enabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 107
    Info (169065): Pin AUD_BCLK has a permanently enabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 109
    Info (169065): Pin SDCD_SPDIF has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 136
    Info (169065): Pin SW[0] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
    Info (169065): Pin SW[1] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 105
    Info (169065): Pin SDIO_DAT[0] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 117
    Info (169065): Pin SW[2] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 152
    Info (169065): Pin SDIO_DAT[1] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 117
    Info (169065): Pin SDIO_DAT[2] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 117
    Info (169065): Pin USER_IO[0] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 164
    Info (169065): Pin USER_IO[1] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 164
    Info (169065): Pin USER_IO[3] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 164
    Info (169065): Pin USER_IO[6] has a permanently disabled output enable File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.v Line: 164
Info (144001): Generated suppressed messages file /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/output_1/jtsdram96.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 3202 megabytes
    Info: Processing ended: Sat Aug  6 11:18:56 2022
    Info: Elapsed time: 00:08:14
    Info: Total CPU time (on all processors): 00:13:53
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug  6 11:18:58 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off jtsdram96 -c jtsdram96
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1107 megabytes
    Info: Processing ended: Sat Aug  6 11:19:15 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Warning (125092): Tcl Script File rtl/pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/pll.qip -qip /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/pll_q17.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug  6 11:19:16 2022
Info: Command: quartus_sta jtsdram96 -c jtsdram96
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'sys_top.sdc'
Warning (332174): Ignored filter at sys_top.sdc(2): emu|pll|pll_inst|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 2
Warning (332049): Ignored create_generated_clock at sys_top.sdc(1): Argument -source is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 1
    Info (332050): create_generated_clock -name SDRAM_CLK -source \
    [get_pins {emu|pll|pll_inst|altera_pll_i|general[5].gpll~PLL_OUTPUT_COUNTER|divclk}] \
    -divide_by 1 \
    [get_ports SDRAM_CLK] File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 1
Warning (332174): Ignored filter at sys_top.sdc(6): SDRAM_CLK could not be matched with a clock File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332174): Ignored filter at sys_top.sdc(6): emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(6): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
    Info (332050): set_multicycle_path -from [get_clocks {SDRAM_CLK}] -to [get_clocks {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup -end 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(6): Argument <to> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(8): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
    Info (332050): set_multicycle_path -from [get_clocks {SDRAM_CLK}] -to [get_clocks {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold -end 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(8): Argument <to> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 8
Warning (332174): Ignored filter at sys_top.sdc(15): emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH could not be matched with a keeper File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(15): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
    Info (332050): set_multicycle_path -setup -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 15
Warning (332174): Ignored filter at sys_top.sdc(16): emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12] could not be matched with a keeper File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(16): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
    Info (332050): set_multicycle_path -setup -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12]}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 16
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(22): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 22
    Info (332050): set_multicycle_path -hold -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_DQMH}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 22
Warning (332049): Ignored set_multicycle_path at sys_top.sdc(23): Argument <from> is an empty collection File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 23
    Info (332050): set_multicycle_path -hold -end -from [get_keepers {emu:emu|jtframe_mister:u_frame|jtframe_board:u_board|jtframe_sdram_bank:u_sdram|jtframe_sdram_bank_core:u_core|SDRAM_A[12]}] -to [get_keepers {SDRAM_DQMH}] 2 File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 23
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 512 -multiply_by 4563 -duty_cycle 50.00 -name {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 512 -multiply_by 4279 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 17 -duty_cycle 50.00 -name {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk} {emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sys_top.sdc(62): *_osd|v_info_start* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
Warning (332049): Ignored set_false_path at sys_top.sdc(62): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
    Info (332050): set_false_path -to {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 62
Warning (332049): Ignored set_false_path at sys_top.sdc(65): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 65
    Info (332050): set_false_path -from {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 65
Warning (332174): Ignored filter at sys_top.sdc(68): *_osd|dsp_width* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
Warning (332049): Ignored set_false_path at sys_top.sdc(68): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
    Info (332050): set_false_path -from {*_osd|dsp_width*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 68
Warning (332174): Ignored filter at sys_top.sdc(69): *_osd|half could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
Warning (332049): Ignored set_false_path at sys_top.sdc(69): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
    Info (332050): set_false_path -to {*_osd|half} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/cores/sdram96/mister/sys_top.sdc Line: 69
Info (332104): Reading SDC File: '../../../modules/jtframe/hdl/mister/sys/sys_top.sdc'
Warning (332043): Overwriting existing clock: FPGA_CLK1_50
Warning (332043): Overwriting existing clock: FPGA_CLK2_50
Warning (332043): Overwriting existing clock: FPGA_CLK3_50
Warning (332043): Overwriting existing clock: sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk
Warning (332043): Overwriting existing clock: spi_sck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at sys_top.sdc(39): *_osd|v_info_start* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
Warning (332049): Ignored set_false_path at sys_top.sdc(39): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
    Info (332050): set_false_path -to {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 39
Warning (332049): Ignored set_false_path at sys_top.sdc(42): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 42
    Info (332050): set_false_path -from {*_osd|v_info_start*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 42
Warning (332174): Ignored filter at sys_top.sdc(45): *_osd|dsp_width* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
Warning (332049): Ignored set_false_path at sys_top.sdc(45): Argument <from> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
    Info (332050): set_false_path -from {*_osd|dsp_width*} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 45
Warning (332174): Ignored filter at sys_top.sdc(46): *_osd|half could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
Warning (332049): Ignored set_false_path at sys_top.sdc(46): Argument <to> is not an object ID File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
    Info (332050): set_false_path -to {*_osd|half} File: /home/jordi/Documents/Coding/FPGA/sockit_17/_A_WIP/Arcades_Jotego/jtsdram/modules/jtframe/hdl/mister/sys/sys_top.sdc Line: 46
Warning (332060): Node: I2C_AV_Config:audio_config|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_AV_Config:audio_config|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_AV_Config:audio_config|mI2C_CTRL_CLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|cmd_port_clk_2  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|rd_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_0  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_1  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: sysmem|fpga_interfaces|f2sdram|wr_clk_3  to: sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.436               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     4.590               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.089               0.000 spi_sck 
    Info (332119):     6.648               0.000 FPGA_CLK1_50 
    Info (332119):    13.362               0.000 FPGA_CLK2_50 
    Info (332119):    19.970               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.218               0.000 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.226               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.282               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.310               0.000 spi_sck 
    Info (332119):     0.338               0.000 FPGA_CLK2_50 
    Info (332119):     0.352               0.000 FPGA_CLK1_50 
Info (332146): Worst-case recovery slack is 2.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.242               0.000 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.357               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     7.305               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    16.521               0.000 FPGA_CLK1_50 
Info (332146): Worst-case removal slack is 0.860
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.860               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     1.051               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.116               0.000 FPGA_CLK1_50 
    Info (332119):     1.408               0.000 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.041               0.000 emu|pll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     1.122               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.196               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.125               0.000 pll_hdmi|pll_hdmi_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.781               0.000 sysmem|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     3.968               0.000 emu|pll|pll_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.341               0.000 spi_sck 
    Info (332119):     9.130               0.000 FPGA_CLK2_50 
    Info (332119):     9.219               0.000 FPGA_CLK1_50 
    Info (332119):     9.860               0.000 FPGA_CLK3_50 
    Info (332119):    19.101               0.000 pll_audio|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332114): Report Metastability: Found 194 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 194
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.995
    Info (332114): Worst Case Available Settling Time: 3.835 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 1230 megabytes
    Info: Processing ended: Sat Aug  6 11:19:24 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 192 warnings
Info (23030): Evaluation of Tcl script /home/jordi/bin/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 770 megabytes
    Info: Processing ended: Sat Aug  6 11:19:25 2022
    Info: Elapsed time: 00:11:31
    Info: Total CPU time (on all processors): 00:17:47
