;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 0, 0
	SUB 6, <-1
	SPL 0, <497
	SUB 1, <-32
	ADD <121, 0
	ADD 30, 9
	SUB @53, 10
	SUB 30, 200
	SPL <0, <422
	SUB @121, 103
	ADD 20, @12
	ADD @30, 59
	DAT <30, #9
	ADD @30, 59
	SUB @53, 10
	SLT 126, 0
	ADD 30, 9
	ADD @30, 59
	DAT #0, <402
	ADD 20, @12
	SUB 1, <-32
	SLT 20, @12
	SUB -207, <120
	SUB -207, <120
	SUB -207, <120
	ADD 3, 20
	SUB 30, 29
	ADD 3, 20
	ADD 3, 20
	CMP @-127, 100
	CMP -207, <-120
	CMP 30, 200
	ADD 30, 9
	ADD 30, 9
	SUB @124, 106
	SLT 20, 12
	ADD 30, 9
	MOV -4, <-20
	SLT 20, 12
	SPL 0, <402
	SUB @-127, 100
	CMP @121, 306
	SPL <121, 106
	SPL <3
	ADD @3, 0
	CMP -207, <-120
