
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000068e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  0000068e  00000722  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800074  00800074  00000736  2**0
                  ALLOC
  3 .stab         000016f8  00000000  00000000  00000738  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000a60  00000000  00000000  00001e30  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	2e c0       	rjmp	.+92     	; 0x60 <__bad_interrupt>
   4:	2d c0       	rjmp	.+90     	; 0x60 <__bad_interrupt>
   6:	2c c0       	rjmp	.+88     	; 0x60 <__bad_interrupt>
   8:	2b c0       	rjmp	.+86     	; 0x60 <__bad_interrupt>
   a:	2a c0       	rjmp	.+84     	; 0x60 <__bad_interrupt>
   c:	29 c0       	rjmp	.+82     	; 0x60 <__bad_interrupt>
   e:	28 c0       	rjmp	.+80     	; 0x60 <__bad_interrupt>
  10:	27 c0       	rjmp	.+78     	; 0x60 <__bad_interrupt>
  12:	26 c0       	rjmp	.+76     	; 0x60 <__bad_interrupt>
  14:	25 c0       	rjmp	.+74     	; 0x60 <__bad_interrupt>
  16:	24 c0       	rjmp	.+72     	; 0x60 <__bad_interrupt>
  18:	23 c0       	rjmp	.+70     	; 0x60 <__bad_interrupt>
  1a:	22 c0       	rjmp	.+68     	; 0x60 <__bad_interrupt>
  1c:	21 c0       	rjmp	.+66     	; 0x60 <__bad_interrupt>
  1e:	20 c0       	rjmp	.+64     	; 0x60 <__bad_interrupt>
  20:	1f c0       	rjmp	.+62     	; 0x60 <__bad_interrupt>
  22:	1e c0       	rjmp	.+60     	; 0x60 <__bad_interrupt>
  24:	42 c2       	rjmp	.+1156   	; 0x4aa <__vector_18>
  26:	1c c0       	rjmp	.+56     	; 0x60 <__bad_interrupt>
  28:	1b c0       	rjmp	.+54     	; 0x60 <__bad_interrupt>

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf e5       	ldi	r28, 0x5F	; 95
  30:	d2 e0       	ldi	r29, 0x02	; 2
  32:	de bf       	out	0x3e, r29	; 62
  34:	cd bf       	out	0x3d, r28	; 61

00000036 <__do_copy_data>:
  36:	10 e0       	ldi	r17, 0x00	; 0
  38:	a0 e6       	ldi	r26, 0x60	; 96
  3a:	b0 e0       	ldi	r27, 0x00	; 0
  3c:	ee e8       	ldi	r30, 0x8E	; 142
  3e:	f6 e0       	ldi	r31, 0x06	; 6
  40:	02 c0       	rjmp	.+4      	; 0x46 <.do_copy_data_start>

00000042 <.do_copy_data_loop>:
  42:	05 90       	lpm	r0, Z+
  44:	0d 92       	st	X+, r0

00000046 <.do_copy_data_start>:
  46:	a4 37       	cpi	r26, 0x74	; 116
  48:	b1 07       	cpc	r27, r17
  4a:	d9 f7       	brne	.-10     	; 0x42 <.do_copy_data_loop>

0000004c <__do_clear_bss>:
  4c:	10 e0       	ldi	r17, 0x00	; 0
  4e:	a4 e7       	ldi	r26, 0x74	; 116
  50:	b0 e0       	ldi	r27, 0x00	; 0
  52:	01 c0       	rjmp	.+2      	; 0x56 <.do_clear_bss_start>

00000054 <.do_clear_bss_loop>:
  54:	1d 92       	st	X+, r1

00000056 <.do_clear_bss_start>:
  56:	a4 38       	cpi	r26, 0x84	; 132
  58:	b1 07       	cpc	r27, r17
  5a:	e1 f7       	brne	.-8      	; 0x54 <.do_clear_bss_loop>
  5c:	ba d2       	rcall	.+1396   	; 0x5d2 <main>
  5e:	16 c3       	rjmp	.+1580   	; 0x68c <_exit>

00000060 <__bad_interrupt>:
  60:	cf cf       	rjmp	.-98     	; 0x0 <__heap_end>

00000062 <delay_ns>:
}

void delay_ns(unsigned char time) //***************************************/8
{
	for(j=0;j<time;j++)
  62:	10 92 75 00 	sts	0x0075, r1
  66:	20 91 74 00 	lds	r18, 0x0074
  6a:	90 e0       	ldi	r25, 0x00	; 0
  6c:	02 c0       	rjmp	.+4      	; 0x72 <delay_ns+0x10>
  6e:	9f 5f       	subi	r25, 0xFF	; 255
  70:	2b e0       	ldi	r18, 0x0B	; 11
  72:	98 17       	cp	r25, r24
  74:	e0 f3       	brcs	.-8      	; 0x6e <delay_ns+0xc>
  76:	20 93 74 00 	sts	0x0074, r18
  7a:	90 93 75 00 	sts	0x0075, r25
  7e:	08 95       	ret

00000080 <delay_ms>:
	{
		for(k=0;k<11;k++)
		{};
	}
}

void delay_ms(unsigned int ms) //******************************************/9
{
  80:	09 c0       	rjmp	.+18     	; 0x94 <delay_ms+0x14>
	int i;

	while (ms-- > 0)
  82:	20 e0       	ldi	r18, 0x00	; 0
  84:	30 e0       	ldi	r19, 0x00	; 0
	{
		for (i = 0; i < 3276; ++i)
		asm("nop");
  86:	00 00       	nop
  88:	2f 5f       	subi	r18, 0xFF	; 255
  8a:	3f 4f       	sbci	r19, 0xFF	; 255
  8c:	4c e0       	ldi	r20, 0x0C	; 12
  8e:	2c 3c       	cpi	r18, 0xCC	; 204
  90:	34 07       	cpc	r19, r20
  92:	c9 f7       	brne	.-14     	; 0x86 <delay_ms+0x6>
  94:	01 97       	sbiw	r24, 0x01	; 1
  96:	2f ef       	ldi	r18, 0xFF	; 255
  98:	8f 3f       	cpi	r24, 0xFF	; 255
  9a:	92 07       	cpc	r25, r18
  9c:	91 f7       	brne	.-28     	; 0x82 <delay_ms+0x2>
  9e:	08 95       	ret

000000a0 <latch>:
	}
}

void latch(void) //*******************************************************/10
{
	PORTC&=~0x04;
  a0:	aa 98       	cbi	0x15, 2	; 21
	delay_ns(200);  
  a2:	88 ec       	ldi	r24, 0xC8	; 200
  a4:	de df       	rcall	.-68     	; 0x62 <delay_ns>
	PORTC|=0x04;
  a6:	aa 9a       	sbi	0x15, 2	; 21
	delay_ns(200);  
  a8:	88 ec       	ldi	r24, 0xC8	; 200
  aa:	db df       	rcall	.-74     	; 0x62 <delay_ns>
	PORTC&=~0x04;
  ac:	aa 98       	cbi	0x15, 2	; 21
  ae:	08 95       	ret

000000b0 <lcd_char>:
  b0:	1f 93       	push	r17
  b2:	18 2f       	mov	r17, r24
  b4:	81 e0       	ldi	r24, 0x01	; 1
  b6:	85 bb       	out	0x15, r24	; 21
  b8:	15 ba       	out	0x15, r1	; 21
  ba:	81 2f       	mov	r24, r17
  bc:	80 7f       	andi	r24, 0xF0	; 240
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	85 bb       	out	0x15, r24	; 21
  c2:	ee df       	rcall	.-36     	; 0xa0 <latch>
  c4:	12 95       	swap	r17
  c6:	10 7f       	andi	r17, 0xF0	; 240
  c8:	11 60       	ori	r17, 0x01	; 1
  ca:	15 bb       	out	0x15, r17	; 21
  cc:	e9 df       	rcall	.-46     	; 0xa0 <latch>
  ce:	1f 91       	pop	r17
  d0:	08 95       	ret

000000d2 <lcd_showvalue>:
  d2:	df 92       	push	r13
  d4:	ef 92       	push	r14
  d6:	ff 92       	push	r15
  d8:	0f 93       	push	r16
  da:	1f 93       	push	r17
  dc:	d8 2e       	mov	r13, r24
  de:	64 e6       	ldi	r22, 0x64	; 100
  e0:	a2 d2       	rcall	.+1348   	; 0x626 <__udivmodqi4>
  e2:	28 2f       	mov	r18, r24
  e4:	84 e6       	ldi	r24, 0x64	; 100
  e6:	e8 2e       	mov	r14, r24
  e8:	2e 9d       	mul	r18, r14
  ea:	70 01       	movw	r14, r0
  ec:	11 24       	eor	r1, r1
  ee:	8d 2d       	mov	r24, r13
  f0:	99 27       	eor	r25, r25
  f2:	8e 19       	sub	r24, r14
  f4:	9f 09       	sbc	r25, r15
  f6:	6a e0       	ldi	r22, 0x0A	; 10
  f8:	70 e0       	ldi	r23, 0x00	; 0
  fa:	a1 d2       	rcall	.+1346   	; 0x63e <__divmodhi4>
  fc:	8b 01       	movw	r16, r22
  fe:	82 2f       	mov	r24, r18
 100:	80 5d       	subi	r24, 0xD0	; 208
 102:	d6 df       	rcall	.-84     	; 0xb0 <lcd_char>
 104:	80 2f       	mov	r24, r16
 106:	80 5d       	subi	r24, 0xD0	; 208
 108:	d3 df       	rcall	.-90     	; 0xb0 <lcd_char>
 10a:	de 18       	sub	r13, r14
 10c:	8a e0       	ldi	r24, 0x0A	; 10
 10e:	08 9f       	mul	r16, r24
 110:	c0 01       	movw	r24, r0
 112:	11 24       	eor	r1, r1
 114:	d8 1a       	sub	r13, r24
 116:	8d 2d       	mov	r24, r13
 118:	80 5d       	subi	r24, 0xD0	; 208
 11a:	ca df       	rcall	.-108    	; 0xb0 <lcd_char>
 11c:	1f 91       	pop	r17
 11e:	0f 91       	pop	r16
 120:	ff 90       	pop	r15
 122:	ef 90       	pop	r14
 124:	df 90       	pop	r13
 126:	08 95       	ret

00000128 <lcd_cmd>:
 128:	0f 93       	push	r16
 12a:	1f 93       	push	r17
 12c:	08 2f       	mov	r16, r24
 12e:	85 b3       	in	r24, 0x15	; 21
 130:	88 7f       	andi	r24, 0xF8	; 248
 132:	85 bb       	out	0x15, r24	; 21
 134:	80 2f       	mov	r24, r16
 136:	80 7f       	andi	r24, 0xF0	; 240
 138:	85 bb       	out	0x15, r24	; 21
 13a:	b2 df       	rcall	.-156    	; 0xa0 <latch>
 13c:	11 27       	eor	r17, r17
 13e:	0f 70       	andi	r16, 0x0F	; 15
 140:	10 70       	andi	r17, 0x00	; 0
 142:	94 e0       	ldi	r25, 0x04	; 4
 144:	00 0f       	add	r16, r16
 146:	11 1f       	adc	r17, r17
 148:	9a 95       	dec	r25
 14a:	e1 f7       	brne	.-8      	; 0x144 <lcd_cmd+0x1c>
 14c:	05 bb       	out	0x15, r16	; 21
 14e:	a8 df       	rcall	.-176    	; 0xa0 <latch>
 150:	1f 91       	pop	r17
 152:	0f 91       	pop	r16
 154:	08 95       	ret

00000156 <lcd_string>:
 156:	ef 92       	push	r14
 158:	ff 92       	push	r15
 15a:	0f 93       	push	r16
 15c:	1f 93       	push	r17
 15e:	cf 93       	push	r28
 160:	df 93       	push	r29
 162:	7c 01       	movw	r14, r24
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	85 bb       	out	0x15, r24	; 21
 168:	15 ba       	out	0x15, r1	; 21
 16a:	00 e0       	ldi	r16, 0x00	; 0
 16c:	10 e0       	ldi	r17, 0x00	; 0
 16e:	11 c0       	rjmp	.+34     	; 0x192 <lcd_string+0x3c>
 170:	90 31       	cpi	r25, 0x10	; 16
 172:	11 f4       	brne	.+4      	; 0x178 <lcd_string+0x22>
 174:	80 ec       	ldi	r24, 0xC0	; 192
 176:	d8 df       	rcall	.-80     	; 0x128 <lcd_cmd>
 178:	88 81       	ld	r24, Y
 17a:	80 7f       	andi	r24, 0xF0	; 240
 17c:	81 60       	ori	r24, 0x01	; 1
 17e:	85 bb       	out	0x15, r24	; 21
 180:	8f df       	rcall	.-226    	; 0xa0 <latch>
 182:	88 81       	ld	r24, Y
 184:	82 95       	swap	r24
 186:	80 7f       	andi	r24, 0xF0	; 240
 188:	81 60       	ori	r24, 0x01	; 1
 18a:	85 bb       	out	0x15, r24	; 21
 18c:	89 df       	rcall	.-238    	; 0xa0 <latch>
 18e:	0f 5f       	subi	r16, 0xFF	; 255
 190:	1f 4f       	sbci	r17, 0xFF	; 255
 192:	90 2f       	mov	r25, r16
 194:	e7 01       	movw	r28, r14
 196:	c0 0f       	add	r28, r16
 198:	d1 1d       	adc	r29, r1
 19a:	88 81       	ld	r24, Y
 19c:	88 23       	and	r24, r24
 19e:	41 f7       	brne	.-48     	; 0x170 <lcd_string+0x1a>
 1a0:	df 91       	pop	r29
 1a2:	cf 91       	pop	r28
 1a4:	1f 91       	pop	r17
 1a6:	0f 91       	pop	r16
 1a8:	ff 90       	pop	r15
 1aa:	ef 90       	pop	r14
 1ac:	08 95       	ret

000001ae <lcd_gotoxy>:
 1ae:	88 23       	and	r24, r24
 1b0:	21 f4       	brne	.+8      	; 0x1ba <lcd_gotoxy+0xc>
 1b2:	86 2f       	mov	r24, r22
 1b4:	80 58       	subi	r24, 0x80	; 128
 1b6:	b8 df       	rcall	.-144    	; 0x128 <lcd_cmd>
 1b8:	08 95       	ret
 1ba:	81 30       	cpi	r24, 0x01	; 1
 1bc:	19 f4       	brne	.+6      	; 0x1c4 <lcd_gotoxy+0x16>
 1be:	86 2f       	mov	r24, r22
 1c0:	80 54       	subi	r24, 0x40	; 64
 1c2:	b2 df       	rcall	.-156    	; 0x128 <lcd_cmd>
 1c4:	08 95       	ret

000001c6 <lcd_clear>:
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	af df       	rcall	.-162    	; 0x128 <lcd_cmd>
 1ca:	08 95       	ret

000001cc <lcd_init>:
 1cc:	84 e1       	ldi	r24, 0x14	; 20
 1ce:	90 e0       	ldi	r25, 0x00	; 0
 1d0:	57 df       	rcall	.-338    	; 0x80 <delay_ms>
 1d2:	85 b3       	in	r24, 0x15	; 21
 1d4:	80 93 76 00 	sts	0x0076, r24
 1d8:	8f ef       	ldi	r24, 0xFF	; 255
 1da:	84 bb       	out	0x14, r24	; 20
 1dc:	8f e0       	ldi	r24, 0x0F	; 15
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	4f df       	rcall	.-354    	; 0x80 <delay_ms>
 1e2:	80 e2       	ldi	r24, 0x20	; 32
 1e4:	85 bb       	out	0x15, r24	; 21
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	9f df       	rcall	.-194    	; 0x128 <lcd_cmd>
 1ea:	82 e0       	ldi	r24, 0x02	; 2
 1ec:	9d df       	rcall	.-198    	; 0x128 <lcd_cmd>
 1ee:	80 e8       	ldi	r24, 0x80	; 128
 1f0:	9b df       	rcall	.-202    	; 0x128 <lcd_cmd>
 1f2:	8c e0       	ldi	r24, 0x0C	; 12
 1f4:	99 df       	rcall	.-206    	; 0x128 <lcd_cmd>
 1f6:	84 e1       	ldi	r24, 0x14	; 20
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	42 df       	rcall	.-380    	; 0x80 <delay_ms>
 1fc:	08 95       	ret

000001fe <delayus>:
unsigned int delaycounter1,delaycounter2;

void delayus(unsigned int delaytime)//microsecond delay ********************/1
{
	for(delaycounter1=0;delaycounter1<=delaytime;delaycounter1++)
 1fe:	10 92 83 00 	sts	0x0083, r1
 202:	10 92 82 00 	sts	0x0082, r1
 206:	20 e0       	ldi	r18, 0x00	; 0
 208:	30 e0       	ldi	r19, 0x00	; 0
	...
	{
		asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
		asm("nop");asm("nop");asm("nop");asm("nop");
 21e:	2f 5f       	subi	r18, 0xFF	; 255
 220:	3f 4f       	sbci	r19, 0xFF	; 255
 222:	82 17       	cp	r24, r18
 224:	93 07       	cpc	r25, r19
 226:	88 f7       	brcc	.-30     	; 0x20a <delayus+0xc>
 228:	30 93 83 00 	sts	0x0083, r19
 22c:	20 93 82 00 	sts	0x0082, r18
 230:	08 95       	ret

00000232 <delayms>:
	}
}

void delayms(unsigned int delaytime)//milisecond delay *********************/2
{
	for(delaycounter1=0;delaycounter1<=delaytime;delaycounter1++)
 232:	10 92 83 00 	sts	0x0083, r1
 236:	10 92 82 00 	sts	0x0082, r1
 23a:	20 e0       	ldi	r18, 0x00	; 0
 23c:	30 e0       	ldi	r19, 0x00	; 0
 23e:	40 e0       	ldi	r20, 0x00	; 0
 240:	50 e0       	ldi	r21, 0x00	; 0
	...
	{
		for(delaycounter2=0;delaycounter2<=800;delaycounter2++)
		{
		  asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
		  asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 25a:	4f 5f       	subi	r20, 0xFF	; 255
 25c:	5f 4f       	sbci	r21, 0xFF	; 255
 25e:	63 e0       	ldi	r22, 0x03	; 3
 260:	41 32       	cpi	r20, 0x21	; 33
 262:	56 07       	cpc	r21, r22
 264:	71 f7       	brne	.-36     	; 0x242 <delayms+0x10>
 266:	2f 5f       	subi	r18, 0xFF	; 255
 268:	3f 4f       	sbci	r19, 0xFF	; 255
 26a:	82 17       	cp	r24, r18
 26c:	93 07       	cpc	r25, r19
 26e:	38 f7       	brcc	.-50     	; 0x23e <delayms+0xc>
 270:	30 93 83 00 	sts	0x0083, r19
 274:	20 93 82 00 	sts	0x0082, r18
 278:	50 93 7c 00 	sts	0x007C, r21
 27c:	40 93 7b 00 	sts	0x007B, r20
 280:	08 95       	ret

00000282 <spi_master_init>:
}

void spi_master_init(void) //*****************************************************************2
{
	DDRB|=0x02;			//spi slave select pin configure as output
 282:	b9 9a       	sbi	0x17, 1	; 23
	DDRB|=0xB0;			//spi pins (mosi, sck, ss) configure as output important ss must shod be configured  even if it is not in use
 284:	87 b3       	in	r24, 0x17	; 23
 286:	80 6b       	ori	r24, 0xB0	; 176
 288:	87 bb       	out	0x17, r24	; 23
	SPCR =0x50;			//spe=1(spi enable),DDRD=1(MSB first),mstr=1(master)
 28a:	80 e5       	ldi	r24, 0x50	; 80
 28c:	8d b9       	out	0x0d, r24	; 13
 28e:	08 95       	ret

00000290 <cc_strobe>:
}

void cc_reset(void) //************************************************************************3
{
	csn1; 
    Wait(1); 
    csn0; 
    Wait(1); 
    csn1; 
    Wait(41);
	csn0;
    while (miso);//((PINB&0x08)); 
    SPDR = 0x30; 
    while((SPSR&0x80)==0);			 //SPI_WAIT(); 
	while (miso);//((PINB&0x08)); 
    csn1; 
}

void cc_config(void) //***********************************************************************4
{
	cc_writereg(0X0B,0x07);
	cc_writereg(0x0c,0x00);
	cc_writereg(0x0D,0x5D);
	cc_writereg(0x0E,0x93);
	cc_writereg(0x0F,0xB1);		//93
 
	cc_writereg(0x10,0x2D);
	cc_writereg(0x11,0x3B);
	cc_writereg(0x12,0x73);
	cc_writereg(0x13,0x22);
	cc_writereg(0x14,0xF8);
 
	cc_writereg(0x0A,0x00);
 
	cc_writereg(0x15,0x00);		//
 
	cc_writereg(0x21,0xB6);
	cc_writereg(0x22,0x10);
 
	cc_writereg(0x18,0x18);
	cc_writereg(0x19,0x1D);
 
	cc_writereg(0x1A,0x1C);
	cc_writereg(0x1B,0xC7);
	cc_writereg(0x1C,0x00);
	cc_writereg(0x1D,0xB2);		//f8
 
	cc_writereg(0x23,0xEA);
	cc_writereg(0x24,0x0A);
	cc_writereg(0x25,0x00);
	cc_writereg(0x26,0x11);
	cc_writereg(0x29,0x59);
 
	cc_writereg(0x2C,0x88);
	cc_writereg(0x2D,0x31);
	cc_writereg(0x2E,0x0B);
 
	cc_writereg(0x00,0x06);  	//iocfg2
 
	cc_writereg(0x02,0x06); 	//iocfg0
 
	cc_writereg(0x07,0x04);
	cc_writereg(0x08,0x05);  	//pktctrl 0 
	cc_writereg(0x09,0x00);		//device address
	cc_writereg(0x06,0xFF);
 
	//sync bits
	cc_writereg(0x04,0x12);
	cc_writereg(0x05,0x34);
}

cc_strobe(char data) //***********************************************************************5
{
	csn0;						//pull the ss line to down to activate slave 
 290:	c4 98       	cbi	0x18, 4	; 24
	while(miso);
 292:	b6 99       	sbic	0x16, 6	; 22
 294:	fe cf       	rjmp	.-4      	; 0x292 <cc_strobe+0x2>
	SPDR=data;					//place data on spi resistor
 296:	8f b9       	out	0x0f, r24	; 15
	while((SPSR&0x80)==0);		//wait foe the spi transmittion complit
 298:	77 9b       	sbis	0x0e, 7	; 14
 29a:	fe cf       	rjmp	.-4      	; 0x298 <cc_strobe+0x8>
	csn1;						//pull the ss line to up to deactivate the slave
 29c:	c4 9a       	sbi	0x18, 4	; 24
	retval = SPDR;
 29e:	8f b1       	in	r24, 0x0f	; 15
 2a0:	80 93 80 00 	sts	0x0080, r24
 2a4:	08 95       	ret

000002a6 <Wait>:
	...
}

Wait(char timeout) //*************************************************************************6
{
// This sequence uses exactly 8 clock cycle for each round
 do {
        asm("nop");
        asm("nop");
        asm("nop");
        asm("nop");
		asm("nop");
        asm("nop");
        asm("nop");
        asm("nop");
		asm("nop");
        asm("nop");
	} 
	while (--timeout);
 2ba:	81 50       	subi	r24, 0x01	; 1
 2bc:	a1 f7       	brne	.-24     	; 0x2a6 <Wait>
 2be:	08 95       	ret

000002c0 <cc_reset>:
 2c0:	c4 9a       	sbi	0x18, 4	; 24
 2c2:	81 e0       	ldi	r24, 0x01	; 1
 2c4:	f0 df       	rcall	.-32     	; 0x2a6 <Wait>
 2c6:	c4 98       	cbi	0x18, 4	; 24
 2c8:	81 e0       	ldi	r24, 0x01	; 1
 2ca:	ed df       	rcall	.-38     	; 0x2a6 <Wait>
 2cc:	c4 9a       	sbi	0x18, 4	; 24
 2ce:	89 e2       	ldi	r24, 0x29	; 41
 2d0:	ea df       	rcall	.-44     	; 0x2a6 <Wait>
 2d2:	c4 98       	cbi	0x18, 4	; 24
 2d4:	b6 99       	sbic	0x16, 6	; 22
 2d6:	fe cf       	rjmp	.-4      	; 0x2d4 <cc_reset+0x14>
 2d8:	80 e3       	ldi	r24, 0x30	; 48
 2da:	8f b9       	out	0x0f, r24	; 15
 2dc:	77 9b       	sbis	0x0e, 7	; 14
 2de:	fe cf       	rjmp	.-4      	; 0x2dc <cc_reset+0x1c>
 2e0:	b6 99       	sbic	0x16, 6	; 22
 2e2:	fe cf       	rjmp	.-4      	; 0x2e0 <cc_reset+0x20>
 2e4:	c4 9a       	sbi	0x18, 4	; 24
 2e6:	08 95       	ret

000002e8 <cc_writereg>:
}

/*********************************SINGLE MODE COMMUNICATION***********************************/
/********Check that in ISR rf_recieve(); is uncommented & rf_receive_B(); is commented********/

void cc_writereg(char add,char data)//********************************************************7
{
	csn0;
 2e8:	c4 98       	cbi	0x18, 4	; 24
	while(miso);
 2ea:	b6 99       	sbic	0x16, 6	; 22
 2ec:	fe cf       	rjmp	.-4      	; 0x2ea <cc_writereg+0x2>
	SPDR=add;
 2ee:	8f b9       	out	0x0f, r24	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 2f0:	77 9b       	sbis	0x0e, 7	; 14
 2f2:	fe cf       	rjmp	.-4      	; 0x2f0 <cc_writereg+0x8>
	SPDR=data;					//place data on spi resistor
 2f4:	6f b9       	out	0x0f, r22	; 15
	while((SPSR&0x80)==0);		//wait foe the spi transmittion complit
 2f6:	77 9b       	sbis	0x0e, 7	; 14
 2f8:	fe cf       	rjmp	.-4      	; 0x2f6 <cc_writereg+0xe>
	csn1;
 2fa:	c4 9a       	sbi	0x18, 4	; 24
	Wait(1);
 2fc:	81 e0       	ldi	r24, 0x01	; 1
 2fe:	d3 df       	rcall	.-90     	; 0x2a6 <Wait>
 300:	08 95       	ret

00000302 <cc_config>:
 302:	67 e0       	ldi	r22, 0x07	; 7
 304:	8b e0       	ldi	r24, 0x0B	; 11
 306:	f0 df       	rcall	.-32     	; 0x2e8 <cc_writereg>
 308:	60 e0       	ldi	r22, 0x00	; 0
 30a:	8c e0       	ldi	r24, 0x0C	; 12
 30c:	ed df       	rcall	.-38     	; 0x2e8 <cc_writereg>
 30e:	6d e5       	ldi	r22, 0x5D	; 93
 310:	8d e0       	ldi	r24, 0x0D	; 13
 312:	ea df       	rcall	.-44     	; 0x2e8 <cc_writereg>
 314:	63 e9       	ldi	r22, 0x93	; 147
 316:	8e e0       	ldi	r24, 0x0E	; 14
 318:	e7 df       	rcall	.-50     	; 0x2e8 <cc_writereg>
 31a:	61 eb       	ldi	r22, 0xB1	; 177
 31c:	8f e0       	ldi	r24, 0x0F	; 15
 31e:	e4 df       	rcall	.-56     	; 0x2e8 <cc_writereg>
 320:	6d e2       	ldi	r22, 0x2D	; 45
 322:	80 e1       	ldi	r24, 0x10	; 16
 324:	e1 df       	rcall	.-62     	; 0x2e8 <cc_writereg>
 326:	6b e3       	ldi	r22, 0x3B	; 59
 328:	81 e1       	ldi	r24, 0x11	; 17
 32a:	de df       	rcall	.-68     	; 0x2e8 <cc_writereg>
 32c:	63 e7       	ldi	r22, 0x73	; 115
 32e:	82 e1       	ldi	r24, 0x12	; 18
 330:	db df       	rcall	.-74     	; 0x2e8 <cc_writereg>
 332:	62 e2       	ldi	r22, 0x22	; 34
 334:	83 e1       	ldi	r24, 0x13	; 19
 336:	d8 df       	rcall	.-80     	; 0x2e8 <cc_writereg>
 338:	68 ef       	ldi	r22, 0xF8	; 248
 33a:	84 e1       	ldi	r24, 0x14	; 20
 33c:	d5 df       	rcall	.-86     	; 0x2e8 <cc_writereg>
 33e:	60 e0       	ldi	r22, 0x00	; 0
 340:	8a e0       	ldi	r24, 0x0A	; 10
 342:	d2 df       	rcall	.-92     	; 0x2e8 <cc_writereg>
 344:	60 e0       	ldi	r22, 0x00	; 0
 346:	85 e1       	ldi	r24, 0x15	; 21
 348:	cf df       	rcall	.-98     	; 0x2e8 <cc_writereg>
 34a:	66 eb       	ldi	r22, 0xB6	; 182
 34c:	81 e2       	ldi	r24, 0x21	; 33
 34e:	cc df       	rcall	.-104    	; 0x2e8 <cc_writereg>
 350:	60 e1       	ldi	r22, 0x10	; 16
 352:	82 e2       	ldi	r24, 0x22	; 34
 354:	c9 df       	rcall	.-110    	; 0x2e8 <cc_writereg>
 356:	68 e1       	ldi	r22, 0x18	; 24
 358:	88 e1       	ldi	r24, 0x18	; 24
 35a:	c6 df       	rcall	.-116    	; 0x2e8 <cc_writereg>
 35c:	6d e1       	ldi	r22, 0x1D	; 29
 35e:	89 e1       	ldi	r24, 0x19	; 25
 360:	c3 df       	rcall	.-122    	; 0x2e8 <cc_writereg>
 362:	6c e1       	ldi	r22, 0x1C	; 28
 364:	8a e1       	ldi	r24, 0x1A	; 26
 366:	c0 df       	rcall	.-128    	; 0x2e8 <cc_writereg>
 368:	67 ec       	ldi	r22, 0xC7	; 199
 36a:	8b e1       	ldi	r24, 0x1B	; 27
 36c:	bd df       	rcall	.-134    	; 0x2e8 <cc_writereg>
 36e:	60 e0       	ldi	r22, 0x00	; 0
 370:	8c e1       	ldi	r24, 0x1C	; 28
 372:	ba df       	rcall	.-140    	; 0x2e8 <cc_writereg>
 374:	62 eb       	ldi	r22, 0xB2	; 178
 376:	8d e1       	ldi	r24, 0x1D	; 29
 378:	b7 df       	rcall	.-146    	; 0x2e8 <cc_writereg>
 37a:	6a ee       	ldi	r22, 0xEA	; 234
 37c:	83 e2       	ldi	r24, 0x23	; 35
 37e:	b4 df       	rcall	.-152    	; 0x2e8 <cc_writereg>
 380:	6a e0       	ldi	r22, 0x0A	; 10
 382:	84 e2       	ldi	r24, 0x24	; 36
 384:	b1 df       	rcall	.-158    	; 0x2e8 <cc_writereg>
 386:	60 e0       	ldi	r22, 0x00	; 0
 388:	85 e2       	ldi	r24, 0x25	; 37
 38a:	ae df       	rcall	.-164    	; 0x2e8 <cc_writereg>
 38c:	61 e1       	ldi	r22, 0x11	; 17
 38e:	86 e2       	ldi	r24, 0x26	; 38
 390:	ab df       	rcall	.-170    	; 0x2e8 <cc_writereg>
 392:	69 e5       	ldi	r22, 0x59	; 89
 394:	89 e2       	ldi	r24, 0x29	; 41
 396:	a8 df       	rcall	.-176    	; 0x2e8 <cc_writereg>
 398:	68 e8       	ldi	r22, 0x88	; 136
 39a:	8c e2       	ldi	r24, 0x2C	; 44
 39c:	a5 df       	rcall	.-182    	; 0x2e8 <cc_writereg>
 39e:	61 e3       	ldi	r22, 0x31	; 49
 3a0:	8d e2       	ldi	r24, 0x2D	; 45
 3a2:	a2 df       	rcall	.-188    	; 0x2e8 <cc_writereg>
 3a4:	6b e0       	ldi	r22, 0x0B	; 11
 3a6:	8e e2       	ldi	r24, 0x2E	; 46
 3a8:	9f df       	rcall	.-194    	; 0x2e8 <cc_writereg>
 3aa:	66 e0       	ldi	r22, 0x06	; 6
 3ac:	80 e0       	ldi	r24, 0x00	; 0
 3ae:	9c df       	rcall	.-200    	; 0x2e8 <cc_writereg>
 3b0:	66 e0       	ldi	r22, 0x06	; 6
 3b2:	82 e0       	ldi	r24, 0x02	; 2
 3b4:	99 df       	rcall	.-206    	; 0x2e8 <cc_writereg>
 3b6:	64 e0       	ldi	r22, 0x04	; 4
 3b8:	87 e0       	ldi	r24, 0x07	; 7
 3ba:	96 df       	rcall	.-212    	; 0x2e8 <cc_writereg>
 3bc:	65 e0       	ldi	r22, 0x05	; 5
 3be:	88 e0       	ldi	r24, 0x08	; 8
 3c0:	93 df       	rcall	.-218    	; 0x2e8 <cc_writereg>
 3c2:	60 e0       	ldi	r22, 0x00	; 0
 3c4:	89 e0       	ldi	r24, 0x09	; 9
 3c6:	90 df       	rcall	.-224    	; 0x2e8 <cc_writereg>
 3c8:	6f ef       	ldi	r22, 0xFF	; 255
 3ca:	86 e0       	ldi	r24, 0x06	; 6
 3cc:	8d df       	rcall	.-230    	; 0x2e8 <cc_writereg>
 3ce:	62 e1       	ldi	r22, 0x12	; 18
 3d0:	84 e0       	ldi	r24, 0x04	; 4
 3d2:	8a df       	rcall	.-236    	; 0x2e8 <cc_writereg>
 3d4:	64 e3       	ldi	r22, 0x34	; 52
 3d6:	85 e0       	ldi	r24, 0x05	; 5
 3d8:	87 df       	rcall	.-242    	; 0x2e8 <cc_writereg>
 3da:	08 95       	ret

000003dc <rf_init>:
 3dc:	52 df       	rcall	.-348    	; 0x282 <spi_master_init>
 3de:	70 df       	rcall	.-288    	; 0x2c0 <cc_reset>
 3e0:	90 df       	rcall	.-224    	; 0x302 <cc_config>
 3e2:	84 e6       	ldi	r24, 0x64	; 100
 3e4:	60 df       	rcall	.-320    	; 0x2a6 <Wait>
 3e6:	84 e3       	ldi	r24, 0x34	; 52
 3e8:	53 df       	rcall	.-346    	; 0x290 <cc_strobe>
 3ea:	14 be       	out	0x34, r1	; 52
 3ec:	80 e2       	ldi	r24, 0x20	; 32
 3ee:	8b bf       	out	0x3b, r24	; 59
 3f0:	78 94       	sei
 3f2:	84 e6       	ldi	r24, 0x64	; 100
 3f4:	58 df       	rcall	.-336    	; 0x2a6 <Wait>
 3f6:	84 e6       	ldi	r24, 0x64	; 100
 3f8:	56 df       	rcall	.-340    	; 0x2a6 <Wait>
 3fa:	84 e6       	ldi	r24, 0x64	; 100
 3fc:	54 df       	rcall	.-344    	; 0x2a6 <Wait>
 3fe:	84 e6       	ldi	r24, 0x64	; 100
 400:	52 df       	rcall	.-348    	; 0x2a6 <Wait>
 402:	10 92 7f 00 	sts	0x007F, r1
 406:	10 92 79 00 	sts	0x0079, r1
 40a:	10 92 7d 00 	sts	0x007D, r1
 40e:	10 92 78 00 	sts	0x0078, r1
 412:	10 92 7a 00 	sts	0x007A, r1
 416:	10 92 77 00 	sts	0x0077, r1
 41a:	10 92 7e 00 	sts	0x007E, r1
 41e:	10 92 81 00 	sts	0x0081, r1
 422:	10 92 80 00 	sts	0x0080, r1
 426:	08 95       	ret

00000428 <rf_transmit>:
}

void rf_transmit(unsigned char CCdata)//*******************************************************8
{
	cli();
 428:	f8 94       	cli
	flag=1;
 42a:	91 e0       	ldi	r25, 0x01	; 1
 42c:	90 93 7a 00 	sts	0x007A, r25
	cc_writereg(0x3f,CCdata);
 430:	68 2f       	mov	r22, r24
 432:	8f e3       	ldi	r24, 0x3F	; 63
 434:	59 df       	rcall	.-334    	; 0x2e8 <cc_writereg>
	cc_strobe(0x35);
 436:	85 e3       	ldi	r24, 0x35	; 53
 438:	2b df       	rcall	.-426    	; 0x290 <cc_strobe>
	while(!gd0);
 43a:	b2 9b       	sbis	0x16, 2	; 22
 43c:	fe cf       	rjmp	.-4      	; 0x43a <rf_transmit+0x12>
	//lcd_string("2");
	while(gd0);
 43e:	b2 99       	sbic	0x16, 2	; 22
 440:	fe cf       	rjmp	.-4      	; 0x43e <rf_transmit+0x16>
	cc_strobe(0x3A);  			//flux rxfifo
 442:	8a e3       	ldi	r24, 0x3A	; 58
 444:	25 df       	rcall	.-438    	; 0x290 <cc_strobe>
	cc_strobe(0x3B); 			//flux txfifo
 446:	8b e3       	ldi	r24, 0x3B	; 59
 448:	23 df       	rcall	.-442    	; 0x290 <cc_strobe>
	Wait(1);
 44a:	81 e0       	ldi	r24, 0x01	; 1
 44c:	2c df       	rcall	.-424    	; 0x2a6 <Wait>
	cc_strobe(0x36); 			//ideale mode 
 44e:	86 e3       	ldi	r24, 0x36	; 54
 450:	1f df       	rcall	.-450    	; 0x290 <cc_strobe>
	cc_strobe(0x34); 			//receiver mode
 452:	84 e3       	ldi	r24, 0x34	; 52
 454:	1d df       	rcall	.-454    	; 0x290 <cc_strobe>
	Wait(1); 
 456:	81 e0       	ldi	r24, 0x01	; 1
 458:	26 df       	rcall	.-436    	; 0x2a6 <Wait>
	sei();
 45a:	78 94       	sei
 45c:	08 95       	ret

0000045e <cc_readreg>:
}

void cc_readreg(char add)//*******************************************************************9
{
	csn0;
 45e:	c4 98       	cbi	0x18, 4	; 24
	while(miso);
 460:	b6 99       	sbic	0x16, 6	; 22
 462:	fe cf       	rjmp	.-4      	; 0x460 <cc_readreg+0x2>
	SPDR=(add|0x80);
 464:	80 68       	ori	r24, 0x80	; 128
 466:	8f b9       	out	0x0f, r24	; 15
	Wait(1);	
 468:	81 e0       	ldi	r24, 0x01	; 1
 46a:	1d df       	rcall	.-454    	; 0x2a6 <Wait>
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 46c:	77 9b       	sbis	0x0e, 7	; 14
 46e:	fe cf       	rjmp	.-4      	; 0x46c <cc_readreg+0xe>
	SPDR=0;						//place data on spi resistor
 470:	1f b8       	out	0x0f, r1	; 15
	while((SPSR&0x80)==0);		//wait foe the spi transmittion complit
 472:	77 9b       	sbis	0x0e, 7	; 14
 474:	fe cf       	rjmp	.-4      	; 0x472 <cc_readreg+0x14>
	csn1;						//pull the ss line to up to deactivate the slave
 476:	c4 9a       	sbi	0x18, 4	; 24
	retval = SPDR;
 478:	8f b1       	in	r24, 0x0f	; 15
 47a:	80 93 80 00 	sts	0x0080, r24
 47e:	08 95       	ret

00000480 <rf_receive>:
}

void rf_receive() //**************************************************************************10
{
	cc_readreg(0x3F);
 480:	8f e3       	ldi	r24, 0x3F	; 63
 482:	ed df       	rcall	.-38     	; 0x45e <cc_readreg>
	cc_data=retval;
 484:	80 91 80 00 	lds	r24, 0x0080
 488:	80 93 78 00 	sts	0x0078, r24
	Wait(5);
 48c:	85 e0       	ldi	r24, 0x05	; 5
 48e:	0b df       	rcall	.-490    	; 0x2a6 <Wait>
	cc_strobe(0x3A);  			//flux rxfifo
 490:	8a e3       	ldi	r24, 0x3A	; 58
 492:	fe de       	rcall	.-516    	; 0x290 <cc_strobe>
	Wait(1);
 494:	81 e0       	ldi	r24, 0x01	; 1
 496:	07 df       	rcall	.-498    	; 0x2a6 <Wait>
	cc_strobe(0x36); 			//ideale mode 
 498:	86 e3       	ldi	r24, 0x36	; 54
 49a:	fa de       	rcall	.-524    	; 0x290 <cc_strobe>
	Wait(1);
 49c:	81 e0       	ldi	r24, 0x01	; 1
 49e:	03 df       	rcall	.-506    	; 0x2a6 <Wait>
	cc_strobe(0x34);			//receive mode
 4a0:	84 e3       	ldi	r24, 0x34	; 52
 4a2:	f6 de       	rcall	.-532    	; 0x290 <cc_strobe>
	Wait(1);	
 4a4:	81 e0       	ldi	r24, 0x01	; 1
 4a6:	ff de       	rcall	.-514    	; 0x2a6 <Wait>
 4a8:	08 95       	ret

000004aa <__vector_18>:
 4aa:	1f 92       	push	r1
 4ac:	0f 92       	push	r0
 4ae:	0f b6       	in	r0, 0x3f	; 63
 4b0:	0f 92       	push	r0
 4b2:	11 24       	eor	r1, r1
 4b4:	2f 93       	push	r18
 4b6:	3f 93       	push	r19
 4b8:	4f 93       	push	r20
 4ba:	5f 93       	push	r21
 4bc:	6f 93       	push	r22
 4be:	7f 93       	push	r23
 4c0:	8f 93       	push	r24
 4c2:	9f 93       	push	r25
 4c4:	af 93       	push	r26
 4c6:	bf 93       	push	r27
 4c8:	ef 93       	push	r30
 4ca:	ff 93       	push	r31
 4cc:	80 91 7a 00 	lds	r24, 0x007A
 4d0:	88 23       	and	r24, r24
 4d2:	11 f4       	brne	.+4      	; 0x4d8 <__vector_18+0x2e>
 4d4:	d5 df       	rcall	.-86     	; 0x480 <rf_receive>
 4d6:	02 c0       	rjmp	.+4      	; 0x4dc <__vector_18+0x32>
 4d8:	10 92 7a 00 	sts	0x007A, r1
 4dc:	ff 91       	pop	r31
 4de:	ef 91       	pop	r30
 4e0:	bf 91       	pop	r27
 4e2:	af 91       	pop	r26
 4e4:	9f 91       	pop	r25
 4e6:	8f 91       	pop	r24
 4e8:	7f 91       	pop	r23
 4ea:	6f 91       	pop	r22
 4ec:	5f 91       	pop	r21
 4ee:	4f 91       	pop	r20
 4f0:	3f 91       	pop	r19
 4f2:	2f 91       	pop	r18
 4f4:	0f 90       	pop	r0
 4f6:	0f be       	out	0x3f, r0	; 63
 4f8:	0f 90       	pop	r0
 4fa:	1f 90       	pop	r1
 4fc:	18 95       	reti

000004fe <cc_writereg_B>:
}


/*******************************BURST (MULTI) MODE COMMUNICATION********************************/
/********Check that in ISR rf_recieve_B(); is uncommented & rf_receive(); is commented**********/

void cc_writereg_B(char add,char data1,char data2,char data3)//********************************11
{
	csn0;
 4fe:	c4 98       	cbi	0x18, 4	; 24
	while(miso);
 500:	b6 99       	sbic	0x16, 6	; 22
 502:	fe cf       	rjmp	.-4      	; 0x500 <cc_writereg_B+0x2>
	SPDR=add;
 504:	8f b9       	out	0x0f, r24	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 506:	77 9b       	sbis	0x0e, 7	; 14
 508:	fe cf       	rjmp	.-4      	; 0x506 <cc_writereg_B+0x8>
	SPDR=data1;					//place data on spi resistor
 50a:	6f b9       	out	0x0f, r22	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 50c:	77 9b       	sbis	0x0e, 7	; 14
 50e:	fe cf       	rjmp	.-4      	; 0x50c <cc_writereg_B+0xe>
	SPDR=data2;					//place data on spi resistor
 510:	4f b9       	out	0x0f, r20	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 512:	77 9b       	sbis	0x0e, 7	; 14
 514:	fe cf       	rjmp	.-4      	; 0x512 <cc_writereg_B+0x14>
	SPDR=data3;					//place data on spi resistor
 516:	2f b9       	out	0x0f, r18	; 15
	while((SPSR&0x80)==0);		//wait foe the spi transmittion complit
 518:	77 9b       	sbis	0x0e, 7	; 14
 51a:	fe cf       	rjmp	.-4      	; 0x518 <cc_writereg_B+0x1a>
	csn1;
 51c:	c4 9a       	sbi	0x18, 4	; 24
	Wait(1);
 51e:	81 e0       	ldi	r24, 0x01	; 1
 520:	c2 de       	rcall	.-636    	; 0x2a6 <Wait>
 522:	08 95       	ret

00000524 <rf_transmit_B>:
}

void rf_transmit_B(unsigned char CCdata1, unsigned char CCdata2, unsigned char CCdata3)//*******12
{
 524:	24 2f       	mov	r18, r20
	cli();
 526:	f8 94       	cli
	flag=1;
 528:	91 e0       	ldi	r25, 0x01	; 1
 52a:	90 93 7a 00 	sts	0x007A, r25
	cc_writereg_B(0x7f,CCdata1,CCdata2,CCdata3);
 52e:	46 2f       	mov	r20, r22
 530:	68 2f       	mov	r22, r24
 532:	8f e7       	ldi	r24, 0x7F	; 127
 534:	e4 df       	rcall	.-56     	; 0x4fe <cc_writereg_B>
	cc_strobe(0x35);			//transmitter mode
 536:	85 e3       	ldi	r24, 0x35	; 53
 538:	ab de       	rcall	.-682    	; 0x290 <cc_strobe>
	while(!gd0);
 53a:	b2 9b       	sbis	0x16, 2	; 22
 53c:	fe cf       	rjmp	.-4      	; 0x53a <rf_transmit_B+0x16>
	while(gd0);
 53e:	b2 99       	sbic	0x16, 2	; 22
 540:	fe cf       	rjmp	.-4      	; 0x53e <rf_transmit_B+0x1a>
	cc_strobe(0x3A);    		//flux rxfifo
 542:	8a e3       	ldi	r24, 0x3A	; 58
 544:	a5 de       	rcall	.-694    	; 0x290 <cc_strobe>
	cc_strobe(0x3B);  			//flux txfifo
 546:	8b e3       	ldi	r24, 0x3B	; 59
 548:	a3 de       	rcall	.-698    	; 0x290 <cc_strobe>
	Wait(1);
 54a:	81 e0       	ldi	r24, 0x01	; 1
 54c:	ac de       	rcall	.-680    	; 0x2a6 <Wait>
	cc_strobe(0x36);   			//ideale mode 
 54e:	86 e3       	ldi	r24, 0x36	; 54
 550:	9f de       	rcall	.-706    	; 0x290 <cc_strobe>
	cc_strobe(0x34);    		//receiver mode
 552:	84 e3       	ldi	r24, 0x34	; 52
 554:	9d de       	rcall	.-710    	; 0x290 <cc_strobe>
	Wait(1); 
 556:	81 e0       	ldi	r24, 0x01	; 1
 558:	a6 de       	rcall	.-692    	; 0x2a6 <Wait>
	sei();
 55a:	78 94       	sei
 55c:	08 95       	ret

0000055e <cc_readreg_B>:
}

void cc_readreg_B(char add)//********************************************************************13
{
	csn0;
 55e:	c4 98       	cbi	0x18, 4	; 24
	while(miso);
 560:	b6 99       	sbic	0x16, 6	; 22
 562:	fe cf       	rjmp	.-4      	; 0x560 <cc_readreg_B+0x2>
	SPDR=(add|0x80);
 564:	80 68       	ori	r24, 0x80	; 128
 566:	8f b9       	out	0x0f, r24	; 15
	Wait(1);	
 568:	81 e0       	ldi	r24, 0x01	; 1
 56a:	9d de       	rcall	.-710    	; 0x2a6 <Wait>
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 56c:	77 9b       	sbis	0x0e, 7	; 14
 56e:	fe cf       	rjmp	.-4      	; 0x56c <cc_readreg_B+0xe>
  
	SPDR=0;						//place data on spi resistor
 570:	1f b8       	out	0x0f, r1	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 572:	77 9b       	sbis	0x0e, 7	; 14
 574:	fe cf       	rjmp	.-4      	; 0x572 <cc_readreg_B+0x14>
	retval1 = SPDR;
 576:	8f b1       	in	r24, 0x0f	; 15
 578:	80 93 81 00 	sts	0x0081, r24
  
	SPDR=0;						//place data on spi resistor
 57c:	1f b8       	out	0x0f, r1	; 15
	while((SPSR&0x80)==0);		//pull the ss line to down to activate slave 
 57e:	77 9b       	sbis	0x0e, 7	; 14
 580:	fe cf       	rjmp	.-4      	; 0x57e <cc_readreg_B+0x20>
	retval2 = SPDR;
 582:	8f b1       	in	r24, 0x0f	; 15
 584:	80 93 7e 00 	sts	0x007E, r24
  
	SPDR=0;						//place data on spi resistor
 588:	1f b8       	out	0x0f, r1	; 15
	while((SPSR&0x80)==0);		//wait foe the spi transmittion complit
 58a:	77 9b       	sbis	0x0e, 7	; 14
 58c:	fe cf       	rjmp	.-4      	; 0x58a <cc_readreg_B+0x2c>
	retval3 = SPDR;
 58e:	8f b1       	in	r24, 0x0f	; 15
 590:	80 93 77 00 	sts	0x0077, r24
  
	csn1;						//pull the ss line to up to deactivate the slave
 594:	c4 9a       	sbi	0x18, 4	; 24
 596:	08 95       	ret

00000598 <rf_receive_B>:
}

void rf_receive_B() //***************************************************************************14
{
	cc_readreg_B(0x7F);
 598:	8f e7       	ldi	r24, 0x7F	; 127
 59a:	e1 df       	rcall	.-62     	; 0x55e <cc_readreg_B>
	cc_data1=retval1;
 59c:	80 91 81 00 	lds	r24, 0x0081
 5a0:	80 93 7d 00 	sts	0x007D, r24
	cc_data2=retval2;
 5a4:	80 91 7e 00 	lds	r24, 0x007E
 5a8:	80 93 79 00 	sts	0x0079, r24
	cc_data3=retval3;
 5ac:	80 91 77 00 	lds	r24, 0x0077
 5b0:	80 93 7f 00 	sts	0x007F, r24
	//LCD_gotoXY(1,4);
	//LCD_writeString_F ("Rx1 Rx2 Rx3 ");
	//LCD_gotoXY(1,5);
	//LCD_showvalue(retval1);
	//LCD_gotoXY(29,5);
	//LCD_showvalue(retval2);
	//LCD_gotoXY(57,5);
	//LCD_showvalue(retval3);
	Wait(5);
 5b4:	85 e0       	ldi	r24, 0x05	; 5
 5b6:	77 de       	rcall	.-786    	; 0x2a6 <Wait>
	cc_strobe(0x3A);  			//flux rxfifo
 5b8:	8a e3       	ldi	r24, 0x3A	; 58
 5ba:	6a de       	rcall	.-812    	; 0x290 <cc_strobe>
	Wait(1);
 5bc:	81 e0       	ldi	r24, 0x01	; 1
 5be:	73 de       	rcall	.-794    	; 0x2a6 <Wait>
	cc_strobe(0x36);  			//ideale mode 
 5c0:	86 e3       	ldi	r24, 0x36	; 54
 5c2:	66 de       	rcall	.-820    	; 0x290 <cc_strobe>
	Wait(1);
 5c4:	81 e0       	ldi	r24, 0x01	; 1
 5c6:	6f de       	rcall	.-802    	; 0x2a6 <Wait>
	cc_strobe(0x34);			//receive mode
 5c8:	84 e3       	ldi	r24, 0x34	; 52
 5ca:	62 de       	rcall	.-828    	; 0x290 <cc_strobe>
	Wait(1);	
 5cc:	81 e0       	ldi	r24, 0x01	; 1
 5ce:	6b de       	rcall	.-810    	; 0x2a6 <Wait>
 5d0:	08 95       	ret

000005d2 <main>:
#include"delay.h"
#include"cc2500b.h"

int main(void)
{
 5d2:	cf 93       	push	r28
 5d4:	df 93       	push	r29
 int i=5;
 delayms(500);
 5d6:	84 ef       	ldi	r24, 0xF4	; 244
 5d8:	91 e0       	ldi	r25, 0x01	; 1
 5da:	2b de       	rcall	.-938    	; 0x232 <delayms>
 rf_init();
 5dc:	ff de       	rcall	.-514    	; 0x3dc <rf_init>
 lcd_init();
 5de:	f6 dd       	rcall	.-1044   	; 0x1cc <lcd_init>
 lcd_gotoxy(0,1);
 5e0:	61 e0       	ldi	r22, 0x01	; 1
 5e2:	80 e0       	ldi	r24, 0x00	; 0
 5e4:	e4 dd       	rcall	.-1080   	; 0x1ae <lcd_gotoxy>
 lcd_string("TX Rx Check");
 5e6:	80 e6       	ldi	r24, 0x60	; 96
 5e8:	90 e0       	ldi	r25, 0x00	; 0
 5ea:	b5 dd       	rcall	.-1174   	; 0x156 <lcd_string>
 delayms(1000);
 5ec:	88 ee       	ldi	r24, 0xE8	; 232
 5ee:	93 e0       	ldi	r25, 0x03	; 3
 5f0:	20 de       	rcall	.-960    	; 0x232 <delayms>
 5f2:	c5 e0       	ldi	r28, 0x05	; 5
 5f4:	d0 e0       	ldi	r29, 0x00	; 0
 while(1)
 {
  rf_transmit(i);
 5f6:	8c 2f       	mov	r24, r28
 5f8:	17 df       	rcall	.-466    	; 0x428 <rf_transmit>
  lcd_gotoxy(1,2);
 5fa:	62 e0       	ldi	r22, 0x02	; 2
 5fc:	81 e0       	ldi	r24, 0x01	; 1
 5fe:	d7 dd       	rcall	.-1106   	; 0x1ae <lcd_gotoxy>
  lcd_string("Tx=");
 600:	8c e6       	ldi	r24, 0x6C	; 108
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	a8 dd       	rcall	.-1200   	; 0x156 <lcd_string>
  lcd_showvalue(i);
 606:	8c 2f       	mov	r24, r28
 608:	64 dd       	rcall	.-1336   	; 0xd2 <lcd_showvalue>
 
  
  lcd_gotoxy(1,9);
 60a:	69 e0       	ldi	r22, 0x09	; 9
 60c:	81 e0       	ldi	r24, 0x01	; 1
 60e:	cf dd       	rcall	.-1122   	; 0x1ae <lcd_gotoxy>
  lcd_string("Rx=");
 610:	80 e7       	ldi	r24, 0x70	; 112
 612:	90 e0       	ldi	r25, 0x00	; 0
 614:	a0 dd       	rcall	.-1216   	; 0x156 <lcd_string>
  lcd_showvalue(cc_data); //read the received data and display in LCD
 616:	80 91 78 00 	lds	r24, 0x0078
 61a:	5b dd       	rcall	.-1354   	; 0xd2 <lcd_showvalue>
  
  delayms(1000);
 61c:	88 ee       	ldi	r24, 0xE8	; 232
 61e:	93 e0       	ldi	r25, 0x03	; 3
 620:	08 de       	rcall	.-1008   	; 0x232 <delayms>
  i++;
 622:	21 96       	adiw	r28, 0x01	; 1
 624:	e8 cf       	rjmp	.-48     	; 0x5f6 <main+0x24>

00000626 <__udivmodqi4>:
 626:	99 1b       	sub	r25, r25
 628:	79 e0       	ldi	r23, 0x09	; 9
 62a:	04 c0       	rjmp	.+8      	; 0x634 <__udivmodqi4_ep>

0000062c <__udivmodqi4_loop>:
 62c:	99 1f       	adc	r25, r25
 62e:	96 17       	cp	r25, r22
 630:	08 f0       	brcs	.+2      	; 0x634 <__udivmodqi4_ep>
 632:	96 1b       	sub	r25, r22

00000634 <__udivmodqi4_ep>:
 634:	88 1f       	adc	r24, r24
 636:	7a 95       	dec	r23
 638:	c9 f7       	brne	.-14     	; 0x62c <__udivmodqi4_loop>
 63a:	80 95       	com	r24
 63c:	08 95       	ret

0000063e <__divmodhi4>:
 63e:	97 fb       	bst	r25, 7
 640:	09 2e       	mov	r0, r25
 642:	07 26       	eor	r0, r23
 644:	0a d0       	rcall	.+20     	; 0x65a <__divmodhi4_neg1>
 646:	77 fd       	sbrc	r23, 7
 648:	04 d0       	rcall	.+8      	; 0x652 <__divmodhi4_neg2>
 64a:	0c d0       	rcall	.+24     	; 0x664 <__udivmodhi4>
 64c:	06 d0       	rcall	.+12     	; 0x65a <__divmodhi4_neg1>
 64e:	00 20       	and	r0, r0
 650:	1a f4       	brpl	.+6      	; 0x658 <__divmodhi4_exit>

00000652 <__divmodhi4_neg2>:
 652:	70 95       	com	r23
 654:	61 95       	neg	r22
 656:	7f 4f       	sbci	r23, 0xFF	; 255

00000658 <__divmodhi4_exit>:
 658:	08 95       	ret

0000065a <__divmodhi4_neg1>:
 65a:	f6 f7       	brtc	.-4      	; 0x658 <__divmodhi4_exit>
 65c:	90 95       	com	r25
 65e:	81 95       	neg	r24
 660:	9f 4f       	sbci	r25, 0xFF	; 255
 662:	08 95       	ret

00000664 <__udivmodhi4>:
 664:	aa 1b       	sub	r26, r26
 666:	bb 1b       	sub	r27, r27
 668:	51 e1       	ldi	r21, 0x11	; 17
 66a:	07 c0       	rjmp	.+14     	; 0x67a <__udivmodhi4_ep>

0000066c <__udivmodhi4_loop>:
 66c:	aa 1f       	adc	r26, r26
 66e:	bb 1f       	adc	r27, r27
 670:	a6 17       	cp	r26, r22
 672:	b7 07       	cpc	r27, r23
 674:	10 f0       	brcs	.+4      	; 0x67a <__udivmodhi4_ep>
 676:	a6 1b       	sub	r26, r22
 678:	b7 0b       	sbc	r27, r23

0000067a <__udivmodhi4_ep>:
 67a:	88 1f       	adc	r24, r24
 67c:	99 1f       	adc	r25, r25
 67e:	5a 95       	dec	r21
 680:	a9 f7       	brne	.-22     	; 0x66c <__udivmodhi4_loop>
 682:	80 95       	com	r24
 684:	90 95       	com	r25
 686:	bc 01       	movw	r22, r24
 688:	cd 01       	movw	r24, r26
 68a:	08 95       	ret

0000068c <_exit>:
 68c:	ff cf       	rjmp	.-2      	; 0x68c <_exit>
