// Seed: 3170651533
module module_0 #(
    parameter id_1 = 32'd17,
    parameter id_2 = 32'd92
) (
    _id_1,
    _id_2,
    id_3
);
  inout wand id_3;
  inout wire _id_2;
  inout wire _id_1;
  wire id_4;
  wire id_5;
  assign id_5 = id_5;
  assign id_3 = -1;
  logic [id_2 : id_1  /  1 'b0] id_6 = id_1;
  parameter id_7 = -1'h0;
  parameter id_8 = id_7[~id_2+-1'b0];
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_6 = 32'd91
) (
    input tri1 id_0,
    output wor id_1,
    inout supply1 _id_2
    , id_8,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wor _id_6
);
  assign id_2 = id_3;
  assign id_8[id_2 : id_6] = id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_10
  );
  assign modCall_1.id_3 = 0;
  wire id_12;
endmodule
