{
    "version": "2.0.0",
    "tasks": [
        {
            "label": "Run Verilog Simulation",
            "type": "shell",
            "command": "iverilog -o build.vvp *.v ; vvp build.vvp ; gtkwave full_adder_results.vcd"
            "group": {
                "kind": "build",
                "isDefault": true
            },
            "problemMatcher": [],
            "presentation": {
                "echo": true,
                "reveal": "always",
                "focus": false,
                "panel": "shared",
                "showReuseMessage": true,
                "clear": false
            }
        }
    ]
}