<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="LSE_Compile">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001200</ID>
            <Severity>Warning</Severity>
            <Dynamic>jtagconn16</Dynamic>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl</Dynamic>
        </Message>
    </Task>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35921504</ID>
            <Severity>Info</Severity>
            <Dynamic></Dynamic>
            <Dynamic>C:/Users/Eduard/Documents/GitHub/fpga/counter/counter_impl</Dynamic>
        </Message>
        <Message>
            <ID>35921012</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/eduard/documents/github/fpga/counter/counter.vhd(5): </Dynamic>
            <Dynamic>led</Dynamic>
            <Navigation>c:/users/eduard/documents/github/fpga/counter/counter.vhd</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35921010</ID>
            <Severity>Info</Severity>
            <Dynamic>c:/users/eduard/documents/github/fpga/counter/counter.vhd(13): </Dynamic>
            <Dynamic>rtl</Dynamic>
            <Navigation>c:/users/eduard/documents/github/fpga/counter/counter.vhd</Navigation>
            <Navigation>13</Navigation>
        </Message>
        <Message>
            <ID>35921205</ID>
            <Severity>Warning</Severity>
            <Dynamic>c:/users/eduard/documents/github/fpga/counter/counter.vhd(11): </Dynamic>
            <Dynamic>led</Dynamic>
            <Dynamic>RTL</Dynamic>
            <Navigation>c:/users/eduard/documents/github/fpga/counter/counter.vhd</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
    <Task name="TimingSimFileVHD">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>