verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_1/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0_1/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_11/sim/bd_a888_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_12/sim/bd_a888_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/6dcf" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/80cc/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/22b9/hdl/verilog" --include "../../../../mk1_implement.gen/sources_1/bd/design_1/ip/design_1_test_scalaire_0_3/drivers/test_scalaire_v1_1/src" \
"../../../bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" \
"../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fadd_32ns_32ns_32_10_full_dsp_1_ip.v" \
"../../../../mk1_implement.gen/sources_1/bd/design_1/ipshared/c1a5/hdl/ip/test_scalaire_fmul_32ns_32ns_32_7_max_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_test_scalaire_0_3/sim/design_1_test_scalaire_0_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
