<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element mem_if_ddr2_emif_0.afi_clk
   {
      datum _clockDomain
      {
         value = "sysclk";
         type = "String";
      }
   }
   element alt_vip_cti_0
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element alt_vip_itc_0
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element alt_vip_vfb_0
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element alt_vip_vfr_0
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "8389760";
         type = "String";
      }
   }
   element alt_vip_vfr_0.avalon_slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element vbx1.scratchpad_slave
   {
      datum baseAddress
      {
         value = "1090519040";
         type = "String";
      }
   }
   element mem_if_ddr2_emif_0.avl
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element button
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{output_language=VERILOG, output_directory=D:\\svn\\DE4_CD\\DE4_DDR2_230}";
         type = "String";
      }
   }
   element dvi_tx_pll.c0
   {
      datum _clockDomain
      {
         value = "dvi_tx_clk";
         type = "String";
      }
   }
   element dvi_tx_pll.c1
   {
      datum _clockDomain
      {
         value = "write_edid_clk";
         type = "String";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element clock_crossing_io
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element csense_adc_fo
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element csense_cs_n
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element csense_sck
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element csense_sdi
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element csense_sdo
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element dvi_tx_clk_bridge
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element dvi_tx_pll
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "1090783232";
         type = "String";
      }
   }
   element jtag_master
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element led
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element mem_if_ddr2_emif_0
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element mm_bridge_0
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element sysclk.out_clk
   {
      datum _clockDomain
      {
         value = "sysclk_out";
         type = "String";
      }
   }
   element dvi_tx_pll.pll_slave
   {
      datum baseAddress
      {
         value = "8389824";
         type = "String";
      }
   }
   element sysclk_slave_bridge.s0
   {
      datum baseAddress
      {
         value = "4194304";
         type = "String";
      }
   }
   element tx_clk_slave_bridge.s0
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element mm_bridge_0.s0
   {
      datum baseAddress
      {
         value = "2147483648";
         type = "String";
      }
   }
   element clock_crossing_io.s0
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "1073741824";
         type = "long";
      }
   }
   element sys_clk_timer.s1
   {
      datum baseAddress
      {
         value = "8389120";
         type = "String";
      }
   }
   element led.s1
   {
      datum baseAddress
      {
         value = "8389504";
         type = "String";
      }
   }
   element button.s1
   {
      datum baseAddress
      {
         value = "8389632";
         type = "String";
      }
   }
   element slide_switch.s1
   {
      datum baseAddress
      {
         value = "8389376";
         type = "String";
      }
   }
   element timestamp_timer.s1
   {
      datum baseAddress
      {
         value = "8388608";
         type = "String";
      }
   }
   element stream_writer_0.slave
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element slide_switch
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element stream_writer_0
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element sys_clk_timer
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element sysclk
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element sysclk_2x_bridge
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element sysclk_slave_bridge
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element temp_scl
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element temp_sda
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element timestamp_timer
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum megawizard_uipreferences
      {
         value = "{}";
         type = "String";
      }
   }
   element tx_clk_slave_bridge
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element vbx1
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element vci_divide_0
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element vci_particle_full_0
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element vci_sqrt_0
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element write_edid_clk_bridge
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="EP4SGX230KF40C2" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="2" />
 <parameter name="projectName" value="vblox1.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_50_clk_in" internal="clk_50.clk_in" type="clock" dir="end">
  <port name="clk_50" internal="in_clk" />
 </interface>
 <interface
   name="button_external_connection"
   internal="button.external_connection"
   type="conduit"
   dir="end">
  <port name="in_port_to_the_button" internal="in_port" />
 </interface>
 <interface
   name="clk_50_clk_in_reset"
   internal="clk_50.clk_in_reset"
   type="reset"
   dir="end">
  <port name="reset_n" internal="reset_n" />
 </interface>
 <interface
   name="led_external_connection"
   internal="led.external_connection"
   type="conduit"
   dir="end">
  <port name="out_port_from_the_led" internal="out_port" />
 </interface>
 <interface
   name="sysclk_out_clk"
   internal="sysclk.out_clk"
   type="clock"
   dir="start">
  <port name="ddr2_phy_clk_out" internal="out_clk" />
 </interface>
 <interface
   name="memory"
   internal="mem_if_ddr2_emif_0.memory"
   type="conduit"
   dir="end" />
 <interface name="oct" internal="mem_if_ddr2_emif_0.oct" type="conduit" dir="end" />
 <interface
   name="mem_if_ddr2_emif_0_status"
   internal="mem_if_ddr2_emif_0.status"
   type="conduit"
   dir="end" />
 <interface
   name="video_out"
   internal="alt_vip_itc_0.clocked_video"
   type="conduit"
   dir="end" />
 <interface
   name="dvi_tx_pll_areset_conduit"
   internal="dvi_tx_pll.areset_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="dvi_tx_pll_locked_conduit"
   internal="dvi_tx_pll.locked_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="dvi_tx_pll_phasedone_conduit"
   internal="dvi_tx_pll.phasedone_conduit"
   type="conduit"
   dir="end" />
 <interface
   name="dvi_tx_clk"
   internal="dvi_tx_clk_bridge.out_clk"
   type="clock"
   dir="start" />
 <interface
   name="sysclk_2x"
   internal="sysclk_2x_bridge.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="emif_pll_conduit"
   internal="mem_if_ddr2_emif_0.pll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="emif_dll_conduit"
   internal="mem_if_ddr2_emif_0.dll_sharing"
   type="conduit"
   dir="end" />
 <interface
   name="write_edid_clk"
   internal="write_edid_clk_bridge.out_clk"
   type="clock"
   dir="start" />
 <interface
   name="video_in"
   internal="alt_vip_cti_0.clocked_video"
   type="conduit"
   dir="end" />
 <interface
   name="slide_switch"
   internal="slide_switch.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_adc_fo_external_connection"
   internal="csense_adc_fo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_cs_n_external_connection"
   internal="csense_cs_n.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdo_external_connection"
   internal="csense_sdo.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sdi_external_connection"
   internal="csense_sdi.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="csense_sck_external_connection"
   internal="csense_sck.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="temp_sda_external_connection"
   internal="temp_sda.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="temp_scl_external_connection"
   internal="temp_scl.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.1" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.1"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.1"
   enabled="1"
   name="timestamp_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="64" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="led">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="button">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.1"
   enabled="1"
   name="clock_crossing_io">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="12" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="184821400" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="altera_nios2_qsys" version="13.1" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="false" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave">mem_if_ddr2_emif_0.avl</parameter>
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="exceptionSlave">mem_if_ddr2_emif_0.avl</parameter>
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="DSPBlock" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="8192" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="31" />
  <parameter name="dataAddrWidth" value="31" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='mem_if_ddr2_emif_0.avl' start='0x0' end='0x40000000' /><slave name='cpu.jtag_debug_module' start='0x41040800' end='0x41041000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='mem_if_ddr2_emif_0.avl' start='0x0' end='0x40000000' /><slave name='alt_vip_vfr_0.avalon_slave' start='0x40000000' end='0x40000080' /><slave name='stream_writer_0.slave' start='0x40000400' end='0x40000420' /><slave name='sys_clk_timer.s1' start='0x40000500' end='0x40000520' /><slave name='timestamp_timer.s1' start='0x40000600' end='0x40000640' /><slave name='slide_switch.s1' start='0x40000800' end='0x40000810' /><slave name='led.s1' start='0x40000900' end='0x40000910' /><slave name='button.s1' start='0x40000A00' end='0x40000A10' /><slave name='jtag_uart.avalon_jtag_slave' start='0x40000B00' end='0x40000B08' /><slave name='dvi_tx_pll.pll_slave' start='0x40000C00' end='0x40000C10' /><slave name='vbx1.scratchpad_slave' start='0x41000000' end='0x41020000' /><slave name='cpu.jtag_debug_module' start='0x41040800' end='0x41041000' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="184821400" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module kind="altera_clock_bridge" version="13.1" enabled="1" name="sysclk">
  <parameter name="DERIVED_CLOCK_RATE" value="184821400" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_mem_if_ddr2_emif"
   version="13.1"
   enabled="1"
   name="mem_if_ddr2_emif_0">
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_CLK_FREQ" value="370.0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_CK_WIDTH" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_VERBOSE" value="false" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_SRT" value="2x refresh rate" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="TIMING_TDQSCK" value="400" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="MEM_TINIT_US" value="499" />
  <parameter name="MEM_TMRD_CK" value="3" />
  <parameter name="MEM_TRAS_NS" value="45.0" />
  <parameter name="MEM_TRCD_NS" value="15.0" />
  <parameter name="MEM_TRP_NS" value="15.0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="105.0" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_TFAW_NS" value="35.0" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="AVL_MAX_SIZE" value="64" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DEFAULT_FAST_SIM_MODEL" value="true" />
  <parameter name="PLL_SHARING_MODE" value="Master" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.6" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="DLL_SHARING_MODE" value="Master" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
 </module>
 <module kind="vectorblox_mxp" version="1.0" enabled="1" name="vbx1">
  <parameter name="VECTOR_LANES" value="32" />
  <parameter name="MEMORY_WIDTH_LANES" value="8" />
  <parameter name="BEATS_PER_BURST" value="4" />
  <parameter name="SCRATCHPAD_KB" value="128" />
  <parameter name="MIN_MULTIPLIER_HW" value="WORD" />
  <parameter name="MASK_PARTITIONS" value="1" />
  <parameter name="MAX_MASKED_WAVES" value="256" />
  <parameter name="VECTOR_CUSTOM_INSTRUCTIONS" value="3" />
  <parameter name="VCI_0_LANES" value="4" />
  <parameter name="VCI_0_OPCODE_START" value="0" />
  <parameter name="VCI_0_FUNCTIONS" value="1" />
  <parameter name="VCI_0_FUNCTION_0_DEPTH" value="50" />
  <parameter name="VCI_0_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_11_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_12_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_13_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_14_DEPTH" value="0" />
  <parameter name="VCI_0_FUNCTION_15_DEPTH" value="0" />
  <parameter name="VCI_0_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_1_LANES" value="4" />
  <parameter name="VCI_1_OPCODE_START" value="1" />
  <parameter name="VCI_1_FUNCTIONS" value="1" />
  <parameter name="VCI_1_FUNCTION_0_DEPTH" value="16" />
  <parameter name="VCI_1_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_11_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_12_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_13_DEPTH" value="0" />
  <parameter name="VCI_1_FUNCTION_14_DEPTH" value="0" />
  <parameter name="VCI_1_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_2_LANES" value="4" />
  <parameter name="VCI_2_OPCODE_START" value="3" />
  <parameter name="VCI_2_FUNCTIONS" value="1" />
  <parameter name="VCI_2_FUNCTION_0_DEPTH" value="2" />
  <parameter name="VCI_2_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_11_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_12_DEPTH" value="0" />
  <parameter name="VCI_2_FUNCTION_13_DEPTH" value="0" />
  <parameter name="VCI_2_MODIFIES_DEST_ADDR" value="true" />
  <parameter name="VCI_3_LANES" value="1" />
  <parameter name="VCI_3_OPCODE_START" value="3" />
  <parameter name="VCI_3_FUNCTIONS" value="1" />
  <parameter name="VCI_3_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_11_DEPTH" value="0" />
  <parameter name="VCI_3_FUNCTION_12_DEPTH" value="0" />
  <parameter name="VCI_3_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_4_LANES" value="1" />
  <parameter name="VCI_4_OPCODE_START" value="4" />
  <parameter name="VCI_4_FUNCTIONS" value="1" />
  <parameter name="VCI_4_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_4_FUNCTION_11_DEPTH" value="0" />
  <parameter name="VCI_4_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_5_LANES" value="1" />
  <parameter name="VCI_5_OPCODE_START" value="5" />
  <parameter name="VCI_5_FUNCTIONS" value="1" />
  <parameter name="VCI_5_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_5_FUNCTION_10_DEPTH" value="0" />
  <parameter name="VCI_5_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_6_LANES" value="1" />
  <parameter name="VCI_6_OPCODE_START" value="6" />
  <parameter name="VCI_6_FUNCTIONS" value="1" />
  <parameter name="VCI_6_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_6_FUNCTION_9_DEPTH" value="0" />
  <parameter name="VCI_6_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_7_LANES" value="1" />
  <parameter name="VCI_7_OPCODE_START" value="7" />
  <parameter name="VCI_7_FUNCTIONS" value="1" />
  <parameter name="VCI_7_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_7_FUNCTION_8_DEPTH" value="0" />
  <parameter name="VCI_7_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_8_LANES" value="1" />
  <parameter name="VCI_8_OPCODE_START" value="8" />
  <parameter name="VCI_8_FUNCTIONS" value="1" />
  <parameter name="VCI_8_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_8_FUNCTION_7_DEPTH" value="0" />
  <parameter name="VCI_8_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_9_LANES" value="1" />
  <parameter name="VCI_9_OPCODE_START" value="9" />
  <parameter name="VCI_9_FUNCTIONS" value="1" />
  <parameter name="VCI_9_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_9_FUNCTION_6_DEPTH" value="0" />
  <parameter name="VCI_9_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_10_LANES" value="1" />
  <parameter name="VCI_10_OPCODE_START" value="10" />
  <parameter name="VCI_10_FUNCTIONS" value="1" />
  <parameter name="VCI_10_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_10_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_10_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_10_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_10_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_10_FUNCTION_5_DEPTH" value="0" />
  <parameter name="VCI_10_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_11_LANES" value="1" />
  <parameter name="VCI_11_OPCODE_START" value="11" />
  <parameter name="VCI_11_FUNCTIONS" value="1" />
  <parameter name="VCI_11_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_11_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_11_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_11_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_11_FUNCTION_4_DEPTH" value="0" />
  <parameter name="VCI_11_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_12_LANES" value="1" />
  <parameter name="VCI_12_OPCODE_START" value="12" />
  <parameter name="VCI_12_FUNCTIONS" value="1" />
  <parameter name="VCI_12_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_12_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_12_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_12_FUNCTION_3_DEPTH" value="0" />
  <parameter name="VCI_12_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_13_LANES" value="1" />
  <parameter name="VCI_13_OPCODE_START" value="13" />
  <parameter name="VCI_13_FUNCTIONS" value="1" />
  <parameter name="VCI_13_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_13_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_13_FUNCTION_2_DEPTH" value="0" />
  <parameter name="VCI_13_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_14_LANES" value="1" />
  <parameter name="VCI_14_OPCODE_START" value="14" />
  <parameter name="VCI_14_FUNCTIONS" value="1" />
  <parameter name="VCI_14_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_14_FUNCTION_1_DEPTH" value="0" />
  <parameter name="VCI_14_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="VCI_15_LANES" value="1" />
  <parameter name="VCI_15_OPCODE_START" value="15" />
  <parameter name="VCI_15_FUNCTIONS" value="1" />
  <parameter name="VCI_15_FUNCTION_0_DEPTH" value="0" />
  <parameter name="VCI_15_MODIFIES_DEST_ADDR" value="false" />
  <parameter name="MULFXP_WORD_FRACTION_BITS" value="16" />
  <parameter name="MULFXP_HALF_FRACTION_BITS" value="15" />
  <parameter name="MULFXP_BYTE_FRACTION_BITS" value="4" />
  <parameter name="CI_CLK_RATE" value="0" />
  <parameter name="CORE_CLK_RATE" value="184821400" />
  <parameter name="CORE_CLK_2X_RATE" value="369642800" />
  <parameter name="CI_CLK_DOMAIN" value="0" />
  <parameter name="CORE_CLK_DOMAIN" value="10" />
  <parameter name="CORE_CLK_2X_DOMAIN" value="4" />
  <parameter name="DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="UNIQUE_ID" value="$${FILENAME}_vbx1" />
 </module>
 
 <module kind="alt_vip_vfr" version="13.1" enabled="1" name="alt_vip_vfr_0">
  <parameter name="FAMILY" value="Stratix IV" />
  <parameter name="BITS_PER_PIXEL_PER_COLOR_PLANE" value="8" />
  <parameter name="NUMBER_OF_CHANNELS_IN_PARALLEL" value="4" />
  <parameter name="NUMBER_OF_CHANNELS_IN_SEQUENCE" value="1" />
  <parameter name="MAX_IMAGE_WIDTH" value="1920" />
  <parameter name="MAX_IMAGE_HEIGHT" value="1080" />
  <parameter name="MEM_PORT_WIDTH" value="256" />
  <parameter name="RMASTER_FIFO_DEPTH" value="128" />
  <parameter name="RMASTER_BURST_TARGET" value="64" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="148000000" />
  <parameter name="AUTO_CLOCK_MASTER_CLOCK_RATE" value="184821400" />
 </module>
 <module kind="alt_vip_itc" version="13.1" enabled="1" name="alt_vip_itc_0">
  <parameter name="FAMILY" value="Stratix IV" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="4" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BPS" value="8" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="1920" />
  <parameter name="V_ACTIVE_LINES" value="1080" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="FIFO_DEPTH" value="1920" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="THRESHOLD" value="1919" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="H_SYNC_LENGTH" value="44" />
  <parameter name="H_FRONT_PORCH" value="88" />
  <parameter name="H_BACK_PORCH" value="148" />
  <parameter name="V_SYNC_LENGTH" value="5" />
  <parameter name="V_FRONT_PORCH" value="4" />
  <parameter name="V_BACK_PORCH" value="36" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="AUTO_IS_CLK_RST_CLOCK_RATE" value="148000000" />
 </module>
 <module kind="altpll" version="13.1" enabled="1" name="dvi_tx_pll">
  <parameter name="HIDDEN_CUSTOM_ELABORATION">altpll_avalon_elaboration</parameter>
  <parameter name="HIDDEN_CUSTOM_POST_EDIT">altpll_avalon_post_edit</parameter>
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="WIDTH_CLOCK" value="10" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="74" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="25" />
  <parameter name="CLK1_DIVIDE_BY" value="500" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_extclk0" value="" />
  <parameter name="PORT_extclk1" value="" />
  <parameter name="PORT_extclk2" value="" />
  <parameter name="PORT_extclk3" value="" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk6" value="PORT_UNUSED" />
  <parameter name="PORT_clk7" value="PORT_UNUSED" />
  <parameter name="PORT_clk8" value="PORT_UNUSED" />
  <parameter name="PORT_clk9" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="OFF" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="HIDDEN_CONSTANTS">CT#PORT_clk9 PORT_UNUSED CT#PORT_clk8 PORT_UNUSED CT#PORT_clk7 PORT_UNUSED CT#PORT_clk6 PORT_UNUSED CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 74 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 10 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_FBOUT PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Stratix IV} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 25 CT#CLK1_DIVIDE_BY 500 CT#USING_FBMIMICBIDIR_PORT OFF CT#PORT_LOCKED PORT_UNUSED</parameter>
  <parameter name="HIDDEN_PRIVATES">PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 0.10000000 PT#OUTPUT_FREQ0 148.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 0.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 0.100000 PT#EFF_OUTPUT_FREQ_VALUE0 148.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Stratix IV} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1361947820672299.mif PT#ACTIVECLK_CHECK 0</parameter>
  <parameter name="HIDDEN_USED_PORTS">UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used</parameter>
  <parameter name="HIDDEN_IS_NUMERIC">IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1</parameter>
  <parameter name="HIDDEN_MF_PORTS">MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1</parameter>
  <parameter name="HIDDEN_IF_PORTS">IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#readdata {output 32} IF#write {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0}</parameter>
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.1"
   enabled="1"
   name="dvi_tx_clk_bridge">
  <parameter name="DERIVED_CLOCK_RATE" value="148000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.1"
   enabled="1"
   name="sysclk_2x_bridge">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="369642800" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="alt_vip_cti" version="13.1" enabled="1" name="alt_vip_cti_0">
  <parameter name="FAMILY" value="Stratix IV" />
  <parameter name="BPS" value="8" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SYNC_TO" value="2" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="ADD_DATA_ENABLE_SIGNAL" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_STD" value="0" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="GENERATE_ANC" value="0" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="H_ACTIVE_PIXELS_F0" value="1920" />
  <parameter name="V_ACTIVE_LINES_F0" value="1080" />
  <parameter name="V_ACTIVE_LINES_F1" value="32" />
  <parameter name="FIFO_DEPTH" value="1920" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AUTO_IS_CLK_RST_CLOCK_RATE" value="184821400" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.1"
   enabled="1"
   name="write_edid_clk_bridge">
  <parameter name="DERIVED_CLOCK_RATE" value="100000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="100000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="alt_vip_vfb" version="13.1" enabled="0" name="alt_vip_vfb_0">
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="PARAMETERISATION"><![CDATA[<frameBufferParams><VFB_NAME>MyFrameBuffer</VFB_NAME><VFB_MAX_WIDTH>1920</VFB_MAX_WIDTH><VFB_MAX_HEIGHT>1080</VFB_MAX_HEIGHT><VFB_BPS>8</VFB_BPS><VFB_CHANNELS_IN_SEQ>1</VFB_CHANNELS_IN_SEQ><VFB_CHANNELS_IN_PAR>3</VFB_CHANNELS_IN_PAR><VFB_WRITER_RUNTIME_CONTROL>0</VFB_WRITER_RUNTIME_CONTROL><VFB_DROP_FRAMES>true</VFB_DROP_FRAMES><VFB_READER_RUNTIME_CONTROL>0</VFB_READER_RUNTIME_CONTROL><VFB_REPEAT_FRAMES>true</VFB_REPEAT_FRAMES><VFB_FRAMEBUFFERS_ADDR>3E000000</VFB_FRAMEBUFFERS_ADDR><VFB_MEM_PORT_WIDTH>32</VFB_MEM_PORT_WIDTH><VFB_MEM_MASTERS_USE_SEPARATE_CLOCK>true</VFB_MEM_MASTERS_USE_SEPARATE_CLOCK><VFB_RDATA_FIFO_DEPTH>64</VFB_RDATA_FIFO_DEPTH><VFB_RDATA_BURST_TARGET>32</VFB_RDATA_BURST_TARGET><VFB_WDATA_FIFO_DEPTH>64</VFB_WDATA_FIFO_DEPTH><VFB_WDATA_BURST_TARGET>32</VFB_WDATA_BURST_TARGET><VFB_MAX_NUMBER_PACKETS>0</VFB_MAX_NUMBER_PACKETS><VFB_MAX_SYMBOLS_IN_PACKET>10</VFB_MAX_SYMBOLS_IN_PACKET><VFB_INTERLACED_SUPPORT>0</VFB_INTERLACED_SUPPORT><VFB_CONTROLLED_DROP_REPEAT>0</VFB_CONTROLLED_DROP_REPEAT><VFB_BURST_ALIGNMENT>true</VFB_BURST_ALIGNMENT><VFB_DROP_INVALID_FIELDS>0</VFB_DROP_INVALID_FIELDS></frameBufferParams>]]></parameter>
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.1"
   enabled="1"
   name="sys_clk_timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="10" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="slide_switch">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="13.1"
   enabled="1"
   name="mm_bridge_0">
  <parameter name="DATA_WIDTH" value="256" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="30" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="184821400" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="stream_writer" version="1.0" enabled="1" name="stream_writer_0">
  <parameter name="STREAM_DATA_WIDTH_BITS" value="24" />
  <parameter name="MEMORY_DATA_WIDTH_BYTES" value="32" />
  <parameter name="LOG2_MEMORY_BURST_BEATS" value="3" />
  <parameter name="BUFFER_LIST_ENTRIES" value="8" />
  <parameter name="CAPTURE_STARTOFPACKET_DATA" value="0" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="184821400" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.1"
   enabled="1"
   name="sysclk_slave_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="5" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="184821400" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.1"
   enabled="1"
   name="tx_clk_slave_bridge">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="10" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="2" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="2" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="148000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="csense_adc_fo">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="csense_cs_n">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="csense_sck">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="csense_sdi">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="csense_sdo">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="temp_scl">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="temp_sda">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Bidir" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_jtag_avalon_master"
   version="13.1"
   enabled="1"
   name="jtag_master">
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE" value="EP4SGX230KF40C2" />
 </module>
 <module kind="vci_divide" version="1.0" enabled="1" name="vci_divide_0">
  <parameter name="VCI_LANES" value="4" />
  <parameter name="FXP_BITS" value="16" />
 </module>
 <module kind="vci_sqrt" version="1.0" enabled="1" name="vci_sqrt_0">
  <parameter name="VCI_LANES" value="4" />
  <parameter name="FXP_BITS" value="16" />
  <parameter name="PIPELINE_STAGES" value="16" />
 </module>
 <module
   kind="vci_particle_full"
   version="1.0"
   enabled="1"
   name="vci_particle_full_0">
  <parameter name="VCI_LANES" value="4" />
  <parameter name="FXP_BITS" value="16" />
  <parameter name="OCT_DIST_APPROX" value="0" />
  <parameter name="DSPBA_FLOATING" value="0" />
 </module>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x41040800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x41040800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="interrupt" version="13.1" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="cpu.d_irq"
   end="timestamp_timer.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_50.clk" end="button.clk" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="led.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="timestamp_timer.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="clock_crossing_io.m0_clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="clock_crossing_io.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="button.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0a00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="led.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0900" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="timestamp_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0600" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="timestamp_timer.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="timestamp_timer.reset" />
 <connection kind="reset" version="13.1" start="clk_50.clk_reset" end="led.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="led.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="button.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="button.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="clock_crossing_io.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="clock_crossing_io.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="clock_crossing_io.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="clock_crossing_io.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="mem_if_ddr2_emif_0.pll_ref_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="mem_if_ddr2_emif_0.global_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="cpu.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="sysclk.in_clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0b00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_50.clk" end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="clock_crossing_io.s0_clk" />
 <connection
   kind="nios_custom_instruction"
   version="13.1"
   start="cpu.custom_instruction_master"
   end="vbx1.ncs">
  <parameter name="CIName">vectorblox_ncs_shim_0</parameter>
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0" />
 </connection>
 
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="vbx1.core_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="vbx1.core_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="vbx1.core_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="mem_if_ddr2_emif_0.soft_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="alt_vip_vfr_0.clock_master" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfr_0.clock_reset_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfr_0.clock_master_reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="cpu.d_irq"
   end="alt_vip_vfr_0.interrupt_sender">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_vfr_0.clock_reset_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_vfr_0.clock_master_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_itc_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_itc_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="dvi_tx_pll.inclk_interface_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="dvi_tx_pll.inclk_interface_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="dvi_tx_pll.inclk_interface" />
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="dvi_tx_pll.pll_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="dvi_tx_pll.c0"
   end="dvi_tx_clk_bridge.in_clk" />
 <connection
   kind="clock"
   version="13.1"
   start="sysclk_2x_bridge.out_clk"
   end="vbx1.core_clk_2x" />
 <connection
   kind="clock"
   version="13.1"
   start="dvi_tx_pll.c1"
   end="write_edid_clk_bridge.in_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_cti_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_cti_0.is_clk_rst_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfb_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_vfb_0.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="alt_vip_vfb_0.read_master_av_clock" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="alt_vip_vfb_0.write_master_av_clock" />
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfb_0.read_master"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfb_0.write_master"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfb_0.read_master_av_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_vfb_0.read_master_av_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="alt_vip_vfb_0.write_master_av_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="alt_vip_vfb_0.write_master_av_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="alt_vip_cti_0.is_clk_rst" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="sys_clk_timer.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="sys_clk_timer.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="sys_clk_timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0500" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="cpu.d_irq"
   end="sys_clk_timer.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="alt_vip_vfb_0.clock" />
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_vfr_0.avalon_streaming_source"
   end="alt_vip_itc_0.din" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="slide_switch.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="slide_switch.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="slide_switch.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="slide_switch.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="dvi_tx_pll.c0"
   end="alt_vip_vfr_0.clock_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="dvi_tx_pll.c0"
   end="alt_vip_itc_0.is_clk_rst" />
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="mm_bridge_0.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="mm_bridge_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="mm_bridge_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="mm_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.instruction_master"
   end="mm_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="alt_vip_vfr_0.avalon_master"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="2" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="vbx1.dma_master"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="mm_bridge_0.m0"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="stream_writer_0.clock" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="stream_writer_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="stream_writer_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="stream_writer_0.avalon_master"
   end="mem_if_ddr2_emif_0.avl">
  <parameter name="arbitrationPriority" value="2" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon_streaming"
   version="13.1"
   start="alt_vip_cti_0.dout"
   end="stream_writer_0.streaming_sink" />
 <connection
   kind="interrupt"
   version="13.1"
   start="cpu.d_irq"
   end="stream_writer_0.interrupt_sender">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="mem_if_ddr2_emif_0.afi_clk"
   end="sysclk_slave_bridge.m0_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="sysclk_slave_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="sysclk_slave_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="sysclk_slave_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="sysclk_slave_bridge.s0_reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="sysclk_slave_bridge.s0_clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="sysclk_slave_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="sysclk_slave_bridge.m0"
   end="stream_writer_0.slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="tx_clk_slave_bridge.m0"
   end="alt_vip_vfr_0.avalon_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="clock_crossing_io.m0"
   end="tx_clk_slave_bridge.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="dvi_tx_pll.c0"
   end="tx_clk_slave_bridge.m0_clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="tx_clk_slave_bridge.s0_clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="tx_clk_slave_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="tx_clk_slave_bridge.s0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="tx_clk_slave_bridge.m0_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="tx_clk_slave_bridge.m0_reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="cpu.data_master"
   end="vbx1.scratchpad_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x41000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_50.clk"
   end="csense_adc_fo.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="csense_adc_fo.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="csense_adc_fo.reset" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="csense_cs_n.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="csense_cs_n.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="csense_cs_n.reset" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="temp_sda.clk" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="csense_sck.clk" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="csense_sdi.clk" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="csense_sdo.clk" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="temp_scl.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="csense_sck.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="csense_sck.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="csense_sdi.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="csense_sdi.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="csense_sdo.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="csense_sdo.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="temp_scl.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="temp_scl.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="temp_sda.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="temp_sda.reset" />
 <connection kind="clock" version="13.1" start="clk_50.clk" end="jtag_master.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_50.clk_reset"
   end="jtag_master.clk_reset" />
 <connection
   kind="reset"
   version="13.1"
   start="cpu.jtag_debug_module_reset"
   end="jtag_master.clk_reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="csense_adc_fo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0c80" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="csense_cs_n.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="csense_sck.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0d80" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="csense_sdi.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0e00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="csense_sdo.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0e80" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="temp_scl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="jtag_master.master"
   end="temp_sda.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0f80" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="conduit"
   version="13.1"
   start="vbx1.vci_0_conduit"
   end="vci_divide_0.conduit_end">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.1"
   start="vbx1.vci_1_conduit"
   end="vci_sqrt_0.conduit_end">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="13.1"
   start="vbx1.vci_2_conduit"
   end="vci_particle_full_0.conduit_end">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="2" />
</system>
