dummy_page	,	V_20
ring	,	V_50
IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK	,	V_29
rptr	,	V_14
dev_info	,	F_33
ih_cntl	,	V_3
upper_32_bits	,	F_8
mmSRBM_STATUS	,	V_58
cik_ih_disable_interrupts	,	F_4
IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK	,	V_28
amdgpu_ih_ring_fini	,	F_24
vm_id	,	V_54
"  IH_RB_BASE=0x%08X\n"	,	L_9
ih_rb_cntl	,	V_5
dev	,	V_44
mmSRBM_STATUS2	,	V_63
tmp	,	V_42
cik_ih_early_init	,	F_17
state	,	V_68
mmINTERRUPT_CNTL2	,	V_19
IH_CNTL__ENABLE_INTR_MASK	,	V_7
ih	,	V_10
wptr	,	V_41
IH_RB_CNTL__RB_ENABLE_MASK	,	V_8
cik_ih_funcs	,	V_71
src_data	,	V_52
IH_CNTL__MC_VMID__SHIFT	,	V_37
handle	,	V_56
srbm_soft_reset	,	V_64
amdgpu_irq_init	,	F_21
mmIH_RB_CNTL	,	V_6
adev	,	V_2
mmIH_RB_WPTR_ADDR_LO	,	V_33
"  IH_CNTL=0x%08X\n"	,	L_7
SRBM_SOFT_RESET__SOFT_RESET_IH_MASK	,	V_65
mmIH_CNTL	,	V_4
usec_timeout	,	V_61
ring_index	,	V_48
"  IH_RB_RPTR=0x%08X\n"	,	L_12
mmINTERRUPT_CNTL	,	V_22
ring_size	,	V_27
"  SRBM_STATUS2=0x%08X\n"	,	L_4
cik_ih_set_powergating_state	,	F_36
cik_ih_decode_iv	,	F_15
enabled	,	V_11
RREG32	,	F_2
ptr_mask	,	V_45
INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK	,	V_23
amdgpu_iv_entry	,	V_46
interrupt_cntl	,	V_17
cik_ih_sw_fini	,	F_22
cik_ih_is_idle	,	F_29
amd_clockgating_state	,	V_67
cik_ih_get_wptr	,	F_12
"  IH_RB_CNTL=0x%08X\n"	,	L_8
INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK	,	V_24
order_base_2	,	F_6
"CIK IH registers\n"	,	L_2
"  INTERRUPT_CNTL2=0x%08X\n"	,	L_6
amd_powergating_state	,	V_69
irq	,	V_9
uint32_t	,	T_3
i	,	V_60
rb_bufsz	,	V_16
cik_ih_suspend	,	F_27
r	,	V_57
pas_id	,	V_55
cik_ih_set_rptr	,	F_16
cik_ih_set_clockgating_state	,	F_35
udelay	,	F_31
ring_id	,	V_53
mmIH_RB_BASE	,	V_25
cik_ih_enable_interrupts	,	F_1
amdgpu_irq_fini	,	F_23
cik_ih_print_status	,	F_32
cik_ih_irq_init	,	F_5
mdelay	,	F_11
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_1
msi_enabled	,	V_38
wptr_off	,	V_18
lower_32_bits	,	F_7
wptr_offs	,	V_32
pdev	,	V_40
cik_ih_set_interrupt_funcs	,	F_18
dw	,	V_49
u32	,	T_1
pci_set_master	,	F_9
ret	,	V_15
amdgpu_ih_ring_init	,	F_20
IH_CNTL__RPTR_REARM_MASK	,	V_39
cik_ih_sw_init	,	F_19
cik_ih_hw_fini	,	F_26
"  IH_RB_WPTR_ADDR_HI=0x%08X\n"	,	L_11
"  SRBM_STATUS=0x%08X\n"	,	L_3
entry	,	V_47
ETIMEDOUT	,	V_62
cik_ih_soft_reset	,	F_34
mmIH_RB_WPTR	,	V_13
WREG32	,	F_3
SRBM_STATUS__IH_BUSY_MASK	,	V_59
gpu_addr	,	V_26
"  IH_RB_WPTR_ADDR_LO=0x%08X\n"	,	L_10
wb	,	V_31
"SRBM_SOFT_RESET=0x%08X\n"	,	L_14
mmIH_RB_WPTR_ADDR_HI	,	V_34
"  INTERRUPT_CNTL=0x%08X\n"	,	L_5
mmSRBM_SOFT_RESET	,	V_66
cik_ih_irq_disable	,	F_10
le32_to_cpu	,	F_13
ih_funcs	,	V_70
addr	,	V_21
cik_ih_wait_for_idle	,	F_30
amdgpu_device	,	V_1
IH_CNTL__MC_WR_CLEAN_CNT__SHIFT	,	V_36
IH_CNTL__MC_WRREQ_CREDIT__SHIFT	,	V_35
src_id	,	V_51
mmIH_RB_RPTR	,	V_12
dev_warn	,	F_14
IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK	,	V_30
u64	,	T_2
"  IH_RB_WPTR=0x%08X\n"	,	L_13
cik_ih_hw_init	,	F_25
cik_ih_resume	,	F_28
IH_RB_WPTR__RB_OVERFLOW_MASK	,	V_43
