#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Apr  8 23:11:29 2025
# Process ID: 19516
# Current directory: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1428
# Log file: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On        :ZephyrusG14
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 4900HS with Radeon Graphics         
# CPU Frequency     :2994 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :8069 MB
# Total Virtual     :24626 MB
# Available Virtual :4911 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Dev/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Dev/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1749.770 ; gain = 578.227
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr  8 23:12:12 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1977.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2081.352 ; gain = 0.668
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2643.801 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2643.801 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2643.801 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.801 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2643.801 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.507 . Memory (MB): peak = 2643.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.508 . Memory (MB): peak = 2643.801 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2643.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.195 ; gain = 966.914
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property is_loc_fixed true [get_ports [list  {segment[1]}]]
set_property target_constrs_file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr  8 23:15:15 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: basys3_top_level
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.391 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'CHANNELS' is omitted [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:24]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:187]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:188]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:189]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:190]
INFO: [Synth 8-6157] synthesizing module 'basys3_top_level' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
INFO: [Synth 8-6157] synthesizing module 'basys3_rapidx_cpu' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'basys3_ifetch_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_ifetch_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:56]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:60]
WARNING: [Synth 8-11581] system task call 'fflush' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:61]
WARNING: [Synth 8-11581] system task call 'finish' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:118]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:179]
INFO: [Synth 8-6157] synthesizing module 'basys3_memory_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:92]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'basys3_memory_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_rapidx_cpu' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_rom' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_rom' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_ram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_ram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'basys3_gpio_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'basys3_gpio_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-6157] synthesizing module 'basys3_uart_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'basys3_uart_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'display_engine' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_vram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_vram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'display_engine' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6157] synthesizing module 'lcd_dsp' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'lcd_dsp' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:31]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:37]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:43]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:49]
INFO: [Synth 8-6157] synthesizing module 'anode_mux' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'bounded_counter' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MaxValue bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounded_counter' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 65104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'anode_mux' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top_level' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
WARNING: [Synth 8-87] always_comb on 'o_imm_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:76]
WARNING: [Synth 8-87] always_comb on 'o_pc_load_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:99]
WARNING: [Synth 8-6014] Unused sequential element ir_control_sig_reg[debug_instruction] was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:147]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:48]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:49]
WARNING: [Synth 8-3848] Net framebuf_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:90]
WARNING: [Synth 8-3848] Net lcd_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:92]
WARNING: [Synth 8-7129] Port clk in module lcd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[7] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[6] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[5] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[4] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[3] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[2] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[1] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[15] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[14] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[13] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[12] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[11] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[10] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[9] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[8] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][31] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][30] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][29] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][28] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][27] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][26] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][25] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][24] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][23] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][22] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][21] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][20] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][19] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][18] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][17] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][16] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][15] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][14] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][13] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][12] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][11] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][10] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][9] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][8] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][7] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][6] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][5] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][4] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][3] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][2] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][1] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][0] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2810.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_rom/blk_mem_rom.dcp' for cell 'rom'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_ram/blk_mem_ram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_vram/blk_vram.dcp' for cell 'display_engine_inst/vram_framebuffer'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2810.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2810.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2810.391 ; gain = 0.000
83 Infos, 176 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2810.391 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.391 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'CHANNELS' is omitted [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:24]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:187]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:188]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:189]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:190]
INFO: [Synth 8-6157] synthesizing module 'basys3_top_level' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
INFO: [Synth 8-6157] synthesizing module 'basys3_rapidx_cpu' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'basys3_ifetch_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_ifetch_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:56]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:60]
WARNING: [Synth 8-11581] system task call 'fflush' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:61]
WARNING: [Synth 8-11581] system task call 'finish' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:118]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:179]
INFO: [Synth 8-6157] synthesizing module 'basys3_memory_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:92]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'basys3_memory_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_rapidx_cpu' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_rom' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_rom' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_ram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_ram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'basys3_gpio_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'basys3_gpio_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-6157] synthesizing module 'basys3_uart_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'basys3_uart_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'display_engine' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_vram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_vram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'display_engine' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6157] synthesizing module 'lcd_dsp' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'lcd_dsp' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:31]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:37]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:43]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:49]
INFO: [Synth 8-6157] synthesizing module 'anode_mux' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'bounded_counter' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MaxValue bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounded_counter' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 65104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'anode_mux' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top_level' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
WARNING: [Synth 8-87] always_comb on 'o_imm_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:76]
WARNING: [Synth 8-87] always_comb on 'o_pc_load_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:99]
WARNING: [Synth 8-6014] Unused sequential element ir_control_sig_reg[debug_instruction] was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:147]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:48]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:49]
WARNING: [Synth 8-3848] Net framebuf_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:90]
WARNING: [Synth 8-3848] Net lcd_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:92]
WARNING: [Synth 8-7129] Port clk in module lcd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[7] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[6] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[5] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[4] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[3] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[2] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[1] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[15] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[14] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[13] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[12] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[11] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[10] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[9] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[8] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][31] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][30] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][29] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][28] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][27] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][26] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][25] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][24] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][23] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][22] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][21] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][20] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][19] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][18] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][17] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][16] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][15] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][14] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][13] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][12] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][11] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][10] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][9] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][8] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][7] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][6] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][5] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][4] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][3] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][2] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][1] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][0] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][2] in module register_file is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.578 ; gain = 116.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.578 ; gain = 116.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2926.578 ; gain = 116.188
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_rom/blk_mem_rom.dcp' for cell 'rom'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_ram/blk_mem_ram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_vram/blk_vram.dcp' for cell 'display_engine_inst/vram_framebuffer'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2935.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2935.934 ; gain = 125.543
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 08 2024-19:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2935.934 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B316D5A
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
import_files -norecurse {{D:/Files/Desktop/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/ps2_keyboard.sv} {D:/Files/Desktop/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/new/keyboard_controller.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr  8 23:29:43 2025] Launched synth_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/runme.log
[Tue Apr  8 23:29:43 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1.0
  **** Build date : Mar  6 2024 at 20:50:54
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Mar 08 2024-19:00:37
    **** Build number : 2024.1.1709942437
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.016 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B316D5A
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2984.055 ; gain = 20.039
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'XLEN' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:5]
WARNING: [Synth 8-11067] parameter 'RESET_VECTOR' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'RESET_STACK_POINTER' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:11]
WARNING: [Synth 8-11067] parameter 'WORD_WIDTH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:12]
WARNING: [Synth 8-11067] parameter 'NOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'NOOP_INSTRUCTION' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:14]
WARNING: [Synth 8-11067] parameter 'ADD_or_SUB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:16]
WARNING: [Synth 8-11067] parameter 'SLT' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:17]
WARNING: [Synth 8-11067] parameter 'SLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'XOR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:19]
WARNING: [Synth 8-11067] parameter 'OR_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:20]
WARNING: [Synth 8-11067] parameter 'AND_' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:21]
WARNING: [Synth 8-11067] parameter 'SLL' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:22]
WARNING: [Synth 8-11067] parameter 'SRL_or_SRA' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'LB_or_SB' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:24]
WARNING: [Synth 8-11067] parameter 'LH_or_SH' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:25]
WARNING: [Synth 8-11067] parameter 'LW_or_SW' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:26]
WARNING: [Synth 8-11067] parameter 'LBU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:27]
WARNING: [Synth 8-11067] parameter 'LHU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'BLTU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:29]
WARNING: [Synth 8-11067] parameter 'BGEU' declared inside package 'rapid_pkg' shall be treated as localparam [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv:30]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9661] initial value of parameter 'CHANNELS' is omitted [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:24]
WARNING: [Synth 8-10180] variable 'i' must explicitly be declared as automatic or static [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
INFO: [Synth 8-9937] previous definition of design element 'uart_if' is here [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/../imports/rtl/if/uart_if.sv:44]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:193]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:194]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:195]
WARNING: [Synth 8-9694] invalid size of integer constant literal [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:196]
INFO: [Synth 8-6157] synthesizing module 'basys3_top_level' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
INFO: [Synth 8-6157] synthesizing module 'basys3_rapidx_cpu' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'basys3_ifetch_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_ifetch_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:56]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:58]
WARNING: [Synth 8-11581] system task call 'fwrite' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:60]
WARNING: [Synth 8-11581] system task call 'fflush' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:61]
WARNING: [Synth 8-11581] system task call 'finish' not supported [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_rd' does not match port width (5) of module 'register_file' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:118]
INFO: [Synth 8-6157] synthesizing module 'decoder_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'decoder_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:59]
INFO: [Synth 8-6157] synthesizing module 'execute_state' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'execute_state' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv:3]
INFO: [Synth 8-6157] synthesizing module 'execute_logic' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:113]
INFO: [Synth 8-6155] done synthesizing module 'execute_logic' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:30]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_mem_rd' does not match port width (5) of module 'forward_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:179]
INFO: [Synth 8-6157] synthesizing module 'basys3_memory_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:92]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:104]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'basys3_memory_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_rapidx_cpu' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv:10]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'memory_management_unit__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
	Parameter CHANNELS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_management_unit__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_rom' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_rom' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_ram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_ram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_mem_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'basys3_gpio_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'basys3_gpio_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv:23]
INFO: [Synth 8-6157] synthesizing module 'basys3_uart_peripheral' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_if' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'basys3_uart_peripheral' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv:24]
INFO: [Synth 8-6157] synthesizing module 'display_engine' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_vram' [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_vram' (0#1) [C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/realtime/blk_vram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/vga_driver.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'display_engine' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6157] synthesizing module 'lcd_dsp' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'lcd_dsp' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:66]
INFO: [Synth 8-6157] synthesizing module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_driver' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/segment_driver.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:31]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:37]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:43]
WARNING: [Synth 8-689] width (8) of port connection 'i_digit' does not match port width (4) of module 'segment_driver' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:49]
INFO: [Synth 8-6157] synthesizing module 'anode_mux' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'bounded_counter' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter MaxValue bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bounded_counter' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/bounded_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
	Parameter TARGET_VALUE bound to: 65104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/clock_divider.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'anode_mux' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/anode_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/lcd_display.sv:2]
INFO: [Synth 8-6157] synthesizing module 'keyboard_controller' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/keyboard_controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/ps2_keyboard.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/ps2_keyboard.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_controller' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/keyboard_controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top_level' (0#1) [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:22]
WARNING: [Synth 8-87] always_comb on 'o_imm_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv:76]
WARNING: [Synth 8-87] always_comb on 'o_pc_load_reg' did not result in combinational logic [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv:99]
WARNING: [Synth 8-6014] Unused sequential element ir_control_sig_reg[debug_instruction] was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv:147]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:48]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/display_engine.sv:49]
WARNING: [Synth 8-7137] Register counter_reg in module ps2_keyboard has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/ps2_keyboard.sv:54]
WARNING: [Synth 8-7137] Register dataReady_reg in module ps2_keyboard has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/new/ps2_keyboard.sv:57]
WARNING: [Synth 8-7137] Register scancode_buffer_reg in module keyboard_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'scancode_buffer_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "scancode_buffer_reg" dissolved into registers
WARNING: [Synth 8-3848] Net framebuf_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:94]
WARNING: [Synth 8-3848] Net lcd_word in module/entity basys3_top_level does not have driver. [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv:96]
WARNING: [Synth 8-7129] Port clk in module ps2_keyboard is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module lcd_dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[7] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[6] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[5] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[4] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[3] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[2] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port framebuffer_data[1] in module display_engine is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[15] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[14] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[13] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[12] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[11] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[10] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[9] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[8] in module basys3_uart_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[31] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[30] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[29] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[28] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[27] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[26] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[25] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[24] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[23] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[22] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[21] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[20] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[19] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[18] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[17] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_out[16] in module basys3_gpio_peripheral is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][31] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][30] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][29] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][28] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][27] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][26] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][25] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][24] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][23] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][22] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][21] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][20] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][19] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][18] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][17] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][16] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][15] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][14] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][13] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][12] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][11] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][10] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][9] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][8] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][7] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][6] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][5] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][4] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][3] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][2] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][1] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_sig[debug_instruction][0] in module basys3_memory_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2_out] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs1][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][4] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][3] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][2] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][1] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_control_signal[rs2][0] in module execute_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[mem] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[iop] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][2] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][1] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[fcs_opcode][0] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][4] in module register_file is either unconnected or has no load
WARNING: [Synth 8-7129] Port ex_mem_signal[rd][3] in module register_file is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.328 ; gain = 64.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3050.211 ; gain = 86.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3050.211 ; gain = 86.195
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_rom/blk_mem_rom.dcp' for cell 'rom'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_mem_ram/blk_mem_ram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.gen/sources_1/ip/blk_vram/blk_vram.dcp' for cell 'display_engine_inst/vram_framebuffer'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3080.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 3080.699 ; gain = 116.684
archive_project D:/Dev/projects/xilinx/rapidx_basys3.xpr.zip -temp_dir C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14 -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Dev/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.cache/ip 
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
WARNING: [Coretcl 2-105] Run 'blk_mem_rom_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_rom_synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_mem_ram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_ram_synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_vram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_vram_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_ram_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_vram_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_vram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_vram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/Dev/projects/xilinx/rapidx_basys3.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 3080.699 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Apr  9 00:30:01 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
[Wed Apr  9 00:46:09 2025] Launched synth_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/runme.log
[Wed Apr  9 00:46:09 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Apr  9 00:55:26 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
launch_runs impl_1 -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
[Wed Apr  9 00:57:22 2025] Launched synth_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/runme.log
[Wed Apr  9 00:57:22 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr  9 01:05:04 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Coe_File {d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom_init.coe} [get_ips blk_mem_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom_init.coe' provided. It will be converted relative to IP Instance files 'blk_mem_rom_init.coe'
generate_target all [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_rom'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_rom'...
catch { config_ip_cache -export [get_ips -all blk_mem_rom] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_rom
export_ip_user_files -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -no_script -sync -force -quiet
reset_run blk_mem_rom_synth_1
launch_runs blk_mem_rom_synth_1 -jobs 12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_rom
[Wed Apr  9 01:34:41 2025] Launched blk_mem_rom_synth_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/blk_mem_rom_synth_1/runme.log
export_simulation -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -directory D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
[Wed Apr  9 01:36:28 2025] Launched synth_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/synth_1/runme.log
[Wed Apr  9 01:36:28 2025] Launched impl_1...
Run output will be captured here: D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\segment_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\anode_mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\new\basys3_top_level.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\ps2_keyboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\lcd_display.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Dev\projects\xilinx\rapidx_basys3\rapidx_basys3.srcs\sources_1\imports\new\keyboard_controller.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
archive_project D:/Dev/projects/xilinx/rapidx_basys3.xpr.zip -temp_dir C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14 -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Dev/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.cache/ip 
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.srcs/utils_1/imports/synth_1/basys3_top_level.dcp with file C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19516-ZephyrusG14/PrjAr/_X_/rapidx_basys3.runs/synth_1/basys3_top_level.dcp
WARNING: [Coretcl 2-105] Run 'blk_mem_rom_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_rom_synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_mem_ram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_mem_ram_synth_1'...
WARNING: [Coretcl 2-105] Run 'blk_vram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'blk_vram_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_rom_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_mem_ram_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'blk_vram_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_mem_rom'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_mem_rom'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'blk_vram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'blk_vram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
