#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 14 17:20:12 2016
# Process ID: 17256
# Current directory: C:/Users/georges/Documents/GitHub/MQP/IMU/IMU.runs/c_addsub_0_synth_1
# Command line: vivado.exe -log c_addsub_0.vds -mode batch -messageDb vivado.pb -notrace -source c_addsub_0.tcl
# Log file: C:/Users/georges/Documents/GitHub/MQP/IMU/IMU.runs/c_addsub_0_synth_1/c_addsub_0.vds
# Journal file: C:/Users/georges/Documents/GitHub/MQP/IMU/IMU.runs/c_addsub_0_synth_1\vivado.jou
#-----------------------------------------------------------
source c_addsub_0.tcl -notrace
Command: synth_design -top c_addsub_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 294.836 ; gain = 87.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_9' declared at 'c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd:54' bound to instance 'U0' of component 'c_addsub_v12_0_9' [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (7#1) [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:68]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port C_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 327.586 ; gain = 120.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 327.586 ; gain = 120.230
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/IMU/IMU.runs/c_addsub_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/georges/Documents/GitHub/MQP/IMU/IMU.runs/c_addsub_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 625.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_viv has unconnected port SINIT
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 625.641 ; gain = 418.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |LUT2  |    16|
|3     |MUXCY |    22|
|4     |XORCY |    24|
|5     |FDRE  |    33|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 625.641 ; gain = 116.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 625.641 ; gain = 418.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/georges/Documents/GitHub/MQP/IMU/IMU.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 628.645 ; gain = 417.941
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 628.645 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 17:20:50 2016...
