<stg><name>Matrix_Vector_Activa.1</name>


<trans_list>

<trans id="4861" from="1" to="2">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4862" from="2" to="3">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4910" from="3" to="11">
<condition id="217">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4911" from="3" to="4">
<condition id="225">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4903" from="4" to="5">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4904" from="5" to="6">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4905" from="6" to="7">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4906" from="7" to="8">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4907" from="8" to="9">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4908" from="9" to="10">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4909" from="10" to="3">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_V_0_0_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_V_0_1_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_V_0_2_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_V_0_3_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_V_0_4_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_V_0_5_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_V_0_6_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_V_0_7_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %accu_V_0_8_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %accu_V_0_9_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %accu_V_0_10_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %accu_V_0_11_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %accu_V_0_12_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %accu_V_0_13_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %accu_V_0_14_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %accu_V_0_15_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %tile_assign = alloca i32

]]></Node>
<StgValue><ssdm name="tile_assign"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:17  %sf_8 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:18  %tmp_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry:19  %tmp_V_822 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_822"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:20  %tmp_V_823 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_823"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
entry:21  %tmp_V_824 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_824"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
entry:22  %tmp_V_825 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_825"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:23  %tmp_V_826 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_826"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
entry:24  %tmp_V_827 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_827"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:25  %tmp_V_828 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_828"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:26  %tmp_V_829 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_829"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:27  %tmp_V_830 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_830"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
entry:28  %tmp_V_831 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_831"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:29  %tmp_V_832 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_832"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
entry:30  %tmp_V_833 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_833"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:31  %tmp_V_834 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_834"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
entry:32  %tmp_V_835 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_835"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
entry:33  %tmp_V_836 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_836"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:34  %tmp_V_837 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_837"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
entry:35  %tmp_V_838 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_838"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:36  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40  %tmp_69_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_69_loc)

]]></Node>
<StgValue><ssdm name="tmp_69_loc_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  store i32 0, i32* %sf_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46  store i32 0, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_69_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41  %tmp_1339 = shl i32 %tmp_69_loc_read, 7

]]></Node>
<StgValue><ssdm name="tmp_1339"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42  %tmp_1340 = shl i32 %tmp_69_loc_read, 4

]]></Node>
<StgValue><ssdm name="tmp_1340"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43  %tmp_i_i = add i32 %tmp_1339, %tmp_1340

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
entry:47  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_assign_load_7 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1055_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str104)

]]></Node>
<StgValue><ssdm name="tmp_1055_i_i"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_1130 = icmp eq i32 %nf_assign_load_7, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_1130"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_8_load = load i32* %sf_8

]]></Node>
<StgValue><ssdm name="sf_8_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i_i_1130, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32">
<![CDATA[
:18  %tmp_1342 = trunc i32 %sf_8_load to i5

]]></Node>
<StgValue><ssdm name="tmp_1342"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32">
<![CDATA[
:1  %tmp_1341 = trunc i32 %sf_8_load to i5

]]></Node>
<StgValue><ssdm name="tmp_1341"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0">
<![CDATA[
:2  switch i5 %tmp_1341, label %branch17.i.i [
    i5 0, label %..critedge.0.i.i_crit_edge
    i5 1, label %branch1.i.i
    i5 2, label %branch2.i.i
    i5 3, label %branch3.i.i
    i5 4, label %branch4.i.i
    i5 5, label %branch5.i.i
    i5 6, label %branch6.i.i
    i5 7, label %branch7.i.i
    i5 8, label %branch8.i.i
    i5 9, label %branch9.i.i
    i5 10, label %branch10.i.i
    i5 11, label %branch11.i.i
    i5 12, label %branch12.i.i
    i5 13, label %branch13.i.i
    i5 14, label %branch14.i.i
    i5 15, label %branch15.i.i
    i5 -16, label %branch16.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:18  %sf_8_load_1 = load i32* %sf_8

]]></Node>
<StgValue><ssdm name="sf_8_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:19  %tmp_20_i_i = icmp eq i32 %sf_8_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4614  %sf = add i32 1, %sf_8_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4792" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4615  %tmp_21_i_i = icmp eq i32 %sf, 18

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4811" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:0  store i32 %sf, i32* %sf_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4815" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:52  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4868" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:53  %tmp_22_i_i = icmp eq i32 %nf, 8

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4869" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:54  %p_i_i = select i1 %tmp_22_i_i, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4871" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:56  store i32 %p_i_i, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4872" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:57  store i32 0, i32* %sf_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %empty_1674 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str104, i32 %tmp_1055_i_i)

]]></Node>
<StgValue><ssdm name="empty_1674"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4877" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V_load = load i32* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_V_822_load = load i32* %tmp_V_822

]]></Node>
<StgValue><ssdm name="tmp_V_822_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_V_823_load = load i32* %tmp_V_823

]]></Node>
<StgValue><ssdm name="tmp_V_823_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_V_824_load = load i32* %tmp_V_824

]]></Node>
<StgValue><ssdm name="tmp_V_824_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_V_825_load = load i32* %tmp_V_825

]]></Node>
<StgValue><ssdm name="tmp_V_825_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_V_826_load = load i32* %tmp_V_826

]]></Node>
<StgValue><ssdm name="tmp_V_826_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_V_827_load = load i32* %tmp_V_827

]]></Node>
<StgValue><ssdm name="tmp_V_827_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_V_828_load = load i32* %tmp_V_828

]]></Node>
<StgValue><ssdm name="tmp_V_828_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_V_829_load = load i32* %tmp_V_829

]]></Node>
<StgValue><ssdm name="tmp_V_829_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_830_load = load i32* %tmp_V_830

]]></Node>
<StgValue><ssdm name="tmp_V_830_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_V_831_load = load i32* %tmp_V_831

]]></Node>
<StgValue><ssdm name="tmp_V_831_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_V_832_load = load i32* %tmp_V_832

]]></Node>
<StgValue><ssdm name="tmp_V_832_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_V_833_load = load i32* %tmp_V_833

]]></Node>
<StgValue><ssdm name="tmp_V_833_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_V_834_load = load i32* %tmp_V_834

]]></Node>
<StgValue><ssdm name="tmp_V_834_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_V_835_load = load i32* %tmp_V_835

]]></Node>
<StgValue><ssdm name="tmp_V_835_load"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp_V_836_load = load i32* %tmp_V_836

]]></Node>
<StgValue><ssdm name="tmp_V_836_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_V_837_load = load i32* %tmp_V_837

]]></Node>
<StgValue><ssdm name="tmp_V_837_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_V_838_load = load i32* %tmp_V_838

]]></Node>
<StgValue><ssdm name="tmp_V_838_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="5">
<![CDATA[
:19  %inElem_V_2 = call i32 @_ssdm_op_Mux.ap_auto.18i32.i5(i32 %tmp_V_load, i32 %tmp_V_822_load, i32 %tmp_V_823_load, i32 %tmp_V_824_load, i32 %tmp_V_825_load, i32 %tmp_V_826_load, i32 %tmp_V_827_load, i32 %tmp_V_828_load, i32 %tmp_V_829_load, i32 %tmp_V_830_load, i32 %tmp_V_831_load, i32 %tmp_V_832_load, i32 %tmp_V_833_load, i32 %tmp_V_834_load, i32 %tmp_V_835_load, i32 %tmp_V_836_load, i32 %tmp_V_837_load, i32 %tmp_V_838_load, i5 %tmp_1342)

]]></Node>
<StgValue><ssdm name="inElem_V_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_841 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_841"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_837

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch16.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_836

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_834

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_833

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_832

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_831

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_830

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_829

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_828

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_827

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_826

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_825

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_824

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_823

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_822

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..critedge.0.i.i_crit_edge:0  store i32 %tmp_V_841, i32* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
..critedge.0.i.i_crit_edge:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="!0"/>
<literal name="tmp_1341" val="!1"/>
<literal name="tmp_1341" val="!2"/>
<literal name="tmp_1341" val="!3"/>
<literal name="tmp_1341" val="!4"/>
<literal name="tmp_1341" val="!5"/>
<literal name="tmp_1341" val="!6"/>
<literal name="tmp_1341" val="!7"/>
<literal name="tmp_1341" val="!8"/>
<literal name="tmp_1341" val="!9"/>
<literal name="tmp_1341" val="!10"/>
<literal name="tmp_1341" val="!11"/>
<literal name="tmp_1341" val="!12"/>
<literal name="tmp_1341" val="!13"/>
<literal name="tmp_1341" val="!14"/>
<literal name="tmp_1341" val="!15"/>
<literal name="tmp_1341" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17.i.i:0  store i32 %tmp_V_841, i32* %tmp_V_838

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="1"/>
<literal name="tmp_1341" val="!0"/>
<literal name="tmp_1341" val="!1"/>
<literal name="tmp_1341" val="!2"/>
<literal name="tmp_1341" val="!3"/>
<literal name="tmp_1341" val="!4"/>
<literal name="tmp_1341" val="!5"/>
<literal name="tmp_1341" val="!6"/>
<literal name="tmp_1341" val="!7"/>
<literal name="tmp_1341" val="!8"/>
<literal name="tmp_1341" val="!9"/>
<literal name="tmp_1341" val="!10"/>
<literal name="tmp_1341" val="!11"/>
<literal name="tmp_1341" val="!12"/>
<literal name="tmp_1341" val="!13"/>
<literal name="tmp_1341" val="!14"/>
<literal name="tmp_1341" val="!15"/>
<literal name="tmp_1341" val="!16"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch17.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:17  %tile_assign_load = load i32* %tile_assign

]]></Node>
<StgValue><ssdm name="tile_assign_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:36  %tmp_56_i_i = zext i32 %tile_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_56_i_i"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:37  %weights2_m_weights_V_16 = getelementptr [144 x i32]* @weights2_m_weights_V, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_16"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:38  %weights2_m_weights_V_17 = load i32* %weights2_m_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_17"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:353  %weights2_m_weights_V_18 = getelementptr [144 x i32]* @weights2_m_weights_V_1, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_18"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:354  %weights2_m_weights_V_19 = load i32* %weights2_m_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_19"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:637  %weights2_m_weights_V_20 = getelementptr [144 x i32]* @weights2_m_weights_V_2, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_20"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:638  %weights2_m_weights_V_21 = load i32* %weights2_m_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_21"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:921  %weights2_m_weights_V_22 = getelementptr [144 x i32]* @weights2_m_weights_V_3, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_22"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:922  %weights2_m_weights_V_23 = load i32* %weights2_m_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_23"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1205  %weights2_m_weights_V_24 = getelementptr [144 x i32]* @weights2_m_weights_V_4, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_24"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1206  %weights2_m_weights_V_25 = load i32* %weights2_m_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_25"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1489  %weights2_m_weights_V_26 = getelementptr [144 x i32]* @weights2_m_weights_V_5, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_26"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1490  %weights2_m_weights_V_27 = load i32* %weights2_m_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_27"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1773  %weights2_m_weights_V_28 = getelementptr [144 x i32]* @weights2_m_weights_V_6, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_28"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1774  %weights2_m_weights_V_29 = load i32* %weights2_m_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_29"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2057  %weights2_m_weights_V_30 = getelementptr [144 x i32]* @weights2_m_weights_V_7, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_30"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2058  %weights2_m_weights_V_31 = load i32* %weights2_m_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_31"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2341  %weights2_m_weights_V_32 = getelementptr [144 x i32]* @weights2_m_weights_V_8, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_32"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2342  %weights2_m_weights_V_33 = load i32* %weights2_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_33"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2625  %weights2_m_weights_V_34 = getelementptr [144 x i32]* @weights2_m_weights_V_9, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_34"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2626  %weights2_m_weights_V_35 = load i32* %weights2_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_35"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2909  %weights2_m_weights_V_36 = getelementptr [144 x i32]* @weights2_m_weights_V_10, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_36"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2910  %weights2_m_weights_V_37 = load i32* %weights2_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_37"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3193  %weights2_m_weights_V_38 = getelementptr [144 x i32]* @weights2_m_weights_V_11, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_38"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3194  %weights2_m_weights_V_39 = load i32* %weights2_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_39"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3477  %weights2_m_weights_V_40 = getelementptr [144 x i32]* @weights2_m_weights_V_12, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_40"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3478  %weights2_m_weights_V_41 = load i32* %weights2_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_41"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3761  %weights2_m_weights_V_42 = getelementptr [144 x i32]* @weights2_m_weights_V_13, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_42"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3762  %weights2_m_weights_V_43 = load i32* %weights2_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_43"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4045  %weights2_m_weights_V_44 = getelementptr [144 x i32]* @weights2_m_weights_V_14, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_44"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:4046  %weights2_m_weights_V_45 = load i32* %weights2_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_45"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4329  %weights2_m_weights_V_46 = getelementptr [144 x i32]* @weights2_m_weights_V_15, i64 0, i64 %tmp_56_i_i

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_46"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:4330  %weights2_m_weights_V_47 = load i32* %weights2_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_47"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4613  %tile = add i32 1, %tile_assign_load

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.i.i:4632  br i1 %tmp_21_i_i, label %.preheader11.0.i.i, label %.critedge.0.i.i.._crit_edge.i.i_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4812" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:1  store i32 %tile, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_21_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4813" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:2  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4870" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:55  %p_2_i_i = select i1 %tmp_22_i_i, i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="p_2_i_i"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4873" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:58  store i32 %p_2_i_i, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32">
<![CDATA[
.critedge.0.i.i:0  %act_m_val_V = phi i32 [ %inElem_V_2, %3 ], [ %tmp_V_841, %branch17.i.i ], [ %tmp_V_841, %branch16.i.i ], [ %tmp_V_841, %branch15.i.i ], [ %tmp_V_841, %branch14.i.i ], [ %tmp_V_841, %branch13.i.i ], [ %tmp_V_841, %branch12.i.i ], [ %tmp_V_841, %branch11.i.i ], [ %tmp_V_841, %branch10.i.i ], [ %tmp_V_841, %branch9.i.i ], [ %tmp_V_841, %branch8.i.i ], [ %tmp_V_841, %branch7.i.i ], [ %tmp_V_841, %branch6.i.i ], [ %tmp_V_841, %branch5.i.i ], [ %tmp_V_841, %branch4.i.i ], [ %tmp_V_841, %branch3.i.i ], [ %tmp_V_841, %branch2.i.i ], [ %tmp_V_841, %branch1.i.i ], [ %tmp_V_841, %..critedge.0.i.i_crit_edge ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:38  %weights2_m_weights_V_17 = load i32* %weights2_m_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_17"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:40  %tmp_1343 = trunc i32 %weights2_m_weights_V_17 to i1

]]></Node>
<StgValue><ssdm name="tmp_1343"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:41  %tmp_1344 = trunc i32 %act_m_val_V to i1

]]></Node>
<StgValue><ssdm name="tmp_1344"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:42  %tmp = xor i1 %tmp_1344, %tmp_1343

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:43  %tmp_62_0_i_i = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_i_i"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:44  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:48  %tmp_1345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1345"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:49  %tmp_1346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1346"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:50  %tmp19 = xor i1 %tmp_1346, %tmp_1345

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:51  %tmp_62_0_1_i_i = xor i1 %tmp19, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_1_i_i"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:52  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:56  %tmp_1347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1347"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:57  %tmp_1348 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1348"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:58  %tmp20 = xor i1 %tmp_1348, %tmp_1347

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:59  %tmp_62_0_2_i_i = xor i1 %tmp20, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_2_i_i"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:60  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:64  %tmp_1349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1349"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:65  %tmp_1350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1350"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:66  %tmp21 = xor i1 %tmp_1350, %tmp_1349

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:67  %tmp_62_0_3_i_i = xor i1 %tmp21, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_3_i_i"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:68  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:72  %tmp_1351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1351"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:73  %tmp_1352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1352"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:74  %tmp22 = xor i1 %tmp_1352, %tmp_1351

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:75  %tmp_62_0_4_i_i = xor i1 %tmp22, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_4_i_i"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:76  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:80  %tmp_1353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1353"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:81  %tmp_1354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1354"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:82  %tmp23 = xor i1 %tmp_1354, %tmp_1353

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:83  %tmp_62_0_5_i_i = xor i1 %tmp23, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_5_i_i"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:84  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:88  %tmp_1355 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1355"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:89  %tmp_1356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1356"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:90  %tmp24 = xor i1 %tmp_1356, %tmp_1355

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:91  %tmp_62_0_6_i_i = xor i1 %tmp24, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_6_i_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:92  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:96  %tmp_1357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1357"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:97  %tmp_1358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1358"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:98  %tmp25 = xor i1 %tmp_1358, %tmp_1357

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:99  %tmp_62_0_7_i_i = xor i1 %tmp25, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_7_i_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:104  %tmp_1359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1359"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:105  %tmp_1360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1360"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:106  %tmp26 = xor i1 %tmp_1360, %tmp_1359

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:107  %tmp_62_0_8_i_i = xor i1 %tmp26, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_8_i_i"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:112  %tmp_1361 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1361"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:113  %tmp_1362 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1362"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:114  %tmp27 = xor i1 %tmp_1362, %tmp_1361

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:115  %tmp_62_0_9_i_i = xor i1 %tmp27, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_9_i_i"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:120  %tmp_1363 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1363"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:121  %tmp_1364 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1364"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:122  %tmp28 = xor i1 %tmp_1364, %tmp_1363

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:123  %tmp_62_0_i_i_1140 = xor i1 %tmp28, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_i_i_1140"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:124  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_i_i_1140, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:128  %tmp_1365 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1365"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:129  %tmp_1366 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1366"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:130  %tmp29 = xor i1 %tmp_1366, %tmp_1365

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:131  %tmp_62_0_10_i_i = xor i1 %tmp29, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_10_i_i"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:136  %tmp_1367 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1367"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:137  %tmp_1368 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1368"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:138  %tmp30 = xor i1 %tmp_1368, %tmp_1367

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:139  %tmp_62_0_11_i_i = xor i1 %tmp30, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_11_i_i"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:144  %tmp_1369 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1369"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:145  %tmp_1370 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1370"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:146  %tmp31 = xor i1 %tmp_1370, %tmp_1369

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:147  %tmp_62_0_12_i_i = xor i1 %tmp31, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_12_i_i"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:148  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:152  %tmp_1371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1371"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:153  %tmp_1372 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1372"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:154  %tmp32 = xor i1 %tmp_1372, %tmp_1371

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:155  %tmp_62_0_13_i_i = xor i1 %tmp32, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_13_i_i"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:160  %tmp_1373 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1373"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:161  %tmp_1374 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1374"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:162  %tmp33 = xor i1 %tmp_1374, %tmp_1373

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:163  %tmp_62_0_14_i_i = xor i1 %tmp33, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_14_i_i"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:164  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:168  %tmp_1375 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1375"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:169  %tmp_1376 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1376"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:170  %tmp34 = xor i1 %tmp_1376, %tmp_1375

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:171  %tmp_62_0_15_i_i = xor i1 %tmp34, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_15_i_i"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:172  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:176  %tmp_1377 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1377"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:177  %tmp_1378 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1378"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:178  %tmp35 = xor i1 %tmp_1378, %tmp_1377

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:179  %tmp_62_0_16_i_i = xor i1 %tmp35, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_16_i_i"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:180  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:184  %tmp_1379 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1379"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:185  %tmp_1380 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1380"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:186  %tmp36 = xor i1 %tmp_1380, %tmp_1379

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:187  %tmp_62_0_17_i_i = xor i1 %tmp36, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_17_i_i"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:188  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:192  %tmp_1381 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1381"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:193  %tmp_1382 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1382"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:194  %tmp37 = xor i1 %tmp_1382, %tmp_1381

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:195  %tmp_62_0_18_i_i = xor i1 %tmp37, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_18_i_i"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:196  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:200  %tmp_1383 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1383"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:201  %tmp_1384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1384"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:202  %tmp38 = xor i1 %tmp_1384, %tmp_1383

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:203  %tmp_62_0_19_i_i = xor i1 %tmp38, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_19_i_i"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:204  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:208  %tmp_1385 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1385"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:209  %tmp_1386 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1386"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:210  %tmp39 = xor i1 %tmp_1386, %tmp_1385

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:211  %tmp_62_0_20_i_i = xor i1 %tmp39, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_20_i_i"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:216  %tmp_1387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1387"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:217  %tmp_1388 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1388"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:218  %tmp40 = xor i1 %tmp_1388, %tmp_1387

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:219  %tmp_62_0_21_i_i = xor i1 %tmp40, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_21_i_i"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:224  %tmp_1389 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1389"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:225  %tmp_1390 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1390"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:226  %tmp41 = xor i1 %tmp_1390, %tmp_1389

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:227  %tmp_62_0_22_i_i = xor i1 %tmp41, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_22_i_i"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:228  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:232  %tmp_1391 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1391"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:233  %tmp_1392 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1392"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:234  %tmp42 = xor i1 %tmp_1392, %tmp_1391

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:235  %tmp_62_0_23_i_i = xor i1 %tmp42, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_23_i_i"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:236  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:240  %tmp_1393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1393"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:241  %tmp_1394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1394"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:242  %tmp43 = xor i1 %tmp_1394, %tmp_1393

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:243  %tmp_62_0_24_i_i = xor i1 %tmp43, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_24_i_i"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:244  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:248  %tmp_1395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1395"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:249  %tmp_1396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1396"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:250  %tmp44 = xor i1 %tmp_1396, %tmp_1395

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:251  %tmp_62_0_25_i_i = xor i1 %tmp44, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_25_i_i"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:256  %tmp_1397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1397"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:257  %tmp_1398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1398"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:258  %tmp45 = xor i1 %tmp_1398, %tmp_1397

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:259  %tmp_62_0_26_i_i = xor i1 %tmp45, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_26_i_i"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:264  %tmp_1399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1399"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:265  %tmp_1400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1400"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:266  %tmp46 = xor i1 %tmp_1400, %tmp_1399

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:267  %tmp_62_0_27_i_i = xor i1 %tmp46, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_27_i_i"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:272  %tmp_1401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1401"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:273  %tmp_1402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1402"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:274  %tmp47 = xor i1 %tmp_1402, %tmp_1401

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:275  %tmp_62_0_28_i_i = xor i1 %tmp47, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_28_i_i"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:280  %tmp_1403 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1403"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:281  %tmp_1404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1404"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:282  %tmp48 = xor i1 %tmp_1404, %tmp_1403

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:283  %tmp_62_0_29_i_i = xor i1 %tmp48, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_29_i_i"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:284  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:288  %tmp_1405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1405"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:289  %tmp_1406 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1406"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:290  %tmp79 = xor i1 %tmp_1406, %tmp_1405

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:291  %tmp_62_0_30_i_i = xor i1 %tmp79, true

]]></Node>
<StgValue><ssdm name="tmp_62_0_30_i_i"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:292  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_0_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:354  %weights2_m_weights_V_19 = load i32* %weights2_m_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_19"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:356  %tmp_1407 = trunc i32 %weights2_m_weights_V_19 to i1

]]></Node>
<StgValue><ssdm name="tmp_1407"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:357  %tmp111 = xor i1 %tmp_1344, %tmp_1407

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:358  %tmp_62_1_i_i = xor i1 %tmp111, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_i_i"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:359  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:363  %tmp_1408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1408"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:364  %tmp112 = xor i1 %tmp_1346, %tmp_1408

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:365  %tmp_62_1_1_i_i = xor i1 %tmp112, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_1_i_i"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:366  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:370  %tmp_1409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1409"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:371  %tmp113 = xor i1 %tmp_1348, %tmp_1409

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:372  %tmp_62_1_2_i_i = xor i1 %tmp113, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_2_i_i"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:373  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:377  %tmp_1410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1410"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:378  %tmp114 = xor i1 %tmp_1350, %tmp_1410

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:379  %tmp_62_1_3_i_i = xor i1 %tmp114, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_3_i_i"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:380  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:384  %tmp_1411 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1411"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:385  %tmp115 = xor i1 %tmp_1352, %tmp_1411

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:386  %tmp_62_1_4_i_i = xor i1 %tmp115, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_4_i_i"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:387  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:391  %tmp_1412 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1412"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:392  %tmp116 = xor i1 %tmp_1354, %tmp_1412

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:393  %tmp_62_1_5_i_i = xor i1 %tmp116, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_5_i_i"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:394  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:398  %tmp_1413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1413"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:399  %tmp117 = xor i1 %tmp_1356, %tmp_1413

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:400  %tmp_62_1_6_i_i = xor i1 %tmp117, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_6_i_i"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:401  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:405  %tmp_1414 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1414"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:406  %tmp118 = xor i1 %tmp_1358, %tmp_1414

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:407  %tmp_62_1_7_i_i = xor i1 %tmp118, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_7_i_i"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:408  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:412  %tmp_1415 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1415"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:413  %tmp119 = xor i1 %tmp_1360, %tmp_1415

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:414  %tmp_62_1_8_i_i = xor i1 %tmp119, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_8_i_i"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:415  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:419  %tmp_1416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1416"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:420  %tmp120 = xor i1 %tmp_1362, %tmp_1416

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:421  %tmp_62_1_9_i_i = xor i1 %tmp120, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_9_i_i"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:422  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:426  %tmp_1417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1417"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:427  %tmp121 = xor i1 %tmp_1364, %tmp_1417

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:428  %tmp_62_1_i_i_1174 = xor i1 %tmp121, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_i_i_1174"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:429  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_i_i_1174, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:433  %tmp_1418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1418"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:434  %tmp122 = xor i1 %tmp_1366, %tmp_1418

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:435  %tmp_62_1_10_i_i = xor i1 %tmp122, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_10_i_i"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:436  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:440  %tmp_1419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1419"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:441  %tmp123 = xor i1 %tmp_1368, %tmp_1419

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:442  %tmp_62_1_11_i_i = xor i1 %tmp123, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_11_i_i"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:443  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:447  %tmp_1420 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1420"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:448  %tmp124 = xor i1 %tmp_1370, %tmp_1420

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:449  %tmp_62_1_12_i_i = xor i1 %tmp124, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_12_i_i"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:450  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:454  %tmp_1421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1421"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:455  %tmp125 = xor i1 %tmp_1372, %tmp_1421

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:456  %tmp_62_1_13_i_i = xor i1 %tmp125, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_13_i_i"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:457  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:461  %tmp_1422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1422"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:462  %tmp126 = xor i1 %tmp_1374, %tmp_1422

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:463  %tmp_62_1_14_i_i = xor i1 %tmp126, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_14_i_i"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:464  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:468  %tmp_1423 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1423"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:469  %tmp127 = xor i1 %tmp_1376, %tmp_1423

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:470  %tmp_62_1_15_i_i = xor i1 %tmp127, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_15_i_i"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:471  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:475  %tmp_1424 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1424"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:476  %tmp128 = xor i1 %tmp_1378, %tmp_1424

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:477  %tmp_62_1_16_i_i = xor i1 %tmp128, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_16_i_i"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:478  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:482  %tmp_1425 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1425"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:483  %tmp129 = xor i1 %tmp_1380, %tmp_1425

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:484  %tmp_62_1_17_i_i = xor i1 %tmp129, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_17_i_i"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:485  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:489  %tmp_1426 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1426"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:490  %tmp130 = xor i1 %tmp_1382, %tmp_1426

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:491  %tmp_62_1_18_i_i = xor i1 %tmp130, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_18_i_i"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:492  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:496  %tmp_1427 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1427"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:497  %tmp131 = xor i1 %tmp_1384, %tmp_1427

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:498  %tmp_62_1_19_i_i = xor i1 %tmp131, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_19_i_i"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:499  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:503  %tmp_1428 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1428"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:504  %tmp132 = xor i1 %tmp_1386, %tmp_1428

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:505  %tmp_62_1_20_i_i = xor i1 %tmp132, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_20_i_i"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:506  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:510  %tmp_1429 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1429"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:511  %tmp133 = xor i1 %tmp_1388, %tmp_1429

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:512  %tmp_62_1_21_i_i = xor i1 %tmp133, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_21_i_i"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:513  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:517  %tmp_1430 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1430"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:518  %tmp134 = xor i1 %tmp_1390, %tmp_1430

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:519  %tmp_62_1_22_i_i = xor i1 %tmp134, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_22_i_i"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:520  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:524  %tmp_1431 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1431"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:525  %tmp135 = xor i1 %tmp_1392, %tmp_1431

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:526  %tmp_62_1_23_i_i = xor i1 %tmp135, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_23_i_i"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:527  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:531  %tmp_1432 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1432"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:532  %tmp136 = xor i1 %tmp_1394, %tmp_1432

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:533  %tmp_62_1_24_i_i = xor i1 %tmp136, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_24_i_i"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:534  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:538  %tmp_1433 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1433"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:539  %tmp137 = xor i1 %tmp_1396, %tmp_1433

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:540  %tmp_62_1_25_i_i = xor i1 %tmp137, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_25_i_i"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:541  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:545  %tmp_1434 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1434"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:546  %tmp138 = xor i1 %tmp_1398, %tmp_1434

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:547  %tmp_62_1_26_i_i = xor i1 %tmp138, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_26_i_i"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:548  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:552  %tmp_1435 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1435"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:553  %tmp139 = xor i1 %tmp_1400, %tmp_1435

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:554  %tmp_62_1_27_i_i = xor i1 %tmp139, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_27_i_i"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:555  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:559  %tmp_1436 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1436"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:560  %tmp140 = xor i1 %tmp_1402, %tmp_1436

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:561  %tmp_62_1_28_i_i = xor i1 %tmp140, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_28_i_i"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:562  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:566  %tmp_1437 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1437"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:567  %tmp141 = xor i1 %tmp_1404, %tmp_1437

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:568  %tmp_62_1_29_i_i = xor i1 %tmp141, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_29_i_i"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:569  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:573  %tmp_1438 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1438"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:574  %tmp172 = xor i1 %tmp_1406, %tmp_1438

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:575  %tmp_62_1_30_i_i = xor i1 %tmp172, true

]]></Node>
<StgValue><ssdm name="tmp_62_1_30_i_i"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:576  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_1_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:638  %weights2_m_weights_V_21 = load i32* %weights2_m_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_21"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:640  %tmp_1439 = trunc i32 %weights2_m_weights_V_21 to i1

]]></Node>
<StgValue><ssdm name="tmp_1439"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:641  %tmp204 = xor i1 %tmp_1344, %tmp_1439

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:642  %tmp_62_2_i_i = xor i1 %tmp204, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_i_i"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:643  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:647  %tmp_1440 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1440"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:648  %tmp205 = xor i1 %tmp_1346, %tmp_1440

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:649  %tmp_62_2_1_i_i = xor i1 %tmp205, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_1_i_i"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:650  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:654  %tmp_1441 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1441"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:655  %tmp206 = xor i1 %tmp_1348, %tmp_1441

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:656  %tmp_62_2_2_i_i = xor i1 %tmp206, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_2_i_i"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:657  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:661  %tmp_1442 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1442"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:662  %tmp207 = xor i1 %tmp_1350, %tmp_1442

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:663  %tmp_62_2_3_i_i = xor i1 %tmp207, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_3_i_i"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:664  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:668  %tmp_1443 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1443"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:669  %tmp208 = xor i1 %tmp_1352, %tmp_1443

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:670  %tmp_62_2_4_i_i = xor i1 %tmp208, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_4_i_i"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:671  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:675  %tmp_1444 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1444"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:676  %tmp209 = xor i1 %tmp_1354, %tmp_1444

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:677  %tmp_62_2_5_i_i = xor i1 %tmp209, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_5_i_i"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:678  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:682  %tmp_1445 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1445"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:683  %tmp210 = xor i1 %tmp_1356, %tmp_1445

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:684  %tmp_62_2_6_i_i = xor i1 %tmp210, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_6_i_i"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:685  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:689  %tmp_1446 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1446"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:690  %tmp211 = xor i1 %tmp_1358, %tmp_1446

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:691  %tmp_62_2_7_i_i = xor i1 %tmp211, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_7_i_i"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:692  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:696  %tmp_1447 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1447"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:697  %tmp212 = xor i1 %tmp_1360, %tmp_1447

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:698  %tmp_62_2_8_i_i = xor i1 %tmp212, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_8_i_i"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:699  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:703  %tmp_1448 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1448"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:704  %tmp213 = xor i1 %tmp_1362, %tmp_1448

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:705  %tmp_62_2_9_i_i = xor i1 %tmp213, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_9_i_i"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:706  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:710  %tmp_1449 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1449"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:711  %tmp214 = xor i1 %tmp_1364, %tmp_1449

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:712  %tmp_62_2_i_i_1208 = xor i1 %tmp214, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_i_i_1208"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:713  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_i_i_1208, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:717  %tmp_1450 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1450"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:718  %tmp215 = xor i1 %tmp_1366, %tmp_1450

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:719  %tmp_62_2_10_i_i = xor i1 %tmp215, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_10_i_i"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:720  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:724  %tmp_1451 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1451"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:725  %tmp216 = xor i1 %tmp_1368, %tmp_1451

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:726  %tmp_62_2_11_i_i = xor i1 %tmp216, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_11_i_i"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:727  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:731  %tmp_1452 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1452"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:732  %tmp217 = xor i1 %tmp_1370, %tmp_1452

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:733  %tmp_62_2_12_i_i = xor i1 %tmp217, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_12_i_i"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:734  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:738  %tmp_1453 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1453"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:739  %tmp218 = xor i1 %tmp_1372, %tmp_1453

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:740  %tmp_62_2_13_i_i = xor i1 %tmp218, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_13_i_i"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:741  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:745  %tmp_1454 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1454"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:746  %tmp219 = xor i1 %tmp_1374, %tmp_1454

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:747  %tmp_62_2_14_i_i = xor i1 %tmp219, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_14_i_i"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:748  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:752  %tmp_1455 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1455"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:753  %tmp220 = xor i1 %tmp_1376, %tmp_1455

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:754  %tmp_62_2_15_i_i = xor i1 %tmp220, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_15_i_i"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:755  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:759  %tmp_1456 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1456"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:760  %tmp221 = xor i1 %tmp_1378, %tmp_1456

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:761  %tmp_62_2_16_i_i = xor i1 %tmp221, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_16_i_i"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:762  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:766  %tmp_1457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1457"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:767  %tmp222 = xor i1 %tmp_1380, %tmp_1457

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:768  %tmp_62_2_17_i_i = xor i1 %tmp222, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_17_i_i"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:769  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:773  %tmp_1458 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1458"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:774  %tmp223 = xor i1 %tmp_1382, %tmp_1458

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:775  %tmp_62_2_18_i_i = xor i1 %tmp223, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_18_i_i"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:776  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:780  %tmp_1459 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1459"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:781  %tmp224 = xor i1 %tmp_1384, %tmp_1459

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:782  %tmp_62_2_19_i_i = xor i1 %tmp224, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_19_i_i"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:783  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:787  %tmp_1460 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1460"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:788  %tmp225 = xor i1 %tmp_1386, %tmp_1460

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:789  %tmp_62_2_20_i_i = xor i1 %tmp225, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_20_i_i"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:790  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:794  %tmp_1461 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1461"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:795  %tmp226 = xor i1 %tmp_1388, %tmp_1461

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:796  %tmp_62_2_21_i_i = xor i1 %tmp226, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_21_i_i"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:797  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:801  %tmp_1462 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1462"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:802  %tmp227 = xor i1 %tmp_1390, %tmp_1462

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:803  %tmp_62_2_22_i_i = xor i1 %tmp227, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_22_i_i"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:804  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:808  %tmp_1463 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1463"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:809  %tmp228 = xor i1 %tmp_1392, %tmp_1463

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:810  %tmp_62_2_23_i_i = xor i1 %tmp228, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_23_i_i"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:811  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:815  %tmp_1464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1464"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:816  %tmp229 = xor i1 %tmp_1394, %tmp_1464

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:817  %tmp_62_2_24_i_i = xor i1 %tmp229, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_24_i_i"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:818  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:822  %tmp_1465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1465"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:823  %tmp230 = xor i1 %tmp_1396, %tmp_1465

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:824  %tmp_62_2_25_i_i = xor i1 %tmp230, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_25_i_i"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:825  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:829  %tmp_1466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1466"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:830  %tmp231 = xor i1 %tmp_1398, %tmp_1466

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:831  %tmp_62_2_26_i_i = xor i1 %tmp231, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_26_i_i"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:832  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:836  %tmp_1467 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1467"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:837  %tmp232 = xor i1 %tmp_1400, %tmp_1467

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:838  %tmp_62_2_27_i_i = xor i1 %tmp232, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_27_i_i"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:839  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:843  %tmp_1468 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1468"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:844  %tmp233 = xor i1 %tmp_1402, %tmp_1468

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:845  %tmp_62_2_28_i_i = xor i1 %tmp233, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_28_i_i"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:846  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:850  %tmp_1469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1469"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:851  %tmp234 = xor i1 %tmp_1404, %tmp_1469

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:852  %tmp_62_2_29_i_i = xor i1 %tmp234, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_29_i_i"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:853  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:857  %tmp_1470 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_21, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1470"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:858  %tmp265 = xor i1 %tmp_1406, %tmp_1470

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:859  %tmp_62_2_30_i_i = xor i1 %tmp265, true

]]></Node>
<StgValue><ssdm name="tmp_62_2_30_i_i"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:860  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_2_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:922  %weights2_m_weights_V_23 = load i32* %weights2_m_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_23"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:924  %tmp_1471 = trunc i32 %weights2_m_weights_V_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_1471"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:925  %tmp297 = xor i1 %tmp_1344, %tmp_1471

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:926  %tmp_62_3_i_i = xor i1 %tmp297, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_i_i"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:927  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:931  %tmp_1472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1472"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:932  %tmp298 = xor i1 %tmp_1346, %tmp_1472

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:933  %tmp_62_3_1_i_i = xor i1 %tmp298, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_1_i_i"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:934  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:938  %tmp_1473 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1473"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:939  %tmp299 = xor i1 %tmp_1348, %tmp_1473

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:940  %tmp_62_3_2_i_i = xor i1 %tmp299, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_2_i_i"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:941  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:945  %tmp_1474 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1474"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:946  %tmp300 = xor i1 %tmp_1350, %tmp_1474

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:947  %tmp_62_3_3_i_i = xor i1 %tmp300, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_3_i_i"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:948  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:952  %tmp_1475 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1475"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:953  %tmp301 = xor i1 %tmp_1352, %tmp_1475

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:954  %tmp_62_3_4_i_i = xor i1 %tmp301, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_4_i_i"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:955  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:959  %tmp_1476 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1476"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:960  %tmp302 = xor i1 %tmp_1354, %tmp_1476

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:961  %tmp_62_3_5_i_i = xor i1 %tmp302, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_5_i_i"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:962  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:966  %tmp_1477 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1477"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:967  %tmp303 = xor i1 %tmp_1356, %tmp_1477

]]></Node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:968  %tmp_62_3_6_i_i = xor i1 %tmp303, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_6_i_i"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:969  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:973  %tmp_1478 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1478"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:974  %tmp304 = xor i1 %tmp_1358, %tmp_1478

]]></Node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:975  %tmp_62_3_7_i_i = xor i1 %tmp304, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_7_i_i"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:976  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:980  %tmp_1479 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1479"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:981  %tmp305 = xor i1 %tmp_1360, %tmp_1479

]]></Node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:982  %tmp_62_3_8_i_i = xor i1 %tmp305, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_8_i_i"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:983  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:987  %tmp_1480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1480"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:988  %tmp306 = xor i1 %tmp_1362, %tmp_1480

]]></Node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:989  %tmp_62_3_9_i_i = xor i1 %tmp306, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_9_i_i"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:990  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:994  %tmp_1481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1481"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:995  %tmp307 = xor i1 %tmp_1364, %tmp_1481

]]></Node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:996  %tmp_62_3_i_i_1242 = xor i1 %tmp307, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_i_i_1242"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:997  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_i_i_1242, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1001  %tmp_1482 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1482"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1002  %tmp308 = xor i1 %tmp_1366, %tmp_1482

]]></Node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1003  %tmp_62_3_10_i_i = xor i1 %tmp308, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_10_i_i"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1004  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1008  %tmp_1483 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1483"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1009  %tmp309 = xor i1 %tmp_1368, %tmp_1483

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1010  %tmp_62_3_11_i_i = xor i1 %tmp309, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_11_i_i"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1011  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1015  %tmp_1484 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1484"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1016  %tmp310 = xor i1 %tmp_1370, %tmp_1484

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1017  %tmp_62_3_12_i_i = xor i1 %tmp310, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_12_i_i"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1018  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1022  %tmp_1485 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1485"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1023  %tmp311 = xor i1 %tmp_1372, %tmp_1485

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1024  %tmp_62_3_13_i_i = xor i1 %tmp311, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_13_i_i"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1025  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1029  %tmp_1486 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1486"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1030  %tmp312 = xor i1 %tmp_1374, %tmp_1486

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1031  %tmp_62_3_14_i_i = xor i1 %tmp312, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_14_i_i"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1032  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1036  %tmp_1487 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1487"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1037  %tmp313 = xor i1 %tmp_1376, %tmp_1487

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1038  %tmp_62_3_15_i_i = xor i1 %tmp313, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_15_i_i"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1039  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1043  %tmp_1488 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1488"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1044  %tmp314 = xor i1 %tmp_1378, %tmp_1488

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1045  %tmp_62_3_16_i_i = xor i1 %tmp314, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_16_i_i"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1046  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1050  %tmp_1489 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1489"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1051  %tmp315 = xor i1 %tmp_1380, %tmp_1489

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1052  %tmp_62_3_17_i_i = xor i1 %tmp315, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_17_i_i"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1053  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1057  %tmp_1490 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1490"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1058  %tmp316 = xor i1 %tmp_1382, %tmp_1490

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1059  %tmp_62_3_18_i_i = xor i1 %tmp316, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_18_i_i"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1060  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1064  %tmp_1491 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1491"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1065  %tmp317 = xor i1 %tmp_1384, %tmp_1491

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1066  %tmp_62_3_19_i_i = xor i1 %tmp317, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_19_i_i"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1067  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1071  %tmp_1492 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1492"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1072  %tmp318 = xor i1 %tmp_1386, %tmp_1492

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1073  %tmp_62_3_20_i_i = xor i1 %tmp318, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_20_i_i"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1074  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1078  %tmp_1493 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1493"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1079  %tmp319 = xor i1 %tmp_1388, %tmp_1493

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1080  %tmp_62_3_21_i_i = xor i1 %tmp319, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_21_i_i"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1081  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1085  %tmp_1494 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1494"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1086  %tmp320 = xor i1 %tmp_1390, %tmp_1494

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1087  %tmp_62_3_22_i_i = xor i1 %tmp320, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_22_i_i"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1088  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1092  %tmp_1495 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1495"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1093  %tmp321 = xor i1 %tmp_1392, %tmp_1495

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1094  %tmp_62_3_23_i_i = xor i1 %tmp321, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_23_i_i"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1095  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1099  %tmp_1496 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1496"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1100  %tmp322 = xor i1 %tmp_1394, %tmp_1496

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1101  %tmp_62_3_24_i_i = xor i1 %tmp322, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_24_i_i"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1102  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1106  %tmp_1497 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1497"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1107  %tmp323 = xor i1 %tmp_1396, %tmp_1497

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1108  %tmp_62_3_25_i_i = xor i1 %tmp323, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_25_i_i"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1109  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1113  %tmp_1498 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1498"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1114  %tmp324 = xor i1 %tmp_1398, %tmp_1498

]]></Node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1115  %tmp_62_3_26_i_i = xor i1 %tmp324, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_26_i_i"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1120  %tmp_1499 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1499"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1121  %tmp325 = xor i1 %tmp_1400, %tmp_1499

]]></Node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1122  %tmp_62_3_27_i_i = xor i1 %tmp325, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_27_i_i"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1123  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1127  %tmp_1500 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1500"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1128  %tmp326 = xor i1 %tmp_1402, %tmp_1500

]]></Node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1129  %tmp_62_3_28_i_i = xor i1 %tmp326, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_28_i_i"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1130  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1134  %tmp_1501 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1501"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1135  %tmp327 = xor i1 %tmp_1404, %tmp_1501

]]></Node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1136  %tmp_62_3_29_i_i = xor i1 %tmp327, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_29_i_i"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1137  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1141  %tmp_1502 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1502"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1142  %tmp358 = xor i1 %tmp_1406, %tmp_1502

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1143  %tmp_62_3_30_i_i = xor i1 %tmp358, true

]]></Node>
<StgValue><ssdm name="tmp_62_3_30_i_i"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1144  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_3_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1206  %weights2_m_weights_V_25 = load i32* %weights2_m_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_25"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1208  %tmp_1503 = trunc i32 %weights2_m_weights_V_25 to i1

]]></Node>
<StgValue><ssdm name="tmp_1503"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1209  %tmp390 = xor i1 %tmp_1344, %tmp_1503

]]></Node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1210  %tmp_62_4_i_i = xor i1 %tmp390, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_i_i"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1211  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1215  %tmp_1504 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1504"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1216  %tmp391 = xor i1 %tmp_1346, %tmp_1504

]]></Node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1217  %tmp_62_4_1_i_i = xor i1 %tmp391, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_1_i_i"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1218  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1222  %tmp_1505 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1505"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1223  %tmp392 = xor i1 %tmp_1348, %tmp_1505

]]></Node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1224  %tmp_62_4_2_i_i = xor i1 %tmp392, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_2_i_i"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1225  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1229  %tmp_1506 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1506"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1230  %tmp393 = xor i1 %tmp_1350, %tmp_1506

]]></Node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1231  %tmp_62_4_3_i_i = xor i1 %tmp393, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_3_i_i"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1232  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1236  %tmp_1507 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1507"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1237  %tmp394 = xor i1 %tmp_1352, %tmp_1507

]]></Node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1238  %tmp_62_4_4_i_i = xor i1 %tmp394, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_4_i_i"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1239  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1243  %tmp_1508 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1508"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1244  %tmp395 = xor i1 %tmp_1354, %tmp_1508

]]></Node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1245  %tmp_62_4_5_i_i = xor i1 %tmp395, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_5_i_i"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1246  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1250  %tmp_1509 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1509"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1251  %tmp396 = xor i1 %tmp_1356, %tmp_1509

]]></Node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1252  %tmp_62_4_6_i_i = xor i1 %tmp396, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_6_i_i"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1253  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1257  %tmp_1510 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1510"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1258  %tmp397 = xor i1 %tmp_1358, %tmp_1510

]]></Node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1259  %tmp_62_4_7_i_i = xor i1 %tmp397, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_7_i_i"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1264  %tmp_1511 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1511"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1265  %tmp398 = xor i1 %tmp_1360, %tmp_1511

]]></Node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1266  %tmp_62_4_8_i_i = xor i1 %tmp398, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_8_i_i"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1267  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1271  %tmp_1512 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1512"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1272  %tmp399 = xor i1 %tmp_1362, %tmp_1512

]]></Node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1273  %tmp_62_4_9_i_i = xor i1 %tmp399, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_9_i_i"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1274  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1278  %tmp_1513 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1513"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1279  %tmp400 = xor i1 %tmp_1364, %tmp_1513

]]></Node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1280  %tmp_62_4_i_i_1276 = xor i1 %tmp400, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_i_i_1276"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1281  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_i_i_1276, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1285  %tmp_1514 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1514"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1286  %tmp401 = xor i1 %tmp_1366, %tmp_1514

]]></Node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1287  %tmp_62_4_10_i_i = xor i1 %tmp401, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_10_i_i"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1288  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1292  %tmp_1515 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1515"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1293  %tmp402 = xor i1 %tmp_1368, %tmp_1515

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1294  %tmp_62_4_11_i_i = xor i1 %tmp402, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_11_i_i"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1295  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1299  %tmp_1516 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1516"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1300  %tmp403 = xor i1 %tmp_1370, %tmp_1516

]]></Node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1301  %tmp_62_4_12_i_i = xor i1 %tmp403, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_12_i_i"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1302  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1306  %tmp_1517 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1517"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1307  %tmp404 = xor i1 %tmp_1372, %tmp_1517

]]></Node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1308  %tmp_62_4_13_i_i = xor i1 %tmp404, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_13_i_i"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1309  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1313  %tmp_1518 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1518"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1314  %tmp405 = xor i1 %tmp_1374, %tmp_1518

]]></Node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1315  %tmp_62_4_14_i_i = xor i1 %tmp405, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_14_i_i"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1316  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1320  %tmp_1519 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1519"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1321  %tmp406 = xor i1 %tmp_1376, %tmp_1519

]]></Node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1322  %tmp_62_4_15_i_i = xor i1 %tmp406, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_15_i_i"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1323  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1327  %tmp_1520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1520"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1328  %tmp407 = xor i1 %tmp_1378, %tmp_1520

]]></Node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1329  %tmp_62_4_16_i_i = xor i1 %tmp407, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_16_i_i"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1330  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1334  %tmp_1521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1521"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1335  %tmp408 = xor i1 %tmp_1380, %tmp_1521

]]></Node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1336  %tmp_62_4_17_i_i = xor i1 %tmp408, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_17_i_i"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1337  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1341  %tmp_1522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1522"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1342  %tmp409 = xor i1 %tmp_1382, %tmp_1522

]]></Node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1343  %tmp_62_4_18_i_i = xor i1 %tmp409, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_18_i_i"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1344  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1348  %tmp_1523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1523"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1349  %tmp410 = xor i1 %tmp_1384, %tmp_1523

]]></Node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1350  %tmp_62_4_19_i_i = xor i1 %tmp410, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_19_i_i"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1351  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1355  %tmp_1524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1524"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1356  %tmp411 = xor i1 %tmp_1386, %tmp_1524

]]></Node>
<StgValue><ssdm name="tmp411"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1357  %tmp_62_4_20_i_i = xor i1 %tmp411, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_20_i_i"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1358  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1362  %tmp_1525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1525"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1363  %tmp412 = xor i1 %tmp_1388, %tmp_1525

]]></Node>
<StgValue><ssdm name="tmp412"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1364  %tmp_62_4_21_i_i = xor i1 %tmp412, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_21_i_i"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1365  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1369  %tmp_1526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1526"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1370  %tmp413 = xor i1 %tmp_1390, %tmp_1526

]]></Node>
<StgValue><ssdm name="tmp413"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1371  %tmp_62_4_22_i_i = xor i1 %tmp413, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_22_i_i"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1372  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1376  %tmp_1527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1527"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1377  %tmp414 = xor i1 %tmp_1392, %tmp_1527

]]></Node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1378  %tmp_62_4_23_i_i = xor i1 %tmp414, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_23_i_i"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1379  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1383  %tmp_1528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1528"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1384  %tmp415 = xor i1 %tmp_1394, %tmp_1528

]]></Node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1385  %tmp_62_4_24_i_i = xor i1 %tmp415, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_24_i_i"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1386  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1390  %tmp_1529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1529"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1391  %tmp416 = xor i1 %tmp_1396, %tmp_1529

]]></Node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1392  %tmp_62_4_25_i_i = xor i1 %tmp416, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_25_i_i"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1393  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1397  %tmp_1530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1530"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1398  %tmp417 = xor i1 %tmp_1398, %tmp_1530

]]></Node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1399  %tmp_62_4_26_i_i = xor i1 %tmp417, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_26_i_i"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1400  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1404  %tmp_1531 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1531"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1405  %tmp418 = xor i1 %tmp_1400, %tmp_1531

]]></Node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1406  %tmp_62_4_27_i_i = xor i1 %tmp418, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_27_i_i"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1407  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1411  %tmp_1532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1532"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1412  %tmp419 = xor i1 %tmp_1402, %tmp_1532

]]></Node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1413  %tmp_62_4_28_i_i = xor i1 %tmp419, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_28_i_i"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1414  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1418  %tmp_1533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1533"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1419  %tmp420 = xor i1 %tmp_1404, %tmp_1533

]]></Node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1420  %tmp_62_4_29_i_i = xor i1 %tmp420, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_29_i_i"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1421  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1425  %tmp_1534 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1534"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1426  %tmp451 = xor i1 %tmp_1406, %tmp_1534

]]></Node>
<StgValue><ssdm name="tmp451"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1427  %tmp_62_4_30_i_i = xor i1 %tmp451, true

]]></Node>
<StgValue><ssdm name="tmp_62_4_30_i_i"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1428  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_4_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1490  %weights2_m_weights_V_27 = load i32* %weights2_m_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_27"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1492  %tmp_1535 = trunc i32 %weights2_m_weights_V_27 to i1

]]></Node>
<StgValue><ssdm name="tmp_1535"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1493  %tmp483 = xor i1 %tmp_1344, %tmp_1535

]]></Node>
<StgValue><ssdm name="tmp483"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1494  %tmp_62_5_i_i = xor i1 %tmp483, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_i_i"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1495  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1499  %tmp_1536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1536"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1500  %tmp484 = xor i1 %tmp_1346, %tmp_1536

]]></Node>
<StgValue><ssdm name="tmp484"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1501  %tmp_62_5_1_i_i = xor i1 %tmp484, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_1_i_i"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1502  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1506  %tmp_1537 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1537"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1507  %tmp485 = xor i1 %tmp_1348, %tmp_1537

]]></Node>
<StgValue><ssdm name="tmp485"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1508  %tmp_62_5_2_i_i = xor i1 %tmp485, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_2_i_i"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1509  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1513  %tmp_1538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1538"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1514  %tmp486 = xor i1 %tmp_1350, %tmp_1538

]]></Node>
<StgValue><ssdm name="tmp486"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1515  %tmp_62_5_3_i_i = xor i1 %tmp486, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_3_i_i"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1516  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1520  %tmp_1539 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1539"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1521  %tmp487 = xor i1 %tmp_1352, %tmp_1539

]]></Node>
<StgValue><ssdm name="tmp487"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1522  %tmp_62_5_4_i_i = xor i1 %tmp487, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_4_i_i"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1523  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1527  %tmp_1540 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1540"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1528  %tmp488 = xor i1 %tmp_1354, %tmp_1540

]]></Node>
<StgValue><ssdm name="tmp488"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1529  %tmp_62_5_5_i_i = xor i1 %tmp488, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_5_i_i"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1530  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1534  %tmp_1541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1541"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1535  %tmp489 = xor i1 %tmp_1356, %tmp_1541

]]></Node>
<StgValue><ssdm name="tmp489"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1536  %tmp_62_5_6_i_i = xor i1 %tmp489, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_6_i_i"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1537  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1541  %tmp_1542 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1542"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1542  %tmp490 = xor i1 %tmp_1358, %tmp_1542

]]></Node>
<StgValue><ssdm name="tmp490"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1543  %tmp_62_5_7_i_i = xor i1 %tmp490, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_7_i_i"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1544  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1548  %tmp_1543 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1543"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1549  %tmp491 = xor i1 %tmp_1360, %tmp_1543

]]></Node>
<StgValue><ssdm name="tmp491"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1550  %tmp_62_5_8_i_i = xor i1 %tmp491, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_8_i_i"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1551  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1555  %tmp_1544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1544"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1556  %tmp492 = xor i1 %tmp_1362, %tmp_1544

]]></Node>
<StgValue><ssdm name="tmp492"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1557  %tmp_62_5_9_i_i = xor i1 %tmp492, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_9_i_i"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1558  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1562  %tmp_1545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1545"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1563  %tmp493 = xor i1 %tmp_1364, %tmp_1545

]]></Node>
<StgValue><ssdm name="tmp493"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1564  %tmp_62_5_i_i_1310 = xor i1 %tmp493, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_i_i_1310"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1565  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_i_i_1310, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1569  %tmp_1546 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1546"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1570  %tmp494 = xor i1 %tmp_1366, %tmp_1546

]]></Node>
<StgValue><ssdm name="tmp494"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1571  %tmp_62_5_10_i_i = xor i1 %tmp494, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_10_i_i"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1572  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1576  %tmp_1547 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1547"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1577  %tmp495 = xor i1 %tmp_1368, %tmp_1547

]]></Node>
<StgValue><ssdm name="tmp495"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1578  %tmp_62_5_11_i_i = xor i1 %tmp495, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_11_i_i"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1579  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1583  %tmp_1548 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1548"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1584  %tmp496 = xor i1 %tmp_1370, %tmp_1548

]]></Node>
<StgValue><ssdm name="tmp496"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1585  %tmp_62_5_12_i_i = xor i1 %tmp496, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_12_i_i"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1586  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1590  %tmp_1549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1549"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1591  %tmp497 = xor i1 %tmp_1372, %tmp_1549

]]></Node>
<StgValue><ssdm name="tmp497"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1592  %tmp_62_5_13_i_i = xor i1 %tmp497, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_13_i_i"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1593  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1597  %tmp_1550 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1550"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1598  %tmp498 = xor i1 %tmp_1374, %tmp_1550

]]></Node>
<StgValue><ssdm name="tmp498"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1599  %tmp_62_5_14_i_i = xor i1 %tmp498, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_14_i_i"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1600  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1604  %tmp_1551 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1551"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1605  %tmp499 = xor i1 %tmp_1376, %tmp_1551

]]></Node>
<StgValue><ssdm name="tmp499"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1606  %tmp_62_5_15_i_i = xor i1 %tmp499, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_15_i_i"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1607  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1611  %tmp_1552 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1552"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1612  %tmp500 = xor i1 %tmp_1378, %tmp_1552

]]></Node>
<StgValue><ssdm name="tmp500"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1613  %tmp_62_5_16_i_i = xor i1 %tmp500, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_16_i_i"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1614  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1618  %tmp_1553 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1553"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1619  %tmp501 = xor i1 %tmp_1380, %tmp_1553

]]></Node>
<StgValue><ssdm name="tmp501"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1620  %tmp_62_5_17_i_i = xor i1 %tmp501, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_17_i_i"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1621  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1625  %tmp_1554 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1554"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1626  %tmp502 = xor i1 %tmp_1382, %tmp_1554

]]></Node>
<StgValue><ssdm name="tmp502"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1627  %tmp_62_5_18_i_i = xor i1 %tmp502, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_18_i_i"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1628  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1632  %tmp_1555 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1555"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1633  %tmp503 = xor i1 %tmp_1384, %tmp_1555

]]></Node>
<StgValue><ssdm name="tmp503"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1634  %tmp_62_5_19_i_i = xor i1 %tmp503, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_19_i_i"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1635  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1639  %tmp_1556 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1556"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1640  %tmp504 = xor i1 %tmp_1386, %tmp_1556

]]></Node>
<StgValue><ssdm name="tmp504"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1641  %tmp_62_5_20_i_i = xor i1 %tmp504, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_20_i_i"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1642  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1646  %tmp_1557 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1557"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1647  %tmp505 = xor i1 %tmp_1388, %tmp_1557

]]></Node>
<StgValue><ssdm name="tmp505"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1648  %tmp_62_5_21_i_i = xor i1 %tmp505, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_21_i_i"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1649  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1653  %tmp_1558 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1558"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1654  %tmp506 = xor i1 %tmp_1390, %tmp_1558

]]></Node>
<StgValue><ssdm name="tmp506"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1655  %tmp_62_5_22_i_i = xor i1 %tmp506, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_22_i_i"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1656  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1660  %tmp_1559 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1559"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1661  %tmp507 = xor i1 %tmp_1392, %tmp_1559

]]></Node>
<StgValue><ssdm name="tmp507"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1662  %tmp_62_5_23_i_i = xor i1 %tmp507, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_23_i_i"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1663  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1667  %tmp_1560 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1560"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1668  %tmp508 = xor i1 %tmp_1394, %tmp_1560

]]></Node>
<StgValue><ssdm name="tmp508"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1669  %tmp_62_5_24_i_i = xor i1 %tmp508, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_24_i_i"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1670  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1674  %tmp_1561 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1561"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1675  %tmp509 = xor i1 %tmp_1396, %tmp_1561

]]></Node>
<StgValue><ssdm name="tmp509"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1676  %tmp_62_5_25_i_i = xor i1 %tmp509, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_25_i_i"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1677  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1681  %tmp_1562 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1562"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1682  %tmp510 = xor i1 %tmp_1398, %tmp_1562

]]></Node>
<StgValue><ssdm name="tmp510"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1683  %tmp_62_5_26_i_i = xor i1 %tmp510, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_26_i_i"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1684  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1688  %tmp_1563 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1563"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1689  %tmp511 = xor i1 %tmp_1400, %tmp_1563

]]></Node>
<StgValue><ssdm name="tmp511"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1690  %tmp_62_5_27_i_i = xor i1 %tmp511, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_27_i_i"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1691  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1695  %tmp_1564 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1564"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1696  %tmp512 = xor i1 %tmp_1402, %tmp_1564

]]></Node>
<StgValue><ssdm name="tmp512"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1697  %tmp_62_5_28_i_i = xor i1 %tmp512, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_28_i_i"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1698  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1702  %tmp_1565 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1565"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1703  %tmp513 = xor i1 %tmp_1404, %tmp_1565

]]></Node>
<StgValue><ssdm name="tmp513"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1704  %tmp_62_5_29_i_i = xor i1 %tmp513, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_29_i_i"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1705  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1709  %tmp_1566 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1566"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1710  %tmp544 = xor i1 %tmp_1406, %tmp_1566

]]></Node>
<StgValue><ssdm name="tmp544"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1711  %tmp_62_5_30_i_i = xor i1 %tmp544, true

]]></Node>
<StgValue><ssdm name="tmp_62_5_30_i_i"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1712  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_5_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:1774  %weights2_m_weights_V_29 = load i32* %weights2_m_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_29"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1776  %tmp_1567 = trunc i32 %weights2_m_weights_V_29 to i1

]]></Node>
<StgValue><ssdm name="tmp_1567"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1777  %tmp576 = xor i1 %tmp_1344, %tmp_1567

]]></Node>
<StgValue><ssdm name="tmp576"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1778  %tmp_62_6_i_i = xor i1 %tmp576, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_i_i"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1779  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1783  %tmp_1568 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1568"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1784  %tmp577 = xor i1 %tmp_1346, %tmp_1568

]]></Node>
<StgValue><ssdm name="tmp577"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1785  %tmp_62_6_1_i_i = xor i1 %tmp577, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_1_i_i"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1786  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1790  %tmp_1569 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1569"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1791  %tmp578 = xor i1 %tmp_1348, %tmp_1569

]]></Node>
<StgValue><ssdm name="tmp578"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1792  %tmp_62_6_2_i_i = xor i1 %tmp578, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_2_i_i"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1793  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1797  %tmp_1570 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1570"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1798  %tmp579 = xor i1 %tmp_1350, %tmp_1570

]]></Node>
<StgValue><ssdm name="tmp579"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1799  %tmp_62_6_3_i_i = xor i1 %tmp579, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_3_i_i"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1800  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1804  %tmp_1571 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1571"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1805  %tmp580 = xor i1 %tmp_1352, %tmp_1571

]]></Node>
<StgValue><ssdm name="tmp580"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1806  %tmp_62_6_4_i_i = xor i1 %tmp580, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_4_i_i"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1807  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1811  %tmp_1572 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1572"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1812  %tmp581 = xor i1 %tmp_1354, %tmp_1572

]]></Node>
<StgValue><ssdm name="tmp581"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1813  %tmp_62_6_5_i_i = xor i1 %tmp581, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_5_i_i"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1814  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1818  %tmp_1573 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1573"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1819  %tmp582 = xor i1 %tmp_1356, %tmp_1573

]]></Node>
<StgValue><ssdm name="tmp582"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1820  %tmp_62_6_6_i_i = xor i1 %tmp582, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_6_i_i"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1821  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1825  %tmp_1574 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1574"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1826  %tmp583 = xor i1 %tmp_1358, %tmp_1574

]]></Node>
<StgValue><ssdm name="tmp583"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1827  %tmp_62_6_7_i_i = xor i1 %tmp583, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_7_i_i"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1828  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1832  %tmp_1575 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1575"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1833  %tmp584 = xor i1 %tmp_1360, %tmp_1575

]]></Node>
<StgValue><ssdm name="tmp584"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1834  %tmp_62_6_8_i_i = xor i1 %tmp584, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_8_i_i"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1835  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1839  %tmp_1576 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1576"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1840  %tmp585 = xor i1 %tmp_1362, %tmp_1576

]]></Node>
<StgValue><ssdm name="tmp585"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1841  %tmp_62_6_9_i_i = xor i1 %tmp585, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_9_i_i"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1842  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1846  %tmp_1577 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1577"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1847  %tmp586 = xor i1 %tmp_1364, %tmp_1577

]]></Node>
<StgValue><ssdm name="tmp586"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1848  %tmp_62_6_i_i_1344 = xor i1 %tmp586, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_i_i_1344"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1849  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_i_i_1344, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1853  %tmp_1578 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1578"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1854  %tmp587 = xor i1 %tmp_1366, %tmp_1578

]]></Node>
<StgValue><ssdm name="tmp587"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1855  %tmp_62_6_10_i_i = xor i1 %tmp587, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_10_i_i"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1856  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1860  %tmp_1579 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1579"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1861  %tmp588 = xor i1 %tmp_1368, %tmp_1579

]]></Node>
<StgValue><ssdm name="tmp588"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1862  %tmp_62_6_11_i_i = xor i1 %tmp588, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_11_i_i"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1863  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1867  %tmp_1580 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1580"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1868  %tmp589 = xor i1 %tmp_1370, %tmp_1580

]]></Node>
<StgValue><ssdm name="tmp589"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1869  %tmp_62_6_12_i_i = xor i1 %tmp589, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_12_i_i"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1870  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1874  %tmp_1581 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1581"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1875  %tmp590 = xor i1 %tmp_1372, %tmp_1581

]]></Node>
<StgValue><ssdm name="tmp590"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1876  %tmp_62_6_13_i_i = xor i1 %tmp590, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_13_i_i"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1877  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1881  %tmp_1582 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1582"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1882  %tmp591 = xor i1 %tmp_1374, %tmp_1582

]]></Node>
<StgValue><ssdm name="tmp591"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1883  %tmp_62_6_14_i_i = xor i1 %tmp591, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_14_i_i"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1884  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1888  %tmp_1583 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1583"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1889  %tmp592 = xor i1 %tmp_1376, %tmp_1583

]]></Node>
<StgValue><ssdm name="tmp592"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1890  %tmp_62_6_15_i_i = xor i1 %tmp592, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_15_i_i"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1891  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1895  %tmp_1584 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1584"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1896  %tmp593 = xor i1 %tmp_1378, %tmp_1584

]]></Node>
<StgValue><ssdm name="tmp593"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1897  %tmp_62_6_16_i_i = xor i1 %tmp593, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_16_i_i"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1898  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1902  %tmp_1585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1585"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1903  %tmp594 = xor i1 %tmp_1380, %tmp_1585

]]></Node>
<StgValue><ssdm name="tmp594"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1904  %tmp_62_6_17_i_i = xor i1 %tmp594, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_17_i_i"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1905  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1909  %tmp_1586 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1586"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1910  %tmp595 = xor i1 %tmp_1382, %tmp_1586

]]></Node>
<StgValue><ssdm name="tmp595"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1911  %tmp_62_6_18_i_i = xor i1 %tmp595, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_18_i_i"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1912  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1916  %tmp_1587 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1587"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1917  %tmp596 = xor i1 %tmp_1384, %tmp_1587

]]></Node>
<StgValue><ssdm name="tmp596"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1918  %tmp_62_6_19_i_i = xor i1 %tmp596, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_19_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1919  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1923  %tmp_1588 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1588"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1924  %tmp597 = xor i1 %tmp_1386, %tmp_1588

]]></Node>
<StgValue><ssdm name="tmp597"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1925  %tmp_62_6_20_i_i = xor i1 %tmp597, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_20_i_i"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1926  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1930  %tmp_1589 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1589"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1931  %tmp598 = xor i1 %tmp_1388, %tmp_1589

]]></Node>
<StgValue><ssdm name="tmp598"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1932  %tmp_62_6_21_i_i = xor i1 %tmp598, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_21_i_i"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1933  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1937  %tmp_1590 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1590"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1938  %tmp599 = xor i1 %tmp_1390, %tmp_1590

]]></Node>
<StgValue><ssdm name="tmp599"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1939  %tmp_62_6_22_i_i = xor i1 %tmp599, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_22_i_i"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1940  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1944  %tmp_1591 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1591"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1945  %tmp600 = xor i1 %tmp_1392, %tmp_1591

]]></Node>
<StgValue><ssdm name="tmp600"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1946  %tmp_62_6_23_i_i = xor i1 %tmp600, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_23_i_i"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1947  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1951  %tmp_1592 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1592"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1952  %tmp601 = xor i1 %tmp_1394, %tmp_1592

]]></Node>
<StgValue><ssdm name="tmp601"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1953  %tmp_62_6_24_i_i = xor i1 %tmp601, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_24_i_i"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1954  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1958  %tmp_1593 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1593"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1959  %tmp602 = xor i1 %tmp_1396, %tmp_1593

]]></Node>
<StgValue><ssdm name="tmp602"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1960  %tmp_62_6_25_i_i = xor i1 %tmp602, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_25_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1961  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1965  %tmp_1594 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1594"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1966  %tmp603 = xor i1 %tmp_1398, %tmp_1594

]]></Node>
<StgValue><ssdm name="tmp603"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1967  %tmp_62_6_26_i_i = xor i1 %tmp603, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_26_i_i"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1968  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1972  %tmp_1595 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1595"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1973  %tmp604 = xor i1 %tmp_1400, %tmp_1595

]]></Node>
<StgValue><ssdm name="tmp604"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1974  %tmp_62_6_27_i_i = xor i1 %tmp604, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_27_i_i"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1975  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1979  %tmp_1596 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1596"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1980  %tmp605 = xor i1 %tmp_1402, %tmp_1596

]]></Node>
<StgValue><ssdm name="tmp605"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1981  %tmp_62_6_28_i_i = xor i1 %tmp605, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_28_i_i"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1982  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1986  %tmp_1597 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1597"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1987  %tmp606 = xor i1 %tmp_1404, %tmp_1597

]]></Node>
<StgValue><ssdm name="tmp606"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1988  %tmp_62_6_29_i_i = xor i1 %tmp606, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_29_i_i"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1989  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1993  %tmp_1598 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1598"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1994  %tmp637 = xor i1 %tmp_1406, %tmp_1598

]]></Node>
<StgValue><ssdm name="tmp637"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1995  %tmp_62_6_30_i_i = xor i1 %tmp637, true

]]></Node>
<StgValue><ssdm name="tmp_62_6_30_i_i"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1996  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_6_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2058  %weights2_m_weights_V_31 = load i32* %weights2_m_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_31"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2060  %tmp_1599 = trunc i32 %weights2_m_weights_V_31 to i1

]]></Node>
<StgValue><ssdm name="tmp_1599"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2061  %tmp669 = xor i1 %tmp_1344, %tmp_1599

]]></Node>
<StgValue><ssdm name="tmp669"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2062  %tmp_62_7_i_i = xor i1 %tmp669, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_i_i"/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2063  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2067  %tmp_1600 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1600"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2068  %tmp670 = xor i1 %tmp_1346, %tmp_1600

]]></Node>
<StgValue><ssdm name="tmp670"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2069  %tmp_62_7_1_i_i = xor i1 %tmp670, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_1_i_i"/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2070  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2074  %tmp_1601 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1601"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2075  %tmp671 = xor i1 %tmp_1348, %tmp_1601

]]></Node>
<StgValue><ssdm name="tmp671"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2076  %tmp_62_7_2_i_i = xor i1 %tmp671, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_2_i_i"/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2077  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2081  %tmp_1602 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1602"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2082  %tmp672 = xor i1 %tmp_1350, %tmp_1602

]]></Node>
<StgValue><ssdm name="tmp672"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2083  %tmp_62_7_3_i_i = xor i1 %tmp672, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_3_i_i"/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2084  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2088  %tmp_1603 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1603"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2089  %tmp673 = xor i1 %tmp_1352, %tmp_1603

]]></Node>
<StgValue><ssdm name="tmp673"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2090  %tmp_62_7_4_i_i = xor i1 %tmp673, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_4_i_i"/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2091  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2095  %tmp_1604 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1604"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2096  %tmp674 = xor i1 %tmp_1354, %tmp_1604

]]></Node>
<StgValue><ssdm name="tmp674"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2097  %tmp_62_7_5_i_i = xor i1 %tmp674, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_5_i_i"/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2098  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2102  %tmp_1605 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1605"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2103  %tmp675 = xor i1 %tmp_1356, %tmp_1605

]]></Node>
<StgValue><ssdm name="tmp675"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2104  %tmp_62_7_6_i_i = xor i1 %tmp675, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_6_i_i"/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2105  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2109  %tmp_1606 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1606"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2110  %tmp676 = xor i1 %tmp_1358, %tmp_1606

]]></Node>
<StgValue><ssdm name="tmp676"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2111  %tmp_62_7_7_i_i = xor i1 %tmp676, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_7_i_i"/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2112  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2116  %tmp_1607 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1607"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2117  %tmp677 = xor i1 %tmp_1360, %tmp_1607

]]></Node>
<StgValue><ssdm name="tmp677"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2118  %tmp_62_7_8_i_i = xor i1 %tmp677, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_8_i_i"/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2119  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2123  %tmp_1608 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1608"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2124  %tmp678 = xor i1 %tmp_1362, %tmp_1608

]]></Node>
<StgValue><ssdm name="tmp678"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2125  %tmp_62_7_9_i_i = xor i1 %tmp678, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_9_i_i"/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2126  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2130  %tmp_1609 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1609"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2131  %tmp679 = xor i1 %tmp_1364, %tmp_1609

]]></Node>
<StgValue><ssdm name="tmp679"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2132  %tmp_62_7_i_i_1378 = xor i1 %tmp679, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_i_i_1378"/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2133  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_i_i_1378, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2137  %tmp_1610 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1610"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2138  %tmp680 = xor i1 %tmp_1366, %tmp_1610

]]></Node>
<StgValue><ssdm name="tmp680"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2139  %tmp_62_7_10_i_i = xor i1 %tmp680, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_10_i_i"/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2144  %tmp_1611 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1611"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2145  %tmp681 = xor i1 %tmp_1368, %tmp_1611

]]></Node>
<StgValue><ssdm name="tmp681"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2146  %tmp_62_7_11_i_i = xor i1 %tmp681, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_11_i_i"/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2147  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2151  %tmp_1612 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1612"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2152  %tmp682 = xor i1 %tmp_1370, %tmp_1612

]]></Node>
<StgValue><ssdm name="tmp682"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2153  %tmp_62_7_12_i_i = xor i1 %tmp682, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_12_i_i"/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2154  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2158  %tmp_1613 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1613"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2159  %tmp683 = xor i1 %tmp_1372, %tmp_1613

]]></Node>
<StgValue><ssdm name="tmp683"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2160  %tmp_62_7_13_i_i = xor i1 %tmp683, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_13_i_i"/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2161  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2165  %tmp_1614 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1614"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2166  %tmp684 = xor i1 %tmp_1374, %tmp_1614

]]></Node>
<StgValue><ssdm name="tmp684"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2167  %tmp_62_7_14_i_i = xor i1 %tmp684, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_14_i_i"/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2168  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2172  %tmp_1615 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1615"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2173  %tmp685 = xor i1 %tmp_1376, %tmp_1615

]]></Node>
<StgValue><ssdm name="tmp685"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2174  %tmp_62_7_15_i_i = xor i1 %tmp685, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_15_i_i"/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2175  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2179  %tmp_1616 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1616"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2180  %tmp686 = xor i1 %tmp_1378, %tmp_1616

]]></Node>
<StgValue><ssdm name="tmp686"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2181  %tmp_62_7_16_i_i = xor i1 %tmp686, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_16_i_i"/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2182  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2186  %tmp_1617 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1617"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2187  %tmp687 = xor i1 %tmp_1380, %tmp_1617

]]></Node>
<StgValue><ssdm name="tmp687"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2188  %tmp_62_7_17_i_i = xor i1 %tmp687, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_17_i_i"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2189  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2193  %tmp_1618 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1618"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2194  %tmp688 = xor i1 %tmp_1382, %tmp_1618

]]></Node>
<StgValue><ssdm name="tmp688"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2195  %tmp_62_7_18_i_i = xor i1 %tmp688, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_18_i_i"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2196  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2200  %tmp_1619 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1619"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2201  %tmp689 = xor i1 %tmp_1384, %tmp_1619

]]></Node>
<StgValue><ssdm name="tmp689"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2202  %tmp_62_7_19_i_i = xor i1 %tmp689, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_19_i_i"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2203  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2207  %tmp_1620 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1620"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2208  %tmp690 = xor i1 %tmp_1386, %tmp_1620

]]></Node>
<StgValue><ssdm name="tmp690"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2209  %tmp_62_7_20_i_i = xor i1 %tmp690, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_20_i_i"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2210  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2214  %tmp_1621 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1621"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2215  %tmp691 = xor i1 %tmp_1388, %tmp_1621

]]></Node>
<StgValue><ssdm name="tmp691"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2216  %tmp_62_7_21_i_i = xor i1 %tmp691, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_21_i_i"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2217  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2221  %tmp_1622 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1622"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2222  %tmp692 = xor i1 %tmp_1390, %tmp_1622

]]></Node>
<StgValue><ssdm name="tmp692"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2223  %tmp_62_7_22_i_i = xor i1 %tmp692, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_22_i_i"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2224  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2228  %tmp_1623 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1623"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2229  %tmp693 = xor i1 %tmp_1392, %tmp_1623

]]></Node>
<StgValue><ssdm name="tmp693"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2230  %tmp_62_7_23_i_i = xor i1 %tmp693, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_23_i_i"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2231  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2235  %tmp_1624 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1624"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2236  %tmp694 = xor i1 %tmp_1394, %tmp_1624

]]></Node>
<StgValue><ssdm name="tmp694"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2237  %tmp_62_7_24_i_i = xor i1 %tmp694, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_24_i_i"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2238  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2242  %tmp_1625 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1625"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2243  %tmp695 = xor i1 %tmp_1396, %tmp_1625

]]></Node>
<StgValue><ssdm name="tmp695"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2244  %tmp_62_7_25_i_i = xor i1 %tmp695, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_25_i_i"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2245  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2249  %tmp_1626 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1626"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2250  %tmp696 = xor i1 %tmp_1398, %tmp_1626

]]></Node>
<StgValue><ssdm name="tmp696"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2251  %tmp_62_7_26_i_i = xor i1 %tmp696, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_26_i_i"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2256  %tmp_1627 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1627"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2257  %tmp697 = xor i1 %tmp_1400, %tmp_1627

]]></Node>
<StgValue><ssdm name="tmp697"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2258  %tmp_62_7_27_i_i = xor i1 %tmp697, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_27_i_i"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2259  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2263  %tmp_1628 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1628"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2264  %tmp698 = xor i1 %tmp_1402, %tmp_1628

]]></Node>
<StgValue><ssdm name="tmp698"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2265  %tmp_62_7_28_i_i = xor i1 %tmp698, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_28_i_i"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2266  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2270  %tmp_1629 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1629"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2271  %tmp699 = xor i1 %tmp_1404, %tmp_1629

]]></Node>
<StgValue><ssdm name="tmp699"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2272  %tmp_62_7_29_i_i = xor i1 %tmp699, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_29_i_i"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2273  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2277  %tmp_1630 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1630"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2278  %tmp730 = xor i1 %tmp_1406, %tmp_1630

]]></Node>
<StgValue><ssdm name="tmp730"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2279  %tmp_62_7_30_i_i = xor i1 %tmp730, true

]]></Node>
<StgValue><ssdm name="tmp_62_7_30_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2280  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_7_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2342  %weights2_m_weights_V_33 = load i32* %weights2_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_33"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2344  %tmp_1631 = trunc i32 %weights2_m_weights_V_33 to i1

]]></Node>
<StgValue><ssdm name="tmp_1631"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2345  %tmp762 = xor i1 %tmp_1344, %tmp_1631

]]></Node>
<StgValue><ssdm name="tmp762"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2346  %tmp_62_8_i_i = xor i1 %tmp762, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_i_i"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2347  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2351  %tmp_1632 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1632"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2352  %tmp763 = xor i1 %tmp_1346, %tmp_1632

]]></Node>
<StgValue><ssdm name="tmp763"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2353  %tmp_62_8_1_i_i = xor i1 %tmp763, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_1_i_i"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2354  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2358  %tmp_1633 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1633"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2359  %tmp764 = xor i1 %tmp_1348, %tmp_1633

]]></Node>
<StgValue><ssdm name="tmp764"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2360  %tmp_62_8_2_i_i = xor i1 %tmp764, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_2_i_i"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2361  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2365  %tmp_1634 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1634"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2366  %tmp765 = xor i1 %tmp_1350, %tmp_1634

]]></Node>
<StgValue><ssdm name="tmp765"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2367  %tmp_62_8_3_i_i = xor i1 %tmp765, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_3_i_i"/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2368  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2372  %tmp_1635 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1635"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2373  %tmp766 = xor i1 %tmp_1352, %tmp_1635

]]></Node>
<StgValue><ssdm name="tmp766"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2374  %tmp_62_8_4_i_i = xor i1 %tmp766, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_4_i_i"/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2375  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2379  %tmp_1636 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1636"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2380  %tmp767 = xor i1 %tmp_1354, %tmp_1636

]]></Node>
<StgValue><ssdm name="tmp767"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2381  %tmp_62_8_5_i_i = xor i1 %tmp767, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_5_i_i"/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2382  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2386  %tmp_1637 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1637"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2387  %tmp768 = xor i1 %tmp_1356, %tmp_1637

]]></Node>
<StgValue><ssdm name="tmp768"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2388  %tmp_62_8_6_i_i = xor i1 %tmp768, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_6_i_i"/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2389  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2393  %tmp_1638 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1638"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2394  %tmp769 = xor i1 %tmp_1358, %tmp_1638

]]></Node>
<StgValue><ssdm name="tmp769"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2395  %tmp_62_8_7_i_i = xor i1 %tmp769, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_7_i_i"/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2396  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2400  %tmp_1639 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1639"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2401  %tmp770 = xor i1 %tmp_1360, %tmp_1639

]]></Node>
<StgValue><ssdm name="tmp770"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2402  %tmp_62_8_8_i_i = xor i1 %tmp770, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_8_i_i"/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2403  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2407  %tmp_1640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1640"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2408  %tmp771 = xor i1 %tmp_1362, %tmp_1640

]]></Node>
<StgValue><ssdm name="tmp771"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2409  %tmp_62_8_9_i_i = xor i1 %tmp771, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_9_i_i"/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2410  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2414  %tmp_1641 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1641"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2415  %tmp772 = xor i1 %tmp_1364, %tmp_1641

]]></Node>
<StgValue><ssdm name="tmp772"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2416  %tmp_62_8_i_i_1412 = xor i1 %tmp772, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_i_i_1412"/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2417  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_i_i_1412, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2421  %tmp_1642 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1642"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2422  %tmp773 = xor i1 %tmp_1366, %tmp_1642

]]></Node>
<StgValue><ssdm name="tmp773"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2423  %tmp_62_8_10_i_i = xor i1 %tmp773, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_10_i_i"/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2424  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2428  %tmp_1643 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1643"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2429  %tmp774 = xor i1 %tmp_1368, %tmp_1643

]]></Node>
<StgValue><ssdm name="tmp774"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2430  %tmp_62_8_11_i_i = xor i1 %tmp774, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_11_i_i"/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2431  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2435  %tmp_1644 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1644"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2436  %tmp775 = xor i1 %tmp_1370, %tmp_1644

]]></Node>
<StgValue><ssdm name="tmp775"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2437  %tmp_62_8_12_i_i = xor i1 %tmp775, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_12_i_i"/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2438  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2442  %tmp_1645 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1645"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2443  %tmp776 = xor i1 %tmp_1372, %tmp_1645

]]></Node>
<StgValue><ssdm name="tmp776"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2444  %tmp_62_8_13_i_i = xor i1 %tmp776, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_13_i_i"/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2445  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2449  %tmp_1646 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1646"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2450  %tmp777 = xor i1 %tmp_1374, %tmp_1646

]]></Node>
<StgValue><ssdm name="tmp777"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2451  %tmp_62_8_14_i_i = xor i1 %tmp777, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_14_i_i"/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2452  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2456  %tmp_1647 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1647"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2457  %tmp778 = xor i1 %tmp_1376, %tmp_1647

]]></Node>
<StgValue><ssdm name="tmp778"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2458  %tmp_62_8_15_i_i = xor i1 %tmp778, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_15_i_i"/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2459  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2463  %tmp_1648 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1648"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2464  %tmp779 = xor i1 %tmp_1378, %tmp_1648

]]></Node>
<StgValue><ssdm name="tmp779"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2465  %tmp_62_8_16_i_i = xor i1 %tmp779, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_16_i_i"/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2466  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2470  %tmp_1649 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1649"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2471  %tmp780 = xor i1 %tmp_1380, %tmp_1649

]]></Node>
<StgValue><ssdm name="tmp780"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2472  %tmp_62_8_17_i_i = xor i1 %tmp780, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_17_i_i"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2473  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2477  %tmp_1650 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1650"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2478  %tmp781 = xor i1 %tmp_1382, %tmp_1650

]]></Node>
<StgValue><ssdm name="tmp781"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2479  %tmp_62_8_18_i_i = xor i1 %tmp781, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_18_i_i"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2480  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2484  %tmp_1651 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1651"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2485  %tmp782 = xor i1 %tmp_1384, %tmp_1651

]]></Node>
<StgValue><ssdm name="tmp782"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2486  %tmp_62_8_19_i_i = xor i1 %tmp782, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_19_i_i"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2487  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2491  %tmp_1652 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1652"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2492  %tmp783 = xor i1 %tmp_1386, %tmp_1652

]]></Node>
<StgValue><ssdm name="tmp783"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2493  %tmp_62_8_20_i_i = xor i1 %tmp783, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_20_i_i"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2494  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2498  %tmp_1653 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1653"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2499  %tmp784 = xor i1 %tmp_1388, %tmp_1653

]]></Node>
<StgValue><ssdm name="tmp784"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2500  %tmp_62_8_21_i_i = xor i1 %tmp784, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_21_i_i"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2501  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2505  %tmp_1654 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1654"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2506  %tmp785 = xor i1 %tmp_1390, %tmp_1654

]]></Node>
<StgValue><ssdm name="tmp785"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2507  %tmp_62_8_22_i_i = xor i1 %tmp785, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_22_i_i"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2508  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2512  %tmp_1655 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1655"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2513  %tmp786 = xor i1 %tmp_1392, %tmp_1655

]]></Node>
<StgValue><ssdm name="tmp786"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2514  %tmp_62_8_23_i_i = xor i1 %tmp786, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_23_i_i"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2515  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2519  %tmp_1656 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1656"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2520  %tmp787 = xor i1 %tmp_1394, %tmp_1656

]]></Node>
<StgValue><ssdm name="tmp787"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2521  %tmp_62_8_24_i_i = xor i1 %tmp787, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_24_i_i"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2522  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2526  %tmp_1657 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1657"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2527  %tmp788 = xor i1 %tmp_1396, %tmp_1657

]]></Node>
<StgValue><ssdm name="tmp788"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2528  %tmp_62_8_25_i_i = xor i1 %tmp788, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_25_i_i"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2529  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2533  %tmp_1658 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1658"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2534  %tmp789 = xor i1 %tmp_1398, %tmp_1658

]]></Node>
<StgValue><ssdm name="tmp789"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2535  %tmp_62_8_26_i_i = xor i1 %tmp789, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_26_i_i"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2536  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2540  %tmp_1659 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1659"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2541  %tmp790 = xor i1 %tmp_1400, %tmp_1659

]]></Node>
<StgValue><ssdm name="tmp790"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2542  %tmp_62_8_27_i_i = xor i1 %tmp790, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_27_i_i"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2543  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2547  %tmp_1660 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1660"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2548  %tmp791 = xor i1 %tmp_1402, %tmp_1660

]]></Node>
<StgValue><ssdm name="tmp791"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2549  %tmp_62_8_28_i_i = xor i1 %tmp791, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_28_i_i"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2550  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2554  %tmp_1661 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1661"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2555  %tmp792 = xor i1 %tmp_1404, %tmp_1661

]]></Node>
<StgValue><ssdm name="tmp792"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2556  %tmp_62_8_29_i_i = xor i1 %tmp792, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_29_i_i"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2557  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2561  %tmp_1662 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1662"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2562  %tmp823 = xor i1 %tmp_1406, %tmp_1662

]]></Node>
<StgValue><ssdm name="tmp823"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2563  %tmp_62_8_30_i_i = xor i1 %tmp823, true

]]></Node>
<StgValue><ssdm name="tmp_62_8_30_i_i"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2564  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_8_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2626  %weights2_m_weights_V_35 = load i32* %weights2_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_35"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2628  %tmp_1663 = trunc i32 %weights2_m_weights_V_35 to i1

]]></Node>
<StgValue><ssdm name="tmp_1663"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2629  %tmp855 = xor i1 %tmp_1344, %tmp_1663

]]></Node>
<StgValue><ssdm name="tmp855"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2630  %tmp_62_9_i_i = xor i1 %tmp855, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_i_i"/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2631  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2635  %tmp_1664 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1664"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2636  %tmp856 = xor i1 %tmp_1346, %tmp_1664

]]></Node>
<StgValue><ssdm name="tmp856"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2637  %tmp_62_9_1_i_i = xor i1 %tmp856, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_1_i_i"/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2638  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2642  %tmp_1665 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1665"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2643  %tmp857 = xor i1 %tmp_1348, %tmp_1665

]]></Node>
<StgValue><ssdm name="tmp857"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2644  %tmp_62_9_2_i_i = xor i1 %tmp857, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_2_i_i"/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2645  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2649  %tmp_1666 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1666"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2650  %tmp858 = xor i1 %tmp_1350, %tmp_1666

]]></Node>
<StgValue><ssdm name="tmp858"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2651  %tmp_62_9_3_i_i = xor i1 %tmp858, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_3_i_i"/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2652  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2656  %tmp_1667 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1667"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2657  %tmp859 = xor i1 %tmp_1352, %tmp_1667

]]></Node>
<StgValue><ssdm name="tmp859"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2658  %tmp_62_9_4_i_i = xor i1 %tmp859, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_4_i_i"/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2659  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2663  %tmp_1668 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1668"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2664  %tmp860 = xor i1 %tmp_1354, %tmp_1668

]]></Node>
<StgValue><ssdm name="tmp860"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2665  %tmp_62_9_5_i_i = xor i1 %tmp860, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_5_i_i"/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2666  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2670  %tmp_1669 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1669"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2671  %tmp861 = xor i1 %tmp_1356, %tmp_1669

]]></Node>
<StgValue><ssdm name="tmp861"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2672  %tmp_62_9_6_i_i = xor i1 %tmp861, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_6_i_i"/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2673  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2677  %tmp_1670 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1670"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2678  %tmp862 = xor i1 %tmp_1358, %tmp_1670

]]></Node>
<StgValue><ssdm name="tmp862"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2679  %tmp_62_9_7_i_i = xor i1 %tmp862, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_7_i_i"/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2680  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2684  %tmp_1671 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1671"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2685  %tmp863 = xor i1 %tmp_1360, %tmp_1671

]]></Node>
<StgValue><ssdm name="tmp863"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2686  %tmp_62_9_8_i_i = xor i1 %tmp863, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_8_i_i"/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2687  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2691  %tmp_1672 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1672"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2692  %tmp864 = xor i1 %tmp_1362, %tmp_1672

]]></Node>
<StgValue><ssdm name="tmp864"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2693  %tmp_62_9_9_i_i = xor i1 %tmp864, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_9_i_i"/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2694  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2698  %tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1673"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2699  %tmp865 = xor i1 %tmp_1364, %tmp_1673

]]></Node>
<StgValue><ssdm name="tmp865"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2700  %tmp_62_9_i_i_1446 = xor i1 %tmp865, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_i_i_1446"/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2701  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_i_i_1446, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2705  %tmp_1674 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1674"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2706  %tmp866 = xor i1 %tmp_1366, %tmp_1674

]]></Node>
<StgValue><ssdm name="tmp866"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2707  %tmp_62_9_10_i_i = xor i1 %tmp866, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_10_i_i"/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2708  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2712  %tmp_1675 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1675"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2713  %tmp867 = xor i1 %tmp_1368, %tmp_1675

]]></Node>
<StgValue><ssdm name="tmp867"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2714  %tmp_62_9_11_i_i = xor i1 %tmp867, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_11_i_i"/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2715  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2719  %tmp_1676 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1676"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2720  %tmp868 = xor i1 %tmp_1370, %tmp_1676

]]></Node>
<StgValue><ssdm name="tmp868"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2721  %tmp_62_9_12_i_i = xor i1 %tmp868, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_12_i_i"/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2722  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2726  %tmp_1677 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1677"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2727  %tmp869 = xor i1 %tmp_1372, %tmp_1677

]]></Node>
<StgValue><ssdm name="tmp869"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2728  %tmp_62_9_13_i_i = xor i1 %tmp869, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_13_i_i"/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2729  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2733  %tmp_1678 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1678"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2734  %tmp870 = xor i1 %tmp_1374, %tmp_1678

]]></Node>
<StgValue><ssdm name="tmp870"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2735  %tmp_62_9_14_i_i = xor i1 %tmp870, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_14_i_i"/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2736  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2740  %tmp_1679 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1679"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2741  %tmp871 = xor i1 %tmp_1376, %tmp_1679

]]></Node>
<StgValue><ssdm name="tmp871"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2742  %tmp_62_9_15_i_i = xor i1 %tmp871, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_15_i_i"/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2743  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2747  %tmp_1680 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2748  %tmp872 = xor i1 %tmp_1378, %tmp_1680

]]></Node>
<StgValue><ssdm name="tmp872"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2749  %tmp_62_9_16_i_i = xor i1 %tmp872, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_16_i_i"/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2750  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2754  %tmp_1681 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2755  %tmp873 = xor i1 %tmp_1380, %tmp_1681

]]></Node>
<StgValue><ssdm name="tmp873"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2756  %tmp_62_9_17_i_i = xor i1 %tmp873, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_17_i_i"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2757  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2761  %tmp_1682 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2762  %tmp874 = xor i1 %tmp_1382, %tmp_1682

]]></Node>
<StgValue><ssdm name="tmp874"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2763  %tmp_62_9_18_i_i = xor i1 %tmp874, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_18_i_i"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2764  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2768  %tmp_1683 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2769  %tmp875 = xor i1 %tmp_1384, %tmp_1683

]]></Node>
<StgValue><ssdm name="tmp875"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2770  %tmp_62_9_19_i_i = xor i1 %tmp875, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_19_i_i"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2771  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2775  %tmp_1684 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1684"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2776  %tmp876 = xor i1 %tmp_1386, %tmp_1684

]]></Node>
<StgValue><ssdm name="tmp876"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2777  %tmp_62_9_20_i_i = xor i1 %tmp876, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_20_i_i"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2778  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2782  %tmp_1685 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1685"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2783  %tmp877 = xor i1 %tmp_1388, %tmp_1685

]]></Node>
<StgValue><ssdm name="tmp877"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2784  %tmp_62_9_21_i_i = xor i1 %tmp877, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_21_i_i"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2785  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2789  %tmp_1686 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1686"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2790  %tmp878 = xor i1 %tmp_1390, %tmp_1686

]]></Node>
<StgValue><ssdm name="tmp878"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2791  %tmp_62_9_22_i_i = xor i1 %tmp878, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_22_i_i"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2792  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2796  %tmp_1687 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1687"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2797  %tmp879 = xor i1 %tmp_1392, %tmp_1687

]]></Node>
<StgValue><ssdm name="tmp879"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2798  %tmp_62_9_23_i_i = xor i1 %tmp879, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_23_i_i"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2799  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2803  %tmp_1688 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1688"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2804  %tmp880 = xor i1 %tmp_1394, %tmp_1688

]]></Node>
<StgValue><ssdm name="tmp880"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2805  %tmp_62_9_24_i_i = xor i1 %tmp880, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_24_i_i"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2806  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2810  %tmp_1689 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1689"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2811  %tmp881 = xor i1 %tmp_1396, %tmp_1689

]]></Node>
<StgValue><ssdm name="tmp881"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2812  %tmp_62_9_25_i_i = xor i1 %tmp881, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_25_i_i"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2813  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2817  %tmp_1690 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1690"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2818  %tmp882 = xor i1 %tmp_1398, %tmp_1690

]]></Node>
<StgValue><ssdm name="tmp882"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2819  %tmp_62_9_26_i_i = xor i1 %tmp882, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_26_i_i"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2820  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2824  %tmp_1691 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1691"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2825  %tmp883 = xor i1 %tmp_1400, %tmp_1691

]]></Node>
<StgValue><ssdm name="tmp883"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2826  %tmp_62_9_27_i_i = xor i1 %tmp883, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_27_i_i"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2827  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2831  %tmp_1692 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1692"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2832  %tmp884 = xor i1 %tmp_1402, %tmp_1692

]]></Node>
<StgValue><ssdm name="tmp884"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2833  %tmp_62_9_28_i_i = xor i1 %tmp884, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_28_i_i"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2834  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2838  %tmp_1693 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1693"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2839  %tmp885 = xor i1 %tmp_1404, %tmp_1693

]]></Node>
<StgValue><ssdm name="tmp885"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2840  %tmp_62_9_29_i_i = xor i1 %tmp885, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_29_i_i"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2841  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2845  %tmp_1694 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1694"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2846  %tmp916 = xor i1 %tmp_1406, %tmp_1694

]]></Node>
<StgValue><ssdm name="tmp916"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2847  %tmp_62_9_30_i_i = xor i1 %tmp916, true

]]></Node>
<StgValue><ssdm name="tmp_62_9_30_i_i"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2848  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_9_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:2910  %weights2_m_weights_V_37 = load i32* %weights2_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_37"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2912  %tmp_1695 = trunc i32 %weights2_m_weights_V_37 to i1

]]></Node>
<StgValue><ssdm name="tmp_1695"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2913  %tmp948 = xor i1 %tmp_1344, %tmp_1695

]]></Node>
<StgValue><ssdm name="tmp948"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2914  %tmp_62_10_i_i = xor i1 %tmp948, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_i_i"/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2915  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2919  %tmp_1696 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1696"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2920  %tmp949 = xor i1 %tmp_1346, %tmp_1696

]]></Node>
<StgValue><ssdm name="tmp949"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2921  %tmp_62_10_1_i_i = xor i1 %tmp949, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_1_i_i"/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2922  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2926  %tmp_1697 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1697"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2927  %tmp950 = xor i1 %tmp_1348, %tmp_1697

]]></Node>
<StgValue><ssdm name="tmp950"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2928  %tmp_62_10_2_i_i = xor i1 %tmp950, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_2_i_i"/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2929  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2933  %tmp_1698 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1698"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2934  %tmp951 = xor i1 %tmp_1350, %tmp_1698

]]></Node>
<StgValue><ssdm name="tmp951"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2935  %tmp_62_10_3_i_i = xor i1 %tmp951, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_3_i_i"/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2936  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2940  %tmp_1699 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1699"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2941  %tmp952 = xor i1 %tmp_1352, %tmp_1699

]]></Node>
<StgValue><ssdm name="tmp952"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2942  %tmp_62_10_4_i_i = xor i1 %tmp952, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_4_i_i"/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2943  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2947  %tmp_1700 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1700"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2948  %tmp953 = xor i1 %tmp_1354, %tmp_1700

]]></Node>
<StgValue><ssdm name="tmp953"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2949  %tmp_62_10_5_i_i = xor i1 %tmp953, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_5_i_i"/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2950  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2954  %tmp_1701 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1701"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2955  %tmp954 = xor i1 %tmp_1356, %tmp_1701

]]></Node>
<StgValue><ssdm name="tmp954"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2956  %tmp_62_10_6_i_i = xor i1 %tmp954, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_6_i_i"/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2957  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2961  %tmp_1702 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1702"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2962  %tmp955 = xor i1 %tmp_1358, %tmp_1702

]]></Node>
<StgValue><ssdm name="tmp955"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2963  %tmp_62_10_7_i_i = xor i1 %tmp955, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_7_i_i"/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2964  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2968  %tmp_1703 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1703"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2969  %tmp956 = xor i1 %tmp_1360, %tmp_1703

]]></Node>
<StgValue><ssdm name="tmp956"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2970  %tmp_62_10_8_i_i = xor i1 %tmp956, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_8_i_i"/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2971  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2975  %tmp_1704 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1704"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2976  %tmp957 = xor i1 %tmp_1362, %tmp_1704

]]></Node>
<StgValue><ssdm name="tmp957"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2977  %tmp_62_10_9_i_i = xor i1 %tmp957, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_9_i_i"/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2978  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2982  %tmp_1705 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1705"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2983  %tmp958 = xor i1 %tmp_1364, %tmp_1705

]]></Node>
<StgValue><ssdm name="tmp958"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2984  %tmp_62_10_i_i_1480 = xor i1 %tmp958, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_i_i_1480"/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2985  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_i_i_1480, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2989  %tmp_1706 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1706"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2990  %tmp959 = xor i1 %tmp_1366, %tmp_1706

]]></Node>
<StgValue><ssdm name="tmp959"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2991  %tmp_62_10_10_i_i = xor i1 %tmp959, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_10_i_i"/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2992  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2996  %tmp_1707 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1707"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2997  %tmp960 = xor i1 %tmp_1368, %tmp_1707

]]></Node>
<StgValue><ssdm name="tmp960"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2998  %tmp_62_10_11_i_i = xor i1 %tmp960, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_11_i_i"/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2999  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3003  %tmp_1708 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1708"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3004  %tmp961 = xor i1 %tmp_1370, %tmp_1708

]]></Node>
<StgValue><ssdm name="tmp961"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3005  %tmp_62_10_12_i_i = xor i1 %tmp961, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_12_i_i"/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3006  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3010  %tmp_1709 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1709"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3011  %tmp962 = xor i1 %tmp_1372, %tmp_1709

]]></Node>
<StgValue><ssdm name="tmp962"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3012  %tmp_62_10_13_i_i = xor i1 %tmp962, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_13_i_i"/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3013  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3017  %tmp_1710 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1710"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3018  %tmp963 = xor i1 %tmp_1374, %tmp_1710

]]></Node>
<StgValue><ssdm name="tmp963"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3019  %tmp_62_10_14_i_i = xor i1 %tmp963, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_14_i_i"/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3020  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3024  %tmp_1711 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1711"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3025  %tmp964 = xor i1 %tmp_1376, %tmp_1711

]]></Node>
<StgValue><ssdm name="tmp964"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3026  %tmp_62_10_15_i_i = xor i1 %tmp964, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_15_i_i"/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3027  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3031  %tmp_1712 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1712"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3032  %tmp965 = xor i1 %tmp_1378, %tmp_1712

]]></Node>
<StgValue><ssdm name="tmp965"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3033  %tmp_62_10_16_i_i = xor i1 %tmp965, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_16_i_i"/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3034  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3038  %tmp_1713 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1713"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3039  %tmp966 = xor i1 %tmp_1380, %tmp_1713

]]></Node>
<StgValue><ssdm name="tmp966"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3040  %tmp_62_10_17_i_i = xor i1 %tmp966, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_17_i_i"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3041  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3045  %tmp_1714 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1714"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3046  %tmp967 = xor i1 %tmp_1382, %tmp_1714

]]></Node>
<StgValue><ssdm name="tmp967"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3047  %tmp_62_10_18_i_i = xor i1 %tmp967, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_18_i_i"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3048  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3052  %tmp_1715 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1715"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3053  %tmp968 = xor i1 %tmp_1384, %tmp_1715

]]></Node>
<StgValue><ssdm name="tmp968"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3054  %tmp_62_10_19_i_i = xor i1 %tmp968, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_19_i_i"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3055  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3059  %tmp_1716 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1716"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3060  %tmp969 = xor i1 %tmp_1386, %tmp_1716

]]></Node>
<StgValue><ssdm name="tmp969"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3061  %tmp_62_10_20_i_i = xor i1 %tmp969, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_20_i_i"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3062  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3066  %tmp_1717 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1717"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3067  %tmp970 = xor i1 %tmp_1388, %tmp_1717

]]></Node>
<StgValue><ssdm name="tmp970"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3068  %tmp_62_10_21_i_i = xor i1 %tmp970, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_21_i_i"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3069  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3073  %tmp_1718 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1718"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3074  %tmp971 = xor i1 %tmp_1390, %tmp_1718

]]></Node>
<StgValue><ssdm name="tmp971"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3075  %tmp_62_10_22_i_i = xor i1 %tmp971, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_22_i_i"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3076  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3080  %tmp_1719 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1719"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3081  %tmp972 = xor i1 %tmp_1392, %tmp_1719

]]></Node>
<StgValue><ssdm name="tmp972"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3082  %tmp_62_10_23_i_i = xor i1 %tmp972, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_23_i_i"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3083  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3087  %tmp_1720 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1720"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3088  %tmp973 = xor i1 %tmp_1394, %tmp_1720

]]></Node>
<StgValue><ssdm name="tmp973"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3089  %tmp_62_10_24_i_i = xor i1 %tmp973, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_24_i_i"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3090  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3094  %tmp_1721 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1721"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3095  %tmp974 = xor i1 %tmp_1396, %tmp_1721

]]></Node>
<StgValue><ssdm name="tmp974"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3096  %tmp_62_10_25_i_i = xor i1 %tmp974, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_25_i_i"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3097  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3101  %tmp_1722 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1722"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3102  %tmp975 = xor i1 %tmp_1398, %tmp_1722

]]></Node>
<StgValue><ssdm name="tmp975"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3103  %tmp_62_10_26_i_i = xor i1 %tmp975, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_26_i_i"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3104  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3108  %tmp_1723 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3109  %tmp976 = xor i1 %tmp_1400, %tmp_1723

]]></Node>
<StgValue><ssdm name="tmp976"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3110  %tmp_62_10_27_i_i = xor i1 %tmp976, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_27_i_i"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3111  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3115  %tmp_1724 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3116  %tmp977 = xor i1 %tmp_1402, %tmp_1724

]]></Node>
<StgValue><ssdm name="tmp977"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3117  %tmp_62_10_28_i_i = xor i1 %tmp977, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_28_i_i"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3118  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3122  %tmp_1725 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3123  %tmp978 = xor i1 %tmp_1404, %tmp_1725

]]></Node>
<StgValue><ssdm name="tmp978"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3124  %tmp_62_10_29_i_i = xor i1 %tmp978, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_29_i_i"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3125  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3129  %tmp_1726 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3130  %tmp1009 = xor i1 %tmp_1406, %tmp_1726

]]></Node>
<StgValue><ssdm name="tmp1009"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3131  %tmp_62_10_30_i_i = xor i1 %tmp1009, true

]]></Node>
<StgValue><ssdm name="tmp_62_10_30_i_i"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_10_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3194  %weights2_m_weights_V_39 = load i32* %weights2_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_39"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3196  %tmp_1727 = trunc i32 %weights2_m_weights_V_39 to i1

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3197  %tmp1041 = xor i1 %tmp_1344, %tmp_1727

]]></Node>
<StgValue><ssdm name="tmp1041"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3198  %tmp_62_11_i_i = xor i1 %tmp1041, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_i_i"/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3199  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3203  %tmp_1728 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1728"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3204  %tmp1042 = xor i1 %tmp_1346, %tmp_1728

]]></Node>
<StgValue><ssdm name="tmp1042"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3205  %tmp_62_11_1_i_i = xor i1 %tmp1042, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_1_i_i"/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3206  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3210  %tmp_1729 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1729"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3211  %tmp1043 = xor i1 %tmp_1348, %tmp_1729

]]></Node>
<StgValue><ssdm name="tmp1043"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3212  %tmp_62_11_2_i_i = xor i1 %tmp1043, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_2_i_i"/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3213  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3217  %tmp_1730 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1730"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3218  %tmp1044 = xor i1 %tmp_1350, %tmp_1730

]]></Node>
<StgValue><ssdm name="tmp1044"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3219  %tmp_62_11_3_i_i = xor i1 %tmp1044, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_3_i_i"/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3224  %tmp_1731 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1731"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3225  %tmp1045 = xor i1 %tmp_1352, %tmp_1731

]]></Node>
<StgValue><ssdm name="tmp1045"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3226  %tmp_62_11_4_i_i = xor i1 %tmp1045, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_4_i_i"/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3227  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3231  %tmp_1732 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1732"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3232  %tmp1046 = xor i1 %tmp_1354, %tmp_1732

]]></Node>
<StgValue><ssdm name="tmp1046"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3233  %tmp_62_11_5_i_i = xor i1 %tmp1046, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_5_i_i"/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3234  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3238  %tmp_1733 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1733"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3239  %tmp1047 = xor i1 %tmp_1356, %tmp_1733

]]></Node>
<StgValue><ssdm name="tmp1047"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3240  %tmp_62_11_6_i_i = xor i1 %tmp1047, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_6_i_i"/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3241  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3245  %tmp_1734 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1734"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3246  %tmp1048 = xor i1 %tmp_1358, %tmp_1734

]]></Node>
<StgValue><ssdm name="tmp1048"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3247  %tmp_62_11_7_i_i = xor i1 %tmp1048, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_7_i_i"/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3248  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3252  %tmp_1735 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1735"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3253  %tmp1049 = xor i1 %tmp_1360, %tmp_1735

]]></Node>
<StgValue><ssdm name="tmp1049"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3254  %tmp_62_11_8_i_i = xor i1 %tmp1049, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_8_i_i"/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3255  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3259  %tmp_1736 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1736"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3260  %tmp1050 = xor i1 %tmp_1362, %tmp_1736

]]></Node>
<StgValue><ssdm name="tmp1050"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3261  %tmp_62_11_9_i_i = xor i1 %tmp1050, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_9_i_i"/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3262  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3266  %tmp_1737 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1737"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3267  %tmp1051 = xor i1 %tmp_1364, %tmp_1737

]]></Node>
<StgValue><ssdm name="tmp1051"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3268  %tmp_62_11_i_i_1514 = xor i1 %tmp1051, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_i_i_1514"/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3269  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_i_i_1514, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3273  %tmp_1738 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1738"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3274  %tmp1052 = xor i1 %tmp_1366, %tmp_1738

]]></Node>
<StgValue><ssdm name="tmp1052"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3275  %tmp_62_11_10_i_i = xor i1 %tmp1052, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_10_i_i"/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3280  %tmp_1739 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1739"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3281  %tmp1053 = xor i1 %tmp_1368, %tmp_1739

]]></Node>
<StgValue><ssdm name="tmp1053"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3282  %tmp_62_11_11_i_i = xor i1 %tmp1053, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_11_i_i"/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3283  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3287  %tmp_1740 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1740"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3288  %tmp1054 = xor i1 %tmp_1370, %tmp_1740

]]></Node>
<StgValue><ssdm name="tmp1054"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3289  %tmp_62_11_12_i_i = xor i1 %tmp1054, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_12_i_i"/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3290  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3294  %tmp_1741 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1741"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3295  %tmp1055 = xor i1 %tmp_1372, %tmp_1741

]]></Node>
<StgValue><ssdm name="tmp1055"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3296  %tmp_62_11_13_i_i = xor i1 %tmp1055, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_13_i_i"/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3297  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3301  %tmp_1742 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1742"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3302  %tmp1056 = xor i1 %tmp_1374, %tmp_1742

]]></Node>
<StgValue><ssdm name="tmp1056"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3303  %tmp_62_11_14_i_i = xor i1 %tmp1056, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_14_i_i"/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3304  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3308  %tmp_1743 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1743"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3309  %tmp1057 = xor i1 %tmp_1376, %tmp_1743

]]></Node>
<StgValue><ssdm name="tmp1057"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3310  %tmp_62_11_15_i_i = xor i1 %tmp1057, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_15_i_i"/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3311  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3315  %tmp_1744 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1744"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3316  %tmp1058 = xor i1 %tmp_1378, %tmp_1744

]]></Node>
<StgValue><ssdm name="tmp1058"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3317  %tmp_62_11_16_i_i = xor i1 %tmp1058, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_16_i_i"/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3318  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3322  %tmp_1745 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1745"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3323  %tmp1059 = xor i1 %tmp_1380, %tmp_1745

]]></Node>
<StgValue><ssdm name="tmp1059"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3324  %tmp_62_11_17_i_i = xor i1 %tmp1059, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_17_i_i"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3325  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3329  %tmp_1746 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1746"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3330  %tmp1060 = xor i1 %tmp_1382, %tmp_1746

]]></Node>
<StgValue><ssdm name="tmp1060"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3331  %tmp_62_11_18_i_i = xor i1 %tmp1060, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_18_i_i"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3332  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3336  %tmp_1747 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1747"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3337  %tmp1061 = xor i1 %tmp_1384, %tmp_1747

]]></Node>
<StgValue><ssdm name="tmp1061"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3338  %tmp_62_11_19_i_i = xor i1 %tmp1061, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_19_i_i"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3339  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3343  %tmp_1748 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1748"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3344  %tmp1062 = xor i1 %tmp_1386, %tmp_1748

]]></Node>
<StgValue><ssdm name="tmp1062"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3345  %tmp_62_11_20_i_i = xor i1 %tmp1062, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_20_i_i"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3346  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3350  %tmp_1749 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1749"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3351  %tmp1063 = xor i1 %tmp_1388, %tmp_1749

]]></Node>
<StgValue><ssdm name="tmp1063"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3352  %tmp_62_11_21_i_i = xor i1 %tmp1063, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_21_i_i"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3353  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3357  %tmp_1750 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1750"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3358  %tmp1064 = xor i1 %tmp_1390, %tmp_1750

]]></Node>
<StgValue><ssdm name="tmp1064"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3359  %tmp_62_11_22_i_i = xor i1 %tmp1064, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_22_i_i"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3360  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3364  %tmp_1751 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1751"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3365  %tmp1065 = xor i1 %tmp_1392, %tmp_1751

]]></Node>
<StgValue><ssdm name="tmp1065"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3366  %tmp_62_11_23_i_i = xor i1 %tmp1065, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_23_i_i"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3367  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3371  %tmp_1752 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1752"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3372  %tmp1066 = xor i1 %tmp_1394, %tmp_1752

]]></Node>
<StgValue><ssdm name="tmp1066"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3373  %tmp_62_11_24_i_i = xor i1 %tmp1066, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_24_i_i"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3374  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3378  %tmp_1753 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1753"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3379  %tmp1067 = xor i1 %tmp_1396, %tmp_1753

]]></Node>
<StgValue><ssdm name="tmp1067"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3380  %tmp_62_11_25_i_i = xor i1 %tmp1067, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_25_i_i"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3381  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3385  %tmp_1754 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1754"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3386  %tmp1068 = xor i1 %tmp_1398, %tmp_1754

]]></Node>
<StgValue><ssdm name="tmp1068"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3387  %tmp_62_11_26_i_i = xor i1 %tmp1068, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_26_i_i"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3388  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3392  %tmp_1755 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1755"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3393  %tmp1069 = xor i1 %tmp_1400, %tmp_1755

]]></Node>
<StgValue><ssdm name="tmp1069"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3394  %tmp_62_11_27_i_i = xor i1 %tmp1069, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_27_i_i"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3395  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3399  %tmp_1756 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1756"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3400  %tmp1070 = xor i1 %tmp_1402, %tmp_1756

]]></Node>
<StgValue><ssdm name="tmp1070"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3401  %tmp_62_11_28_i_i = xor i1 %tmp1070, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_28_i_i"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3402  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3406  %tmp_1757 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1757"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3407  %tmp1071 = xor i1 %tmp_1404, %tmp_1757

]]></Node>
<StgValue><ssdm name="tmp1071"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3408  %tmp_62_11_29_i_i = xor i1 %tmp1071, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_29_i_i"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3409  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3413  %tmp_1758 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1758"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3414  %tmp1072 = xor i1 %tmp_1406, %tmp_1758

]]></Node>
<StgValue><ssdm name="tmp1072"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3415  %tmp_62_11_30_i_i = xor i1 %tmp1072, true

]]></Node>
<StgValue><ssdm name="tmp_62_11_30_i_i"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3416  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_11_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3478  %weights2_m_weights_V_41 = load i32* %weights2_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_41"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3480  %tmp_1759 = trunc i32 %weights2_m_weights_V_41 to i1

]]></Node>
<StgValue><ssdm name="tmp_1759"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3481  %tmp1104 = xor i1 %tmp_1344, %tmp_1759

]]></Node>
<StgValue><ssdm name="tmp1104"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3482  %tmp_62_12_i_i = xor i1 %tmp1104, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_i_i"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3483  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3487  %tmp_1760 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1760"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3488  %tmp1105 = xor i1 %tmp_1346, %tmp_1760

]]></Node>
<StgValue><ssdm name="tmp1105"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3489  %tmp_62_12_1_i_i = xor i1 %tmp1105, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_1_i_i"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3490  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3494  %tmp_1761 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1761"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3495  %tmp1106 = xor i1 %tmp_1348, %tmp_1761

]]></Node>
<StgValue><ssdm name="tmp1106"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3496  %tmp_62_12_2_i_i = xor i1 %tmp1106, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_2_i_i"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3497  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3501  %tmp_1762 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1762"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3502  %tmp1107 = xor i1 %tmp_1350, %tmp_1762

]]></Node>
<StgValue><ssdm name="tmp1107"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3503  %tmp_62_12_3_i_i = xor i1 %tmp1107, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_3_i_i"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3504  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3508  %tmp_1763 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1763"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3509  %tmp1108 = xor i1 %tmp_1352, %tmp_1763

]]></Node>
<StgValue><ssdm name="tmp1108"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3510  %tmp_62_12_4_i_i = xor i1 %tmp1108, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_4_i_i"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3511  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3515  %tmp_1764 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1764"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3516  %tmp1109 = xor i1 %tmp_1354, %tmp_1764

]]></Node>
<StgValue><ssdm name="tmp1109"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3517  %tmp_62_12_5_i_i = xor i1 %tmp1109, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_5_i_i"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3518  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3522  %tmp_1765 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1765"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3523  %tmp1110 = xor i1 %tmp_1356, %tmp_1765

]]></Node>
<StgValue><ssdm name="tmp1110"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3524  %tmp_62_12_6_i_i = xor i1 %tmp1110, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_6_i_i"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3525  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3529  %tmp_1766 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1766"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3530  %tmp1111 = xor i1 %tmp_1358, %tmp_1766

]]></Node>
<StgValue><ssdm name="tmp1111"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3531  %tmp_62_12_7_i_i = xor i1 %tmp1111, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_7_i_i"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3532  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3536  %tmp_1767 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1767"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3537  %tmp1112 = xor i1 %tmp_1360, %tmp_1767

]]></Node>
<StgValue><ssdm name="tmp1112"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3538  %tmp_62_12_8_i_i = xor i1 %tmp1112, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_8_i_i"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3539  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3543  %tmp_1768 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1768"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3544  %tmp1113 = xor i1 %tmp_1362, %tmp_1768

]]></Node>
<StgValue><ssdm name="tmp1113"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3545  %tmp_62_12_9_i_i = xor i1 %tmp1113, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_9_i_i"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3546  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3550  %tmp_1769 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1769"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3551  %tmp1114 = xor i1 %tmp_1364, %tmp_1769

]]></Node>
<StgValue><ssdm name="tmp1114"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3552  %tmp_62_12_i_i_1548 = xor i1 %tmp1114, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_i_i_1548"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3553  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_i_i_1548, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3557  %tmp_1770 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3558  %tmp1115 = xor i1 %tmp_1366, %tmp_1770

]]></Node>
<StgValue><ssdm name="tmp1115"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3559  %tmp_62_12_10_i_i = xor i1 %tmp1115, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_10_i_i"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3560  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3564  %tmp_1771 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3565  %tmp1116 = xor i1 %tmp_1368, %tmp_1771

]]></Node>
<StgValue><ssdm name="tmp1116"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3566  %tmp_62_12_11_i_i = xor i1 %tmp1116, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_11_i_i"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3567  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3571  %tmp_1772 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3572  %tmp1117 = xor i1 %tmp_1370, %tmp_1772

]]></Node>
<StgValue><ssdm name="tmp1117"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3573  %tmp_62_12_12_i_i = xor i1 %tmp1117, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_12_i_i"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3574  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3578  %tmp_1773 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3579  %tmp1118 = xor i1 %tmp_1372, %tmp_1773

]]></Node>
<StgValue><ssdm name="tmp1118"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3580  %tmp_62_12_13_i_i = xor i1 %tmp1118, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_13_i_i"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3581  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3585  %tmp_1774 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3586  %tmp1119 = xor i1 %tmp_1374, %tmp_1774

]]></Node>
<StgValue><ssdm name="tmp1119"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3587  %tmp_62_12_14_i_i = xor i1 %tmp1119, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_14_i_i"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3588  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3592  %tmp_1775 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3593  %tmp1120 = xor i1 %tmp_1376, %tmp_1775

]]></Node>
<StgValue><ssdm name="tmp1120"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3594  %tmp_62_12_15_i_i = xor i1 %tmp1120, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_15_i_i"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3595  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3599  %tmp_1776 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3600  %tmp1121 = xor i1 %tmp_1378, %tmp_1776

]]></Node>
<StgValue><ssdm name="tmp1121"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3601  %tmp_62_12_16_i_i = xor i1 %tmp1121, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_16_i_i"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3602  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3606  %tmp_1777 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3607  %tmp1122 = xor i1 %tmp_1380, %tmp_1777

]]></Node>
<StgValue><ssdm name="tmp1122"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3608  %tmp_62_12_17_i_i = xor i1 %tmp1122, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_17_i_i"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3609  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3613  %tmp_1778 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3614  %tmp1123 = xor i1 %tmp_1382, %tmp_1778

]]></Node>
<StgValue><ssdm name="tmp1123"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3615  %tmp_62_12_18_i_i = xor i1 %tmp1123, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_18_i_i"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3616  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3620  %tmp_1779 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3621  %tmp1124 = xor i1 %tmp_1384, %tmp_1779

]]></Node>
<StgValue><ssdm name="tmp1124"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3622  %tmp_62_12_19_i_i = xor i1 %tmp1124, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_19_i_i"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3623  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3627  %tmp_1780 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3628  %tmp1125 = xor i1 %tmp_1386, %tmp_1780

]]></Node>
<StgValue><ssdm name="tmp1125"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3629  %tmp_62_12_20_i_i = xor i1 %tmp1125, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_20_i_i"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3630  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3634  %tmp_1781 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3635  %tmp1126 = xor i1 %tmp_1388, %tmp_1781

]]></Node>
<StgValue><ssdm name="tmp1126"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3636  %tmp_62_12_21_i_i = xor i1 %tmp1126, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_21_i_i"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3637  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3641  %tmp_1782 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3642  %tmp1127 = xor i1 %tmp_1390, %tmp_1782

]]></Node>
<StgValue><ssdm name="tmp1127"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3643  %tmp_62_12_22_i_i = xor i1 %tmp1127, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_22_i_i"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3644  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3648  %tmp_1783 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3649  %tmp1128 = xor i1 %tmp_1392, %tmp_1783

]]></Node>
<StgValue><ssdm name="tmp1128"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3650  %tmp_62_12_23_i_i = xor i1 %tmp1128, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_23_i_i"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3651  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3655  %tmp_1784 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3656  %tmp1129 = xor i1 %tmp_1394, %tmp_1784

]]></Node>
<StgValue><ssdm name="tmp1129"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3657  %tmp_62_12_24_i_i = xor i1 %tmp1129, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_24_i_i"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3658  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3662  %tmp_1785 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3663  %tmp1130 = xor i1 %tmp_1396, %tmp_1785

]]></Node>
<StgValue><ssdm name="tmp1130"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3664  %tmp_62_12_25_i_i = xor i1 %tmp1130, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_25_i_i"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3665  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3669  %tmp_1786 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3670  %tmp1131 = xor i1 %tmp_1398, %tmp_1786

]]></Node>
<StgValue><ssdm name="tmp1131"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3671  %tmp_62_12_26_i_i = xor i1 %tmp1131, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_26_i_i"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3672  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3676  %tmp_1787 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1787"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3677  %tmp1132 = xor i1 %tmp_1400, %tmp_1787

]]></Node>
<StgValue><ssdm name="tmp1132"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3678  %tmp_62_12_27_i_i = xor i1 %tmp1132, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_27_i_i"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3679  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3683  %tmp_1788 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1788"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3684  %tmp1133 = xor i1 %tmp_1402, %tmp_1788

]]></Node>
<StgValue><ssdm name="tmp1133"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3685  %tmp_62_12_28_i_i = xor i1 %tmp1133, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_28_i_i"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3686  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3690  %tmp_1789 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1789"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3691  %tmp1134 = xor i1 %tmp_1404, %tmp_1789

]]></Node>
<StgValue><ssdm name="tmp1134"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3692  %tmp_62_12_29_i_i = xor i1 %tmp1134, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_29_i_i"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3693  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3697  %tmp_1790 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1790"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3698  %tmp1135 = xor i1 %tmp_1406, %tmp_1790

]]></Node>
<StgValue><ssdm name="tmp1135"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3699  %tmp_62_12_30_i_i = xor i1 %tmp1135, true

]]></Node>
<StgValue><ssdm name="tmp_62_12_30_i_i"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3700  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_12_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:3762  %weights2_m_weights_V_43 = load i32* %weights2_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_43"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3764  %tmp_1791 = trunc i32 %weights2_m_weights_V_43 to i1

]]></Node>
<StgValue><ssdm name="tmp_1791"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3765  %tmp1167 = xor i1 %tmp_1344, %tmp_1791

]]></Node>
<StgValue><ssdm name="tmp1167"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3766  %tmp_62_13_i_i = xor i1 %tmp1167, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_i_i"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3767  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3771  %tmp_1792 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1792"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3772  %tmp1168 = xor i1 %tmp_1346, %tmp_1792

]]></Node>
<StgValue><ssdm name="tmp1168"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3773  %tmp_62_13_1_i_i = xor i1 %tmp1168, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_1_i_i"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3774  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3778  %tmp_1793 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1793"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3779  %tmp1169 = xor i1 %tmp_1348, %tmp_1793

]]></Node>
<StgValue><ssdm name="tmp1169"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3780  %tmp_62_13_2_i_i = xor i1 %tmp1169, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_2_i_i"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3781  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3785  %tmp_1794 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1794"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3786  %tmp1170 = xor i1 %tmp_1350, %tmp_1794

]]></Node>
<StgValue><ssdm name="tmp1170"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3787  %tmp_62_13_3_i_i = xor i1 %tmp1170, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_3_i_i"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3788  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3792  %tmp_1795 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1795"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3793  %tmp1171 = xor i1 %tmp_1352, %tmp_1795

]]></Node>
<StgValue><ssdm name="tmp1171"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3794  %tmp_62_13_4_i_i = xor i1 %tmp1171, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_4_i_i"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3795  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3799  %tmp_1796 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1796"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3800  %tmp1172 = xor i1 %tmp_1354, %tmp_1796

]]></Node>
<StgValue><ssdm name="tmp1172"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3801  %tmp_62_13_5_i_i = xor i1 %tmp1172, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_5_i_i"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3802  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3806  %tmp_1797 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1797"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3807  %tmp1173 = xor i1 %tmp_1356, %tmp_1797

]]></Node>
<StgValue><ssdm name="tmp1173"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3808  %tmp_62_13_6_i_i = xor i1 %tmp1173, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_6_i_i"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3809  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3813  %tmp_1798 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1798"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3814  %tmp1174 = xor i1 %tmp_1358, %tmp_1798

]]></Node>
<StgValue><ssdm name="tmp1174"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3815  %tmp_62_13_7_i_i = xor i1 %tmp1174, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_7_i_i"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3816  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3820  %tmp_1799 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1799"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3821  %tmp1175 = xor i1 %tmp_1360, %tmp_1799

]]></Node>
<StgValue><ssdm name="tmp1175"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3822  %tmp_62_13_8_i_i = xor i1 %tmp1175, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_8_i_i"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3823  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3827  %tmp_1800 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1800"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3828  %tmp1176 = xor i1 %tmp_1362, %tmp_1800

]]></Node>
<StgValue><ssdm name="tmp1176"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3829  %tmp_62_13_9_i_i = xor i1 %tmp1176, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_9_i_i"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3830  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3834  %tmp_1801 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1801"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3835  %tmp1177 = xor i1 %tmp_1364, %tmp_1801

]]></Node>
<StgValue><ssdm name="tmp1177"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3836  %tmp_62_13_i_i_1582 = xor i1 %tmp1177, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_i_i_1582"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3837  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_i_i_1582, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3841  %tmp_1802 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1802"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3842  %tmp1178 = xor i1 %tmp_1366, %tmp_1802

]]></Node>
<StgValue><ssdm name="tmp1178"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3843  %tmp_62_13_10_i_i = xor i1 %tmp1178, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_10_i_i"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3844  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3848  %tmp_1803 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1803"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3849  %tmp1179 = xor i1 %tmp_1368, %tmp_1803

]]></Node>
<StgValue><ssdm name="tmp1179"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3850  %tmp_62_13_11_i_i = xor i1 %tmp1179, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_11_i_i"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3851  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3855  %tmp_1804 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1804"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3856  %tmp1180 = xor i1 %tmp_1370, %tmp_1804

]]></Node>
<StgValue><ssdm name="tmp1180"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3857  %tmp_62_13_12_i_i = xor i1 %tmp1180, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_12_i_i"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3858  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3862  %tmp_1805 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1805"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3863  %tmp1181 = xor i1 %tmp_1372, %tmp_1805

]]></Node>
<StgValue><ssdm name="tmp1181"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3864  %tmp_62_13_13_i_i = xor i1 %tmp1181, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_13_i_i"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3865  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3869  %tmp_1806 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1806"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3870  %tmp1182 = xor i1 %tmp_1374, %tmp_1806

]]></Node>
<StgValue><ssdm name="tmp1182"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3871  %tmp_62_13_14_i_i = xor i1 %tmp1182, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_14_i_i"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3872  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3876  %tmp_1807 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1807"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3877  %tmp1183 = xor i1 %tmp_1376, %tmp_1807

]]></Node>
<StgValue><ssdm name="tmp1183"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3878  %tmp_62_13_15_i_i = xor i1 %tmp1183, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_15_i_i"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3879  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3883  %tmp_1808 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1808"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3884  %tmp1184 = xor i1 %tmp_1378, %tmp_1808

]]></Node>
<StgValue><ssdm name="tmp1184"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3885  %tmp_62_13_16_i_i = xor i1 %tmp1184, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_16_i_i"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3886  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3890  %tmp_1809 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1809"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3891  %tmp1185 = xor i1 %tmp_1380, %tmp_1809

]]></Node>
<StgValue><ssdm name="tmp1185"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3892  %tmp_62_13_17_i_i = xor i1 %tmp1185, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_17_i_i"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3893  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3897  %tmp_1810 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1810"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3898  %tmp1186 = xor i1 %tmp_1382, %tmp_1810

]]></Node>
<StgValue><ssdm name="tmp1186"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3899  %tmp_62_13_18_i_i = xor i1 %tmp1186, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_18_i_i"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3900  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3904  %tmp_1811 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1811"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3905  %tmp1187 = xor i1 %tmp_1384, %tmp_1811

]]></Node>
<StgValue><ssdm name="tmp1187"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3906  %tmp_62_13_19_i_i = xor i1 %tmp1187, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_19_i_i"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3907  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3911  %tmp_1812 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1812"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3912  %tmp1188 = xor i1 %tmp_1386, %tmp_1812

]]></Node>
<StgValue><ssdm name="tmp1188"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3913  %tmp_62_13_20_i_i = xor i1 %tmp1188, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_20_i_i"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3914  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3918  %tmp_1813 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1813"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3919  %tmp1189 = xor i1 %tmp_1388, %tmp_1813

]]></Node>
<StgValue><ssdm name="tmp1189"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3920  %tmp_62_13_21_i_i = xor i1 %tmp1189, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_21_i_i"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3921  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3925  %tmp_1814 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1814"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3926  %tmp1190 = xor i1 %tmp_1390, %tmp_1814

]]></Node>
<StgValue><ssdm name="tmp1190"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3927  %tmp_62_13_22_i_i = xor i1 %tmp1190, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_22_i_i"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3928  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3932  %tmp_1815 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1815"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3933  %tmp1191 = xor i1 %tmp_1392, %tmp_1815

]]></Node>
<StgValue><ssdm name="tmp1191"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3934  %tmp_62_13_23_i_i = xor i1 %tmp1191, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_23_i_i"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3935  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3939  %tmp_1816 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1816"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3940  %tmp1192 = xor i1 %tmp_1394, %tmp_1816

]]></Node>
<StgValue><ssdm name="tmp1192"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3941  %tmp_62_13_24_i_i = xor i1 %tmp1192, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_24_i_i"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3942  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3946  %tmp_1817 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1817"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3947  %tmp1193 = xor i1 %tmp_1396, %tmp_1817

]]></Node>
<StgValue><ssdm name="tmp1193"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3948  %tmp_62_13_25_i_i = xor i1 %tmp1193, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_25_i_i"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3949  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3953  %tmp_1818 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1818"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3954  %tmp1194 = xor i1 %tmp_1398, %tmp_1818

]]></Node>
<StgValue><ssdm name="tmp1194"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3955  %tmp_62_13_26_i_i = xor i1 %tmp1194, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_26_i_i"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3956  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3960  %tmp_1819 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1819"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3961  %tmp1195 = xor i1 %tmp_1400, %tmp_1819

]]></Node>
<StgValue><ssdm name="tmp1195"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3962  %tmp_62_13_27_i_i = xor i1 %tmp1195, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_27_i_i"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3963  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3967  %tmp_1820 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1820"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3968  %tmp1196 = xor i1 %tmp_1402, %tmp_1820

]]></Node>
<StgValue><ssdm name="tmp1196"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3969  %tmp_62_13_28_i_i = xor i1 %tmp1196, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_28_i_i"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3970  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3974  %tmp_1821 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1821"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3975  %tmp1197 = xor i1 %tmp_1404, %tmp_1821

]]></Node>
<StgValue><ssdm name="tmp1197"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3976  %tmp_62_13_29_i_i = xor i1 %tmp1197, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_29_i_i"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3977  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3981  %tmp_1822 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1822"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3982  %tmp1198 = xor i1 %tmp_1406, %tmp_1822

]]></Node>
<StgValue><ssdm name="tmp1198"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3983  %tmp_62_13_30_i_i = xor i1 %tmp1198, true

]]></Node>
<StgValue><ssdm name="tmp_62_13_30_i_i"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3984  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_13_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:4046  %weights2_m_weights_V_45 = load i32* %weights2_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_45"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4048  %tmp_1823 = trunc i32 %weights2_m_weights_V_45 to i1

]]></Node>
<StgValue><ssdm name="tmp_1823"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4049  %tmp1230 = xor i1 %tmp_1344, %tmp_1823

]]></Node>
<StgValue><ssdm name="tmp1230"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4050  %tmp_62_14_i_i = xor i1 %tmp1230, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_i_i"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4051  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4055  %tmp_1824 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1824"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4056  %tmp1231 = xor i1 %tmp_1346, %tmp_1824

]]></Node>
<StgValue><ssdm name="tmp1231"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4057  %tmp_62_14_1_i_i = xor i1 %tmp1231, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_1_i_i"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4058  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4062  %tmp_1825 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1825"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4063  %tmp1232 = xor i1 %tmp_1348, %tmp_1825

]]></Node>
<StgValue><ssdm name="tmp1232"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4064  %tmp_62_14_2_i_i = xor i1 %tmp1232, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_2_i_i"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4065  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4069  %tmp_1826 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1826"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4070  %tmp1233 = xor i1 %tmp_1350, %tmp_1826

]]></Node>
<StgValue><ssdm name="tmp1233"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4071  %tmp_62_14_3_i_i = xor i1 %tmp1233, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_3_i_i"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4072  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4076  %tmp_1827 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1827"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4077  %tmp1234 = xor i1 %tmp_1352, %tmp_1827

]]></Node>
<StgValue><ssdm name="tmp1234"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4078  %tmp_62_14_4_i_i = xor i1 %tmp1234, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_4_i_i"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4079  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4083  %tmp_1828 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1828"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4084  %tmp1235 = xor i1 %tmp_1354, %tmp_1828

]]></Node>
<StgValue><ssdm name="tmp1235"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4085  %tmp_62_14_5_i_i = xor i1 %tmp1235, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_5_i_i"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4086  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4090  %tmp_1829 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1829"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4091  %tmp1236 = xor i1 %tmp_1356, %tmp_1829

]]></Node>
<StgValue><ssdm name="tmp1236"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4092  %tmp_62_14_6_i_i = xor i1 %tmp1236, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_6_i_i"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4093  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4097  %tmp_1830 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1830"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4098  %tmp1237 = xor i1 %tmp_1358, %tmp_1830

]]></Node>
<StgValue><ssdm name="tmp1237"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4099  %tmp_62_14_7_i_i = xor i1 %tmp1237, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_7_i_i"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4104  %tmp_1831 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1831"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4105  %tmp1238 = xor i1 %tmp_1360, %tmp_1831

]]></Node>
<StgValue><ssdm name="tmp1238"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4106  %tmp_62_14_8_i_i = xor i1 %tmp1238, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_8_i_i"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4107  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4111  %tmp_1832 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1832"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4112  %tmp1239 = xor i1 %tmp_1362, %tmp_1832

]]></Node>
<StgValue><ssdm name="tmp1239"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4113  %tmp_62_14_9_i_i = xor i1 %tmp1239, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_9_i_i"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4114  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4118  %tmp_1833 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1833"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4119  %tmp1240 = xor i1 %tmp_1364, %tmp_1833

]]></Node>
<StgValue><ssdm name="tmp1240"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4120  %tmp_62_14_i_i_1616 = xor i1 %tmp1240, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_i_i_1616"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4121  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_i_i_1616, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4125  %tmp_1834 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1834"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4126  %tmp1241 = xor i1 %tmp_1366, %tmp_1834

]]></Node>
<StgValue><ssdm name="tmp1241"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4127  %tmp_62_14_10_i_i = xor i1 %tmp1241, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_10_i_i"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4128  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4132  %tmp_1835 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1835"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4133  %tmp1242 = xor i1 %tmp_1368, %tmp_1835

]]></Node>
<StgValue><ssdm name="tmp1242"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4134  %tmp_62_14_11_i_i = xor i1 %tmp1242, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_11_i_i"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4135  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4139  %tmp_1836 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1836"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4140  %tmp1243 = xor i1 %tmp_1370, %tmp_1836

]]></Node>
<StgValue><ssdm name="tmp1243"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4141  %tmp_62_14_12_i_i = xor i1 %tmp1243, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_12_i_i"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4142  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4146  %tmp_1837 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1837"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4147  %tmp1244 = xor i1 %tmp_1372, %tmp_1837

]]></Node>
<StgValue><ssdm name="tmp1244"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4148  %tmp_62_14_13_i_i = xor i1 %tmp1244, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_13_i_i"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4149  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4153  %tmp_1838 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1838"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4154  %tmp1245 = xor i1 %tmp_1374, %tmp_1838

]]></Node>
<StgValue><ssdm name="tmp1245"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4155  %tmp_62_14_14_i_i = xor i1 %tmp1245, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_14_i_i"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4160  %tmp_1839 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1839"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4161  %tmp1246 = xor i1 %tmp_1376, %tmp_1839

]]></Node>
<StgValue><ssdm name="tmp1246"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4162  %tmp_62_14_15_i_i = xor i1 %tmp1246, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_15_i_i"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4163  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4167  %tmp_1840 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1840"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4168  %tmp1247 = xor i1 %tmp_1378, %tmp_1840

]]></Node>
<StgValue><ssdm name="tmp1247"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4169  %tmp_62_14_16_i_i = xor i1 %tmp1247, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_16_i_i"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4170  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4174  %tmp_1841 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1841"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4175  %tmp1248 = xor i1 %tmp_1380, %tmp_1841

]]></Node>
<StgValue><ssdm name="tmp1248"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4176  %tmp_62_14_17_i_i = xor i1 %tmp1248, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_17_i_i"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4177  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4181  %tmp_1842 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1842"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4182  %tmp1249 = xor i1 %tmp_1382, %tmp_1842

]]></Node>
<StgValue><ssdm name="tmp1249"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4183  %tmp_62_14_18_i_i = xor i1 %tmp1249, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_18_i_i"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4184  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4188  %tmp_1843 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1843"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4189  %tmp1250 = xor i1 %tmp_1384, %tmp_1843

]]></Node>
<StgValue><ssdm name="tmp1250"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4190  %tmp_62_14_19_i_i = xor i1 %tmp1250, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_19_i_i"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4191  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4195  %tmp_1844 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1844"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4196  %tmp1251 = xor i1 %tmp_1386, %tmp_1844

]]></Node>
<StgValue><ssdm name="tmp1251"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4197  %tmp_62_14_20_i_i = xor i1 %tmp1251, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_20_i_i"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4198  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4202  %tmp_1845 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1845"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4203  %tmp1252 = xor i1 %tmp_1388, %tmp_1845

]]></Node>
<StgValue><ssdm name="tmp1252"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4204  %tmp_62_14_21_i_i = xor i1 %tmp1252, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_21_i_i"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4205  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4209  %tmp_1846 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1846"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4210  %tmp1253 = xor i1 %tmp_1390, %tmp_1846

]]></Node>
<StgValue><ssdm name="tmp1253"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4211  %tmp_62_14_22_i_i = xor i1 %tmp1253, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_22_i_i"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4216  %tmp_1847 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1847"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4217  %tmp1254 = xor i1 %tmp_1392, %tmp_1847

]]></Node>
<StgValue><ssdm name="tmp1254"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4218  %tmp_62_14_23_i_i = xor i1 %tmp1254, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_23_i_i"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4219  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4223  %tmp_1848 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1848"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4224  %tmp1255 = xor i1 %tmp_1394, %tmp_1848

]]></Node>
<StgValue><ssdm name="tmp1255"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4225  %tmp_62_14_24_i_i = xor i1 %tmp1255, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_24_i_i"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4226  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4230  %tmp_1849 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1849"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4231  %tmp1256 = xor i1 %tmp_1396, %tmp_1849

]]></Node>
<StgValue><ssdm name="tmp1256"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4232  %tmp_62_14_25_i_i = xor i1 %tmp1256, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_25_i_i"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4233  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4237  %tmp_1850 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1850"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4238  %tmp1257 = xor i1 %tmp_1398, %tmp_1850

]]></Node>
<StgValue><ssdm name="tmp1257"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4239  %tmp_62_14_26_i_i = xor i1 %tmp1257, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_26_i_i"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4240  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4244  %tmp_1851 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1851"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4245  %tmp1258 = xor i1 %tmp_1400, %tmp_1851

]]></Node>
<StgValue><ssdm name="tmp1258"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4246  %tmp_62_14_27_i_i = xor i1 %tmp1258, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_27_i_i"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4247  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4251  %tmp_1852 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1852"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4252  %tmp1259 = xor i1 %tmp_1402, %tmp_1852

]]></Node>
<StgValue><ssdm name="tmp1259"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4253  %tmp_62_14_28_i_i = xor i1 %tmp1259, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_28_i_i"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4254  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4258  %tmp_1853 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1853"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4259  %tmp1260 = xor i1 %tmp_1404, %tmp_1853

]]></Node>
<StgValue><ssdm name="tmp1260"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4260  %tmp_62_14_29_i_i = xor i1 %tmp1260, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_29_i_i"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4261  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4265  %tmp_1854 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1854"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4266  %tmp1261 = xor i1 %tmp_1406, %tmp_1854

]]></Node>
<StgValue><ssdm name="tmp1261"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4267  %tmp_62_14_30_i_i = xor i1 %tmp1261, true

]]></Node>
<StgValue><ssdm name="tmp_62_14_30_i_i"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_14_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="32" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:4330  %weights2_m_weights_V_47 = load i32* %weights2_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights2_m_weights_V_47"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4332  %tmp_1855 = trunc i32 %weights2_m_weights_V_47 to i1

]]></Node>
<StgValue><ssdm name="tmp_1855"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4333  %tmp1293 = xor i1 %tmp_1344, %tmp_1855

]]></Node>
<StgValue><ssdm name="tmp1293"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4334  %tmp_62_15_i_i = xor i1 %tmp1293, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_i_i"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4335  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4339  %tmp_1856 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1856"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4340  %tmp1294 = xor i1 %tmp_1346, %tmp_1856

]]></Node>
<StgValue><ssdm name="tmp1294"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4341  %tmp_62_15_1_i_i = xor i1 %tmp1294, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_1_i_i"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4342  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4346  %tmp_1857 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1857"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4347  %tmp1295 = xor i1 %tmp_1348, %tmp_1857

]]></Node>
<StgValue><ssdm name="tmp1295"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4348  %tmp_62_15_2_i_i = xor i1 %tmp1295, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_2_i_i"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4349  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4353  %tmp_1858 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1858"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4354  %tmp1296 = xor i1 %tmp_1350, %tmp_1858

]]></Node>
<StgValue><ssdm name="tmp1296"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4355  %tmp_62_15_3_i_i = xor i1 %tmp1296, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_3_i_i"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4356  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4360  %tmp_1859 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1859"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4361  %tmp1297 = xor i1 %tmp_1352, %tmp_1859

]]></Node>
<StgValue><ssdm name="tmp1297"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4362  %tmp_62_15_4_i_i = xor i1 %tmp1297, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_4_i_i"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4363  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4367  %tmp_1860 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1860"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4368  %tmp1298 = xor i1 %tmp_1354, %tmp_1860

]]></Node>
<StgValue><ssdm name="tmp1298"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4369  %tmp_62_15_5_i_i = xor i1 %tmp1298, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_5_i_i"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4370  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4374  %tmp_1861 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1861"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4375  %tmp1299 = xor i1 %tmp_1356, %tmp_1861

]]></Node>
<StgValue><ssdm name="tmp1299"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4376  %tmp_62_15_6_i_i = xor i1 %tmp1299, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_6_i_i"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4377  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4381  %tmp_1862 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1862"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4382  %tmp1300 = xor i1 %tmp_1358, %tmp_1862

]]></Node>
<StgValue><ssdm name="tmp1300"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4383  %tmp_62_15_7_i_i = xor i1 %tmp1300, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_7_i_i"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4384  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4388  %tmp_1863 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_1863"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4389  %tmp1301 = xor i1 %tmp_1360, %tmp_1863

]]></Node>
<StgValue><ssdm name="tmp1301"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4390  %tmp_62_15_8_i_i = xor i1 %tmp1301, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_8_i_i"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4391  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4395  %tmp_1864 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1864"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4396  %tmp1302 = xor i1 %tmp_1362, %tmp_1864

]]></Node>
<StgValue><ssdm name="tmp1302"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4397  %tmp_62_15_9_i_i = xor i1 %tmp1302, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_9_i_i"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4398  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4402  %tmp_1865 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_1865"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4403  %tmp1303 = xor i1 %tmp_1364, %tmp_1865

]]></Node>
<StgValue><ssdm name="tmp1303"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4404  %tmp_62_15_i_i_1650 = xor i1 %tmp1303, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_i_i_1650"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4405  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_i_i_1650, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4409  %tmp_1866 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1866"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4410  %tmp1304 = xor i1 %tmp_1366, %tmp_1866

]]></Node>
<StgValue><ssdm name="tmp1304"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4411  %tmp_62_15_10_i_i = xor i1 %tmp1304, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_10_i_i"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4412  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4416  %tmp_1867 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1867"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4417  %tmp1305 = xor i1 %tmp_1368, %tmp_1867

]]></Node>
<StgValue><ssdm name="tmp1305"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4418  %tmp_62_15_11_i_i = xor i1 %tmp1305, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_11_i_i"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4419  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4423  %tmp_1868 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_1868"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4424  %tmp1306 = xor i1 %tmp_1370, %tmp_1868

]]></Node>
<StgValue><ssdm name="tmp1306"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4425  %tmp_62_15_12_i_i = xor i1 %tmp1306, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_12_i_i"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4426  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4430  %tmp_1869 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_1869"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4431  %tmp1307 = xor i1 %tmp_1372, %tmp_1869

]]></Node>
<StgValue><ssdm name="tmp1307"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4432  %tmp_62_15_13_i_i = xor i1 %tmp1307, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_13_i_i"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4433  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4437  %tmp_1870 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1870"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4438  %tmp1308 = xor i1 %tmp_1374, %tmp_1870

]]></Node>
<StgValue><ssdm name="tmp1308"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4439  %tmp_62_15_14_i_i = xor i1 %tmp1308, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_14_i_i"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4440  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4444  %tmp_1871 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_1871"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4445  %tmp1309 = xor i1 %tmp_1376, %tmp_1871

]]></Node>
<StgValue><ssdm name="tmp1309"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4446  %tmp_62_15_15_i_i = xor i1 %tmp1309, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_15_i_i"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4447  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4451  %tmp_1872 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_1872"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4452  %tmp1310 = xor i1 %tmp_1378, %tmp_1872

]]></Node>
<StgValue><ssdm name="tmp1310"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4453  %tmp_62_15_16_i_i = xor i1 %tmp1310, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_16_i_i"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4454  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4458  %tmp_1873 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1873"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4459  %tmp1311 = xor i1 %tmp_1380, %tmp_1873

]]></Node>
<StgValue><ssdm name="tmp1311"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4460  %tmp_62_15_17_i_i = xor i1 %tmp1311, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_17_i_i"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4461  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4465  %tmp_1874 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_1874"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4466  %tmp1312 = xor i1 %tmp_1382, %tmp_1874

]]></Node>
<StgValue><ssdm name="tmp1312"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4467  %tmp_62_15_18_i_i = xor i1 %tmp1312, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_18_i_i"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4468  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4472  %tmp_1875 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_1875"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4473  %tmp1313 = xor i1 %tmp_1384, %tmp_1875

]]></Node>
<StgValue><ssdm name="tmp1313"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4474  %tmp_62_15_19_i_i = xor i1 %tmp1313, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_19_i_i"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4475  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4479  %tmp_1876 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1876"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4480  %tmp1314 = xor i1 %tmp_1386, %tmp_1876

]]></Node>
<StgValue><ssdm name="tmp1314"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4481  %tmp_62_15_20_i_i = xor i1 %tmp1314, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_20_i_i"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4482  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4486  %tmp_1877 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_1877"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4487  %tmp1315 = xor i1 %tmp_1388, %tmp_1877

]]></Node>
<StgValue><ssdm name="tmp1315"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4488  %tmp_62_15_21_i_i = xor i1 %tmp1315, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_21_i_i"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4489  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4493  %tmp_1878 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1878"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4494  %tmp1316 = xor i1 %tmp_1390, %tmp_1878

]]></Node>
<StgValue><ssdm name="tmp1316"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4495  %tmp_62_15_22_i_i = xor i1 %tmp1316, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_22_i_i"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4496  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4500  %tmp_1879 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1879"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4501  %tmp1317 = xor i1 %tmp_1392, %tmp_1879

]]></Node>
<StgValue><ssdm name="tmp1317"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4502  %tmp_62_15_23_i_i = xor i1 %tmp1317, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_23_i_i"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4503  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4507  %tmp_1880 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1880"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4508  %tmp1318 = xor i1 %tmp_1394, %tmp_1880

]]></Node>
<StgValue><ssdm name="tmp1318"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4509  %tmp_62_15_24_i_i = xor i1 %tmp1318, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_24_i_i"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4510  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4514  %tmp_1881 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1881"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4515  %tmp1319 = xor i1 %tmp_1396, %tmp_1881

]]></Node>
<StgValue><ssdm name="tmp1319"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4516  %tmp_62_15_25_i_i = xor i1 %tmp1319, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_25_i_i"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4517  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4521  %tmp_1882 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_1882"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4522  %tmp1320 = xor i1 %tmp_1398, %tmp_1882

]]></Node>
<StgValue><ssdm name="tmp1320"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4523  %tmp_62_15_26_i_i = xor i1 %tmp1320, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_26_i_i"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4524  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4528  %tmp_1883 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_1883"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4529  %tmp1321 = xor i1 %tmp_1400, %tmp_1883

]]></Node>
<StgValue><ssdm name="tmp1321"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4530  %tmp_62_15_27_i_i = xor i1 %tmp1321, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_27_i_i"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4531  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4535  %tmp_1884 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_1884"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4536  %tmp1322 = xor i1 %tmp_1402, %tmp_1884

]]></Node>
<StgValue><ssdm name="tmp1322"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4537  %tmp_62_15_28_i_i = xor i1 %tmp1322, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_28_i_i"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4538  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4542  %tmp_1885 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1885"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4543  %tmp1323 = xor i1 %tmp_1404, %tmp_1885

]]></Node>
<StgValue><ssdm name="tmp1323"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4544  %tmp_62_15_29_i_i = xor i1 %tmp1323, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_29_i_i"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4545  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4549  %tmp_1886 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights2_m_weights_V_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1886"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4550  %tmp1324 = xor i1 %tmp_1406, %tmp_1886

]]></Node>
<StgValue><ssdm name="tmp1324"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4551  %tmp_62_15_30_i_i = xor i1 %tmp1324, true

]]></Node>
<StgValue><ssdm name="tmp_62_15_30_i_i"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4552  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_62_15_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:45  %tmp_63_0_i_i_cast = zext i1 %tmp_62_0_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_i_i_cast"/></StgValue>
</operation>

<operation id="2281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:53  %tmp_63_0_1_i_i_cast = zext i1 %tmp_62_0_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_1_i_i_cast"/></StgValue>
</operation>

<operation id="2282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:61  %tmp_63_0_2_i_i_cast = zext i1 %tmp_62_0_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_2_i_i_cast"/></StgValue>
</operation>

<operation id="2283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:69  %tmp_63_0_3_i_i_cast = zext i1 %tmp_62_0_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_3_i_i_cast"/></StgValue>
</operation>

<operation id="2284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:77  %tmp_63_0_4_i_i_cast = zext i1 %tmp_62_0_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_4_i_i_cast"/></StgValue>
</operation>

<operation id="2285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:85  %tmp_63_0_5_i_i_cast = zext i1 %tmp_62_0_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_5_i_i_cast"/></StgValue>
</operation>

<operation id="2286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:93  %tmp_63_0_6_i_i_cast = zext i1 %tmp_62_0_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_6_i_i_cast"/></StgValue>
</operation>

<operation id="2287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:101  %tmp_63_0_7_i_i_cast = zext i1 %tmp_62_0_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_7_i_i_cast"/></StgValue>
</operation>

<operation id="2288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:109  %tmp_63_0_8_i_i_cast = zext i1 %tmp_62_0_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_8_i_i_cast"/></StgValue>
</operation>

<operation id="2289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:117  %tmp_63_0_9_i_i_cast = zext i1 %tmp_62_0_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_9_i_i_cast"/></StgValue>
</operation>

<operation id="2290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:125  %tmp_63_0_i_i_cast_1141 = zext i1 %tmp_62_0_i_i_1140 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_i_i_cast_1141"/></StgValue>
</operation>

<operation id="2291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:133  %tmp_63_0_10_i_i_cast = zext i1 %tmp_62_0_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_10_i_i_cast"/></StgValue>
</operation>

<operation id="2292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:141  %tmp_63_0_11_i_i_cast = zext i1 %tmp_62_0_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_11_i_i_cast"/></StgValue>
</operation>

<operation id="2293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:149  %tmp_63_0_12_i_i_cast = zext i1 %tmp_62_0_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_12_i_i_cast"/></StgValue>
</operation>

<operation id="2294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:157  %tmp_63_0_13_i_i_cast = zext i1 %tmp_62_0_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_13_i_i_cast"/></StgValue>
</operation>

<operation id="2295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:165  %tmp_63_0_14_i_i_cast = zext i1 %tmp_62_0_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_14_i_i_cast"/></StgValue>
</operation>

<operation id="2296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:173  %tmp_63_0_15_i_i_cast = zext i1 %tmp_62_0_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_15_i_i_cast"/></StgValue>
</operation>

<operation id="2297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:181  %tmp_63_0_16_i_i_cast = zext i1 %tmp_62_0_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_16_i_i_cast"/></StgValue>
</operation>

<operation id="2298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:189  %tmp_63_0_17_i_i_cast = zext i1 %tmp_62_0_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_17_i_i_cast"/></StgValue>
</operation>

<operation id="2299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:197  %tmp_63_0_18_i_i_cast = zext i1 %tmp_62_0_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_18_i_i_cast"/></StgValue>
</operation>

<operation id="2300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:205  %tmp_63_0_19_i_i_cast = zext i1 %tmp_62_0_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_19_i_i_cast"/></StgValue>
</operation>

<operation id="2301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:213  %tmp_63_0_20_i_i_cast = zext i1 %tmp_62_0_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_20_i_i_cast"/></StgValue>
</operation>

<operation id="2302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:221  %tmp_63_0_21_i_i_cast = zext i1 %tmp_62_0_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_21_i_i_cast"/></StgValue>
</operation>

<operation id="2303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:229  %tmp_63_0_22_i_i_cast = zext i1 %tmp_62_0_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_22_i_i_cast"/></StgValue>
</operation>

<operation id="2304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:237  %tmp_63_0_23_i_i_cast = zext i1 %tmp_62_0_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_23_i_i_cast"/></StgValue>
</operation>

<operation id="2305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:245  %tmp_63_0_24_i_i_cast = zext i1 %tmp_62_0_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_24_i_i_cast"/></StgValue>
</operation>

<operation id="2306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:253  %tmp_63_0_25_i_i_cast = zext i1 %tmp_62_0_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_25_i_i_cast"/></StgValue>
</operation>

<operation id="2307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:261  %tmp_63_0_26_i_i_cast = zext i1 %tmp_62_0_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_26_i_i_cast"/></StgValue>
</operation>

<operation id="2308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:293  %tmp_63_0_30_i_i_cast = zext i1 %tmp_62_0_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_30_i_i_cast"/></StgValue>
</operation>

<operation id="2309" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:298  %tmp86 = add i2 %tmp_63_0_23_i_i_cast, %tmp_63_0_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="2310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:299  %tmp86_cast = zext i2 %tmp86 to i3

]]></Node>
<StgValue><ssdm name="tmp86_cast"/></StgValue>
</operation>

<operation id="2311" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:300  %tmp87 = add i2 %tmp_63_0_25_i_i_cast, %tmp_63_0_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:301  %tmp87_cast = zext i2 %tmp87 to i3

]]></Node>
<StgValue><ssdm name="tmp87_cast"/></StgValue>
</operation>

<operation id="2313" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:302  %tmp85 = add i3 %tmp86_cast, %tmp87_cast

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="2314" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:305  %tmp90 = add i2 %tmp_63_0_15_i_i_cast, %tmp_63_0_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="2315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:306  %tmp90_cast = zext i2 %tmp90 to i3

]]></Node>
<StgValue><ssdm name="tmp90_cast"/></StgValue>
</operation>

<operation id="2316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:307  %tmp91 = add i2 %tmp_63_0_17_i_i_cast, %tmp_63_0_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:308  %tmp91_cast = zext i2 %tmp91 to i3

]]></Node>
<StgValue><ssdm name="tmp91_cast"/></StgValue>
</operation>

<operation id="2318" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:309  %tmp89 = add i3 %tmp90_cast, %tmp91_cast

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="2319" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:311  %tmp93 = add i2 %tmp_63_0_19_i_i_cast, %tmp_63_0_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:312  %tmp93_cast = zext i2 %tmp93 to i3

]]></Node>
<StgValue><ssdm name="tmp93_cast"/></StgValue>
</operation>

<operation id="2321" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:313  %tmp94 = add i2 %tmp_63_0_21_i_i_cast, %tmp_63_0_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:314  %tmp94_cast = zext i2 %tmp94 to i3

]]></Node>
<StgValue><ssdm name="tmp94_cast"/></StgValue>
</operation>

<operation id="2323" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:315  %tmp92 = add i3 %tmp93_cast, %tmp94_cast

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="2324" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:320  %tmp98 = add i2 %tmp_63_0_i_i_cast, %tmp_63_0_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="2325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:321  %tmp98_cast = zext i2 %tmp98 to i3

]]></Node>
<StgValue><ssdm name="tmp98_cast"/></StgValue>
</operation>

<operation id="2326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:322  %tmp99 = add i2 %tmp_63_0_1_i_i_cast, %tmp_63_0_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="2327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:323  %tmp99_cast = zext i2 %tmp99 to i3

]]></Node>
<StgValue><ssdm name="tmp99_cast"/></StgValue>
</operation>

<operation id="2328" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:324  %tmp97 = add i3 %tmp98_cast, %tmp99_cast

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="2329" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:326  %tmp101 = add i2 %tmp_63_0_3_i_i_cast, %tmp_63_0_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="2330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:327  %tmp101_cast = zext i2 %tmp101 to i3

]]></Node>
<StgValue><ssdm name="tmp101_cast"/></StgValue>
</operation>

<operation id="2331" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:328  %tmp102 = add i2 %tmp_63_0_5_i_i_cast, %tmp_63_0_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="2332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:329  %tmp102_cast = zext i2 %tmp102 to i3

]]></Node>
<StgValue><ssdm name="tmp102_cast"/></StgValue>
</operation>

<operation id="2333" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:330  %tmp100 = add i3 %tmp101_cast, %tmp102_cast

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="2334" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:334  %tmp105 = add i2 %tmp_63_0_7_i_i_cast, %tmp_63_0_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="2335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:335  %tmp105_cast = zext i2 %tmp105 to i3

]]></Node>
<StgValue><ssdm name="tmp105_cast"/></StgValue>
</operation>

<operation id="2336" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:336  %tmp106 = add i2 %tmp_63_0_9_i_i_cast, %tmp_63_0_i_i_cast_1141

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="2337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:337  %tmp106_cast = zext i2 %tmp106 to i3

]]></Node>
<StgValue><ssdm name="tmp106_cast"/></StgValue>
</operation>

<operation id="2338" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:338  %tmp104 = add i3 %tmp105_cast, %tmp106_cast

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="2339" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:340  %tmp108 = add i2 %tmp_63_0_10_i_i_cast, %tmp_63_0_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="2340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:341  %tmp108_cast = zext i2 %tmp108 to i3

]]></Node>
<StgValue><ssdm name="tmp108_cast"/></StgValue>
</operation>

<operation id="2341" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:342  %tmp110 = add i2 %tmp_63_0_30_i_i_cast, %tmp_63_0_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="2342" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:343  %tmp109 = add i2 %tmp_63_0_13_i_i_cast, %tmp110

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="2343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:344  %tmp109_cast = zext i2 %tmp109 to i3

]]></Node>
<StgValue><ssdm name="tmp109_cast"/></StgValue>
</operation>

<operation id="2344" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:345  %tmp107 = add i3 %tmp108_cast, %tmp109_cast

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="2345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:360  %tmp_63_1_i_i_cast = zext i1 %tmp_62_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_i_i_cast"/></StgValue>
</operation>

<operation id="2346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:367  %tmp_63_1_1_i_i_cast = zext i1 %tmp_62_1_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_1_i_i_cast"/></StgValue>
</operation>

<operation id="2347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:374  %tmp_63_1_2_i_i_cast = zext i1 %tmp_62_1_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_2_i_i_cast"/></StgValue>
</operation>

<operation id="2348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:381  %tmp_63_1_3_i_i_cast = zext i1 %tmp_62_1_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_3_i_i_cast"/></StgValue>
</operation>

<operation id="2349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:388  %tmp_63_1_4_i_i_cast = zext i1 %tmp_62_1_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_4_i_i_cast"/></StgValue>
</operation>

<operation id="2350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:395  %tmp_63_1_5_i_i_cast = zext i1 %tmp_62_1_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_5_i_i_cast"/></StgValue>
</operation>

<operation id="2351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:402  %tmp_63_1_6_i_i_cast = zext i1 %tmp_62_1_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_6_i_i_cast"/></StgValue>
</operation>

<operation id="2352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:409  %tmp_63_1_7_i_i_cast = zext i1 %tmp_62_1_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_7_i_i_cast"/></StgValue>
</operation>

<operation id="2353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:416  %tmp_63_1_8_i_i_cast = zext i1 %tmp_62_1_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_8_i_i_cast"/></StgValue>
</operation>

<operation id="2354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:423  %tmp_63_1_9_i_i_cast = zext i1 %tmp_62_1_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_9_i_i_cast"/></StgValue>
</operation>

<operation id="2355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:430  %tmp_63_1_i_i_cast_1175 = zext i1 %tmp_62_1_i_i_1174 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_i_i_cast_1175"/></StgValue>
</operation>

<operation id="2356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:437  %tmp_63_1_10_i_i_cast = zext i1 %tmp_62_1_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_10_i_i_cast"/></StgValue>
</operation>

<operation id="2357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:444  %tmp_63_1_11_i_i_cast = zext i1 %tmp_62_1_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_11_i_i_cast"/></StgValue>
</operation>

<operation id="2358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:451  %tmp_63_1_12_i_i_cast = zext i1 %tmp_62_1_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_12_i_i_cast"/></StgValue>
</operation>

<operation id="2359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:458  %tmp_63_1_13_i_i_cast = zext i1 %tmp_62_1_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_13_i_i_cast"/></StgValue>
</operation>

<operation id="2360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:465  %tmp_63_1_14_i_i_cast = zext i1 %tmp_62_1_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_14_i_i_cast"/></StgValue>
</operation>

<operation id="2361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:472  %tmp_63_1_15_i_i_cast = zext i1 %tmp_62_1_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_15_i_i_cast"/></StgValue>
</operation>

<operation id="2362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:479  %tmp_63_1_16_i_i_cast = zext i1 %tmp_62_1_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_16_i_i_cast"/></StgValue>
</operation>

<operation id="2363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:486  %tmp_63_1_17_i_i_cast = zext i1 %tmp_62_1_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_17_i_i_cast"/></StgValue>
</operation>

<operation id="2364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:493  %tmp_63_1_18_i_i_cast = zext i1 %tmp_62_1_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_18_i_i_cast"/></StgValue>
</operation>

<operation id="2365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:500  %tmp_63_1_19_i_i_cast = zext i1 %tmp_62_1_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_19_i_i_cast"/></StgValue>
</operation>

<operation id="2366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:507  %tmp_63_1_20_i_i_cast = zext i1 %tmp_62_1_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_20_i_i_cast"/></StgValue>
</operation>

<operation id="2367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:514  %tmp_63_1_21_i_i_cast = zext i1 %tmp_62_1_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_21_i_i_cast"/></StgValue>
</operation>

<operation id="2368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:521  %tmp_63_1_22_i_i_cast = zext i1 %tmp_62_1_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_22_i_i_cast"/></StgValue>
</operation>

<operation id="2369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:528  %tmp_63_1_23_i_i_cast = zext i1 %tmp_62_1_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_23_i_i_cast"/></StgValue>
</operation>

<operation id="2370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:535  %tmp_63_1_24_i_i_cast = zext i1 %tmp_62_1_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_24_i_i_cast"/></StgValue>
</operation>

<operation id="2371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:542  %tmp_63_1_25_i_i_cast = zext i1 %tmp_62_1_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_25_i_i_cast"/></StgValue>
</operation>

<operation id="2372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:549  %tmp_63_1_26_i_i_cast = zext i1 %tmp_62_1_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_26_i_i_cast"/></StgValue>
</operation>

<operation id="2373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:577  %tmp_63_1_30_i_i_cast = zext i1 %tmp_62_1_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_30_i_i_cast"/></StgValue>
</operation>

<operation id="2374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:582  %tmp179 = add i2 %tmp_63_1_23_i_i_cast, %tmp_63_1_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="2375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:583  %tmp179_cast = zext i2 %tmp179 to i3

]]></Node>
<StgValue><ssdm name="tmp179_cast"/></StgValue>
</operation>

<operation id="2376" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:584  %tmp180 = add i2 %tmp_63_1_25_i_i_cast, %tmp_63_1_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="2377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:585  %tmp180_cast = zext i2 %tmp180 to i3

]]></Node>
<StgValue><ssdm name="tmp180_cast"/></StgValue>
</operation>

<operation id="2378" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:586  %tmp178 = add i3 %tmp179_cast, %tmp180_cast

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="2379" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:589  %tmp183 = add i2 %tmp_63_1_15_i_i_cast, %tmp_63_1_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="2380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:590  %tmp183_cast = zext i2 %tmp183 to i3

]]></Node>
<StgValue><ssdm name="tmp183_cast"/></StgValue>
</operation>

<operation id="2381" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:591  %tmp184 = add i2 %tmp_63_1_17_i_i_cast, %tmp_63_1_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="2382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:592  %tmp184_cast = zext i2 %tmp184 to i3

]]></Node>
<StgValue><ssdm name="tmp184_cast"/></StgValue>
</operation>

<operation id="2383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:593  %tmp182 = add i3 %tmp183_cast, %tmp184_cast

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="2384" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:595  %tmp186 = add i2 %tmp_63_1_19_i_i_cast, %tmp_63_1_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="2385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:596  %tmp186_cast = zext i2 %tmp186 to i3

]]></Node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="2386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:597  %tmp187 = add i2 %tmp_63_1_21_i_i_cast, %tmp_63_1_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="2387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:598  %tmp187_cast = zext i2 %tmp187 to i3

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="2388" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:599  %tmp185 = add i3 %tmp186_cast, %tmp187_cast

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="2389" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:604  %tmp191 = add i2 %tmp_63_1_i_i_cast, %tmp_63_1_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="2390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:605  %tmp191_cast = zext i2 %tmp191 to i3

]]></Node>
<StgValue><ssdm name="tmp191_cast"/></StgValue>
</operation>

<operation id="2391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:606  %tmp192 = add i2 %tmp_63_1_1_i_i_cast, %tmp_63_1_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="2392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:607  %tmp192_cast = zext i2 %tmp192 to i3

]]></Node>
<StgValue><ssdm name="tmp192_cast"/></StgValue>
</operation>

<operation id="2393" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:608  %tmp190 = add i3 %tmp191_cast, %tmp192_cast

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="2394" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:610  %tmp194 = add i2 %tmp_63_1_3_i_i_cast, %tmp_63_1_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="2395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:611  %tmp194_cast = zext i2 %tmp194 to i3

]]></Node>
<StgValue><ssdm name="tmp194_cast"/></StgValue>
</operation>

<operation id="2396" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:612  %tmp195 = add i2 %tmp_63_1_5_i_i_cast, %tmp_63_1_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="2397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:613  %tmp195_cast = zext i2 %tmp195 to i3

]]></Node>
<StgValue><ssdm name="tmp195_cast"/></StgValue>
</operation>

<operation id="2398" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:614  %tmp193 = add i3 %tmp194_cast, %tmp195_cast

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="2399" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:618  %tmp198 = add i2 %tmp_63_1_7_i_i_cast, %tmp_63_1_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="2400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:619  %tmp198_cast = zext i2 %tmp198 to i3

]]></Node>
<StgValue><ssdm name="tmp198_cast"/></StgValue>
</operation>

<operation id="2401" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:620  %tmp199 = add i2 %tmp_63_1_9_i_i_cast, %tmp_63_1_i_i_cast_1175

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="2402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:621  %tmp199_cast = zext i2 %tmp199 to i3

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="2403" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:622  %tmp197 = add i3 %tmp198_cast, %tmp199_cast

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="2404" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:624  %tmp201 = add i2 %tmp_63_1_10_i_i_cast, %tmp_63_1_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="2405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:625  %tmp201_cast = zext i2 %tmp201 to i3

]]></Node>
<StgValue><ssdm name="tmp201_cast"/></StgValue>
</operation>

<operation id="2406" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:626  %tmp203 = add i2 %tmp_63_1_30_i_i_cast, %tmp_63_1_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="2407" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:627  %tmp202 = add i2 %tmp_63_1_13_i_i_cast, %tmp203

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="2408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:628  %tmp202_cast = zext i2 %tmp202 to i3

]]></Node>
<StgValue><ssdm name="tmp202_cast"/></StgValue>
</operation>

<operation id="2409" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:629  %tmp200 = add i3 %tmp201_cast, %tmp202_cast

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="2410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:644  %tmp_63_2_i_i_cast = zext i1 %tmp_62_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_i_i_cast"/></StgValue>
</operation>

<operation id="2411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:651  %tmp_63_2_1_i_i_cast = zext i1 %tmp_62_2_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_1_i_i_cast"/></StgValue>
</operation>

<operation id="2412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:658  %tmp_63_2_2_i_i_cast = zext i1 %tmp_62_2_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_2_i_i_cast"/></StgValue>
</operation>

<operation id="2413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:665  %tmp_63_2_3_i_i_cast = zext i1 %tmp_62_2_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_3_i_i_cast"/></StgValue>
</operation>

<operation id="2414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:672  %tmp_63_2_4_i_i_cast = zext i1 %tmp_62_2_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_4_i_i_cast"/></StgValue>
</operation>

<operation id="2415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:679  %tmp_63_2_5_i_i_cast = zext i1 %tmp_62_2_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_5_i_i_cast"/></StgValue>
</operation>

<operation id="2416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:686  %tmp_63_2_6_i_i_cast = zext i1 %tmp_62_2_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_6_i_i_cast"/></StgValue>
</operation>

<operation id="2417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:693  %tmp_63_2_7_i_i_cast = zext i1 %tmp_62_2_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_7_i_i_cast"/></StgValue>
</operation>

<operation id="2418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:700  %tmp_63_2_8_i_i_cast = zext i1 %tmp_62_2_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_8_i_i_cast"/></StgValue>
</operation>

<operation id="2419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:707  %tmp_63_2_9_i_i_cast = zext i1 %tmp_62_2_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_9_i_i_cast"/></StgValue>
</operation>

<operation id="2420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:714  %tmp_63_2_i_i_cast_1209 = zext i1 %tmp_62_2_i_i_1208 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_i_i_cast_1209"/></StgValue>
</operation>

<operation id="2421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:721  %tmp_63_2_10_i_i_cast = zext i1 %tmp_62_2_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_10_i_i_cast"/></StgValue>
</operation>

<operation id="2422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:728  %tmp_63_2_11_i_i_cast = zext i1 %tmp_62_2_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_11_i_i_cast"/></StgValue>
</operation>

<operation id="2423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:735  %tmp_63_2_12_i_i_cast = zext i1 %tmp_62_2_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_12_i_i_cast"/></StgValue>
</operation>

<operation id="2424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:742  %tmp_63_2_13_i_i_cast = zext i1 %tmp_62_2_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_13_i_i_cast"/></StgValue>
</operation>

<operation id="2425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:749  %tmp_63_2_14_i_i_cast = zext i1 %tmp_62_2_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_14_i_i_cast"/></StgValue>
</operation>

<operation id="2426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:756  %tmp_63_2_15_i_i_cast = zext i1 %tmp_62_2_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_15_i_i_cast"/></StgValue>
</operation>

<operation id="2427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:763  %tmp_63_2_16_i_i_cast = zext i1 %tmp_62_2_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_16_i_i_cast"/></StgValue>
</operation>

<operation id="2428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:770  %tmp_63_2_17_i_i_cast = zext i1 %tmp_62_2_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_17_i_i_cast"/></StgValue>
</operation>

<operation id="2429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:777  %tmp_63_2_18_i_i_cast = zext i1 %tmp_62_2_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_18_i_i_cast"/></StgValue>
</operation>

<operation id="2430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:784  %tmp_63_2_19_i_i_cast = zext i1 %tmp_62_2_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_19_i_i_cast"/></StgValue>
</operation>

<operation id="2431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:791  %tmp_63_2_20_i_i_cast = zext i1 %tmp_62_2_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_20_i_i_cast"/></StgValue>
</operation>

<operation id="2432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:798  %tmp_63_2_21_i_i_cast = zext i1 %tmp_62_2_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_21_i_i_cast"/></StgValue>
</operation>

<operation id="2433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:805  %tmp_63_2_22_i_i_cast = zext i1 %tmp_62_2_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_22_i_i_cast"/></StgValue>
</operation>

<operation id="2434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:812  %tmp_63_2_23_i_i_cast = zext i1 %tmp_62_2_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_23_i_i_cast"/></StgValue>
</operation>

<operation id="2435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:819  %tmp_63_2_24_i_i_cast = zext i1 %tmp_62_2_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_24_i_i_cast"/></StgValue>
</operation>

<operation id="2436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:826  %tmp_63_2_25_i_i_cast = zext i1 %tmp_62_2_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_25_i_i_cast"/></StgValue>
</operation>

<operation id="2437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:833  %tmp_63_2_26_i_i_cast = zext i1 %tmp_62_2_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_26_i_i_cast"/></StgValue>
</operation>

<operation id="2438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:861  %tmp_63_2_30_i_i_cast = zext i1 %tmp_62_2_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_30_i_i_cast"/></StgValue>
</operation>

<operation id="2439" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:866  %tmp272 = add i2 %tmp_63_2_23_i_i_cast, %tmp_63_2_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="2440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:867  %tmp272_cast = zext i2 %tmp272 to i3

]]></Node>
<StgValue><ssdm name="tmp272_cast"/></StgValue>
</operation>

<operation id="2441" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:868  %tmp273 = add i2 %tmp_63_2_25_i_i_cast, %tmp_63_2_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="2442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:869  %tmp273_cast = zext i2 %tmp273 to i3

]]></Node>
<StgValue><ssdm name="tmp273_cast"/></StgValue>
</operation>

<operation id="2443" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:870  %tmp271 = add i3 %tmp272_cast, %tmp273_cast

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="2444" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:873  %tmp276 = add i2 %tmp_63_2_15_i_i_cast, %tmp_63_2_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="2445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:874  %tmp276_cast = zext i2 %tmp276 to i3

]]></Node>
<StgValue><ssdm name="tmp276_cast"/></StgValue>
</operation>

<operation id="2446" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:875  %tmp277 = add i2 %tmp_63_2_17_i_i_cast, %tmp_63_2_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="2447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:876  %tmp277_cast = zext i2 %tmp277 to i3

]]></Node>
<StgValue><ssdm name="tmp277_cast"/></StgValue>
</operation>

<operation id="2448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:877  %tmp275 = add i3 %tmp276_cast, %tmp277_cast

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="2449" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:879  %tmp279 = add i2 %tmp_63_2_19_i_i_cast, %tmp_63_2_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="2450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:880  %tmp279_cast = zext i2 %tmp279 to i3

]]></Node>
<StgValue><ssdm name="tmp279_cast"/></StgValue>
</operation>

<operation id="2451" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:881  %tmp280 = add i2 %tmp_63_2_21_i_i_cast, %tmp_63_2_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="2452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:882  %tmp280_cast = zext i2 %tmp280 to i3

]]></Node>
<StgValue><ssdm name="tmp280_cast"/></StgValue>
</operation>

<operation id="2453" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:883  %tmp278 = add i3 %tmp279_cast, %tmp280_cast

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="2454" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:888  %tmp284 = add i2 %tmp_63_2_i_i_cast, %tmp_63_2_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="2455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:889  %tmp284_cast = zext i2 %tmp284 to i3

]]></Node>
<StgValue><ssdm name="tmp284_cast"/></StgValue>
</operation>

<operation id="2456" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:890  %tmp285 = add i2 %tmp_63_2_1_i_i_cast, %tmp_63_2_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="2457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:891  %tmp285_cast = zext i2 %tmp285 to i3

]]></Node>
<StgValue><ssdm name="tmp285_cast"/></StgValue>
</operation>

<operation id="2458" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:892  %tmp283 = add i3 %tmp284_cast, %tmp285_cast

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="2459" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:894  %tmp287 = add i2 %tmp_63_2_3_i_i_cast, %tmp_63_2_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="2460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:895  %tmp287_cast = zext i2 %tmp287 to i3

]]></Node>
<StgValue><ssdm name="tmp287_cast"/></StgValue>
</operation>

<operation id="2461" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:896  %tmp288 = add i2 %tmp_63_2_5_i_i_cast, %tmp_63_2_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="2462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:897  %tmp288_cast = zext i2 %tmp288 to i3

]]></Node>
<StgValue><ssdm name="tmp288_cast"/></StgValue>
</operation>

<operation id="2463" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:898  %tmp286 = add i3 %tmp287_cast, %tmp288_cast

]]></Node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="2464" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:902  %tmp291 = add i2 %tmp_63_2_7_i_i_cast, %tmp_63_2_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="2465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:903  %tmp291_cast = zext i2 %tmp291 to i3

]]></Node>
<StgValue><ssdm name="tmp291_cast"/></StgValue>
</operation>

<operation id="2466" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:904  %tmp292 = add i2 %tmp_63_2_9_i_i_cast, %tmp_63_2_i_i_cast_1209

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="2467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:905  %tmp292_cast = zext i2 %tmp292 to i3

]]></Node>
<StgValue><ssdm name="tmp292_cast"/></StgValue>
</operation>

<operation id="2468" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:906  %tmp290 = add i3 %tmp291_cast, %tmp292_cast

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="2469" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:908  %tmp294 = add i2 %tmp_63_2_10_i_i_cast, %tmp_63_2_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="2470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:909  %tmp294_cast = zext i2 %tmp294 to i3

]]></Node>
<StgValue><ssdm name="tmp294_cast"/></StgValue>
</operation>

<operation id="2471" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:910  %tmp296 = add i2 %tmp_63_2_30_i_i_cast, %tmp_63_2_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="2472" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:911  %tmp295 = add i2 %tmp_63_2_13_i_i_cast, %tmp296

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="2473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:912  %tmp295_cast = zext i2 %tmp295 to i3

]]></Node>
<StgValue><ssdm name="tmp295_cast"/></StgValue>
</operation>

<operation id="2474" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:913  %tmp293 = add i3 %tmp294_cast, %tmp295_cast

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="2475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:928  %tmp_63_3_i_i_cast = zext i1 %tmp_62_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_i_i_cast"/></StgValue>
</operation>

<operation id="2476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:935  %tmp_63_3_1_i_i_cast = zext i1 %tmp_62_3_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_1_i_i_cast"/></StgValue>
</operation>

<operation id="2477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:942  %tmp_63_3_2_i_i_cast = zext i1 %tmp_62_3_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_2_i_i_cast"/></StgValue>
</operation>

<operation id="2478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:949  %tmp_63_3_3_i_i_cast = zext i1 %tmp_62_3_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_3_i_i_cast"/></StgValue>
</operation>

<operation id="2479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:956  %tmp_63_3_4_i_i_cast = zext i1 %tmp_62_3_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_4_i_i_cast"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:963  %tmp_63_3_5_i_i_cast = zext i1 %tmp_62_3_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_5_i_i_cast"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:970  %tmp_63_3_6_i_i_cast = zext i1 %tmp_62_3_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_6_i_i_cast"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:977  %tmp_63_3_7_i_i_cast = zext i1 %tmp_62_3_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_7_i_i_cast"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:984  %tmp_63_3_8_i_i_cast = zext i1 %tmp_62_3_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_8_i_i_cast"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:991  %tmp_63_3_9_i_i_cast = zext i1 %tmp_62_3_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_9_i_i_cast"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:998  %tmp_63_3_i_i_cast_1243 = zext i1 %tmp_62_3_i_i_1242 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_i_i_cast_1243"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1005  %tmp_63_3_10_i_i_cast = zext i1 %tmp_62_3_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_10_i_i_cast"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1012  %tmp_63_3_11_i_i_cast = zext i1 %tmp_62_3_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_11_i_i_cast"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1019  %tmp_63_3_12_i_i_cast = zext i1 %tmp_62_3_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_12_i_i_cast"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1026  %tmp_63_3_13_i_i_cast = zext i1 %tmp_62_3_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_13_i_i_cast"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1033  %tmp_63_3_14_i_i_cast = zext i1 %tmp_62_3_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_14_i_i_cast"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1040  %tmp_63_3_15_i_i_cast = zext i1 %tmp_62_3_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_15_i_i_cast"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1047  %tmp_63_3_16_i_i_cast = zext i1 %tmp_62_3_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_16_i_i_cast"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1054  %tmp_63_3_17_i_i_cast = zext i1 %tmp_62_3_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_17_i_i_cast"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1061  %tmp_63_3_18_i_i_cast = zext i1 %tmp_62_3_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_18_i_i_cast"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1068  %tmp_63_3_19_i_i_cast = zext i1 %tmp_62_3_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_19_i_i_cast"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1075  %tmp_63_3_20_i_i_cast = zext i1 %tmp_62_3_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_20_i_i_cast"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1082  %tmp_63_3_21_i_i_cast = zext i1 %tmp_62_3_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_21_i_i_cast"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1089  %tmp_63_3_22_i_i_cast = zext i1 %tmp_62_3_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_22_i_i_cast"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1096  %tmp_63_3_23_i_i_cast = zext i1 %tmp_62_3_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_23_i_i_cast"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1103  %tmp_63_3_24_i_i_cast = zext i1 %tmp_62_3_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_24_i_i_cast"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1110  %tmp_63_3_25_i_i_cast = zext i1 %tmp_62_3_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_25_i_i_cast"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1117  %tmp_63_3_26_i_i_cast = zext i1 %tmp_62_3_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_26_i_i_cast"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1145  %tmp_63_3_30_i_i_cast = zext i1 %tmp_62_3_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_30_i_i_cast"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1150  %tmp365 = add i2 %tmp_63_3_23_i_i_cast, %tmp_63_3_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1151  %tmp365_cast = zext i2 %tmp365 to i3

]]></Node>
<StgValue><ssdm name="tmp365_cast"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1152  %tmp366 = add i2 %tmp_63_3_25_i_i_cast, %tmp_63_3_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1153  %tmp366_cast = zext i2 %tmp366 to i3

]]></Node>
<StgValue><ssdm name="tmp366_cast"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1154  %tmp364 = add i3 %tmp365_cast, %tmp366_cast

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1157  %tmp369 = add i2 %tmp_63_3_15_i_i_cast, %tmp_63_3_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1158  %tmp369_cast = zext i2 %tmp369 to i3

]]></Node>
<StgValue><ssdm name="tmp369_cast"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1159  %tmp370 = add i2 %tmp_63_3_17_i_i_cast, %tmp_63_3_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1160  %tmp370_cast = zext i2 %tmp370 to i3

]]></Node>
<StgValue><ssdm name="tmp370_cast"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1161  %tmp368 = add i3 %tmp369_cast, %tmp370_cast

]]></Node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1163  %tmp372 = add i2 %tmp_63_3_19_i_i_cast, %tmp_63_3_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1164  %tmp372_cast = zext i2 %tmp372 to i3

]]></Node>
<StgValue><ssdm name="tmp372_cast"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1165  %tmp373 = add i2 %tmp_63_3_21_i_i_cast, %tmp_63_3_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1166  %tmp373_cast = zext i2 %tmp373 to i3

]]></Node>
<StgValue><ssdm name="tmp373_cast"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1167  %tmp371 = add i3 %tmp372_cast, %tmp373_cast

]]></Node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1172  %tmp377 = add i2 %tmp_63_3_i_i_cast, %tmp_63_3_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1173  %tmp377_cast = zext i2 %tmp377 to i3

]]></Node>
<StgValue><ssdm name="tmp377_cast"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1174  %tmp378 = add i2 %tmp_63_3_1_i_i_cast, %tmp_63_3_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1175  %tmp378_cast = zext i2 %tmp378 to i3

]]></Node>
<StgValue><ssdm name="tmp378_cast"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1176  %tmp376 = add i3 %tmp377_cast, %tmp378_cast

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1178  %tmp380 = add i2 %tmp_63_3_3_i_i_cast, %tmp_63_3_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1179  %tmp380_cast = zext i2 %tmp380 to i3

]]></Node>
<StgValue><ssdm name="tmp380_cast"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1180  %tmp381 = add i2 %tmp_63_3_5_i_i_cast, %tmp_63_3_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1181  %tmp381_cast = zext i2 %tmp381 to i3

]]></Node>
<StgValue><ssdm name="tmp381_cast"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1182  %tmp379 = add i3 %tmp380_cast, %tmp381_cast

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1186  %tmp384 = add i2 %tmp_63_3_7_i_i_cast, %tmp_63_3_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1187  %tmp384_cast = zext i2 %tmp384 to i3

]]></Node>
<StgValue><ssdm name="tmp384_cast"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1188  %tmp385 = add i2 %tmp_63_3_9_i_i_cast, %tmp_63_3_i_i_cast_1243

]]></Node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1189  %tmp385_cast = zext i2 %tmp385 to i3

]]></Node>
<StgValue><ssdm name="tmp385_cast"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1190  %tmp383 = add i3 %tmp384_cast, %tmp385_cast

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1192  %tmp387 = add i2 %tmp_63_3_10_i_i_cast, %tmp_63_3_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1193  %tmp387_cast = zext i2 %tmp387 to i3

]]></Node>
<StgValue><ssdm name="tmp387_cast"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1194  %tmp389 = add i2 %tmp_63_3_30_i_i_cast, %tmp_63_3_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1195  %tmp388 = add i2 %tmp_63_3_13_i_i_cast, %tmp389

]]></Node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1196  %tmp388_cast = zext i2 %tmp388 to i3

]]></Node>
<StgValue><ssdm name="tmp388_cast"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1197  %tmp386 = add i3 %tmp387_cast, %tmp388_cast

]]></Node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1212  %tmp_63_4_i_i_cast = zext i1 %tmp_62_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_i_i_cast"/></StgValue>
</operation>

<operation id="2541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1219  %tmp_63_4_1_i_i_cast = zext i1 %tmp_62_4_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_1_i_i_cast"/></StgValue>
</operation>

<operation id="2542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1226  %tmp_63_4_2_i_i_cast = zext i1 %tmp_62_4_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_2_i_i_cast"/></StgValue>
</operation>

<operation id="2543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1233  %tmp_63_4_3_i_i_cast = zext i1 %tmp_62_4_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_3_i_i_cast"/></StgValue>
</operation>

<operation id="2544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1240  %tmp_63_4_4_i_i_cast = zext i1 %tmp_62_4_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_4_i_i_cast"/></StgValue>
</operation>

<operation id="2545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1247  %tmp_63_4_5_i_i_cast = zext i1 %tmp_62_4_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_5_i_i_cast"/></StgValue>
</operation>

<operation id="2546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1254  %tmp_63_4_6_i_i_cast = zext i1 %tmp_62_4_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_6_i_i_cast"/></StgValue>
</operation>

<operation id="2547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1261  %tmp_63_4_7_i_i_cast = zext i1 %tmp_62_4_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_7_i_i_cast"/></StgValue>
</operation>

<operation id="2548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1268  %tmp_63_4_8_i_i_cast = zext i1 %tmp_62_4_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_8_i_i_cast"/></StgValue>
</operation>

<operation id="2549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1275  %tmp_63_4_9_i_i_cast = zext i1 %tmp_62_4_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_9_i_i_cast"/></StgValue>
</operation>

<operation id="2550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1282  %tmp_63_4_i_i_cast_1277 = zext i1 %tmp_62_4_i_i_1276 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_i_i_cast_1277"/></StgValue>
</operation>

<operation id="2551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1289  %tmp_63_4_10_i_i_cast = zext i1 %tmp_62_4_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_10_i_i_cast"/></StgValue>
</operation>

<operation id="2552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1296  %tmp_63_4_11_i_i_cast = zext i1 %tmp_62_4_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_11_i_i_cast"/></StgValue>
</operation>

<operation id="2553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1303  %tmp_63_4_12_i_i_cast = zext i1 %tmp_62_4_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_12_i_i_cast"/></StgValue>
</operation>

<operation id="2554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1310  %tmp_63_4_13_i_i_cast = zext i1 %tmp_62_4_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_13_i_i_cast"/></StgValue>
</operation>

<operation id="2555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1317  %tmp_63_4_14_i_i_cast = zext i1 %tmp_62_4_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_14_i_i_cast"/></StgValue>
</operation>

<operation id="2556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1324  %tmp_63_4_15_i_i_cast = zext i1 %tmp_62_4_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_15_i_i_cast"/></StgValue>
</operation>

<operation id="2557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1331  %tmp_63_4_16_i_i_cast = zext i1 %tmp_62_4_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_16_i_i_cast"/></StgValue>
</operation>

<operation id="2558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1338  %tmp_63_4_17_i_i_cast = zext i1 %tmp_62_4_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_17_i_i_cast"/></StgValue>
</operation>

<operation id="2559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1345  %tmp_63_4_18_i_i_cast = zext i1 %tmp_62_4_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_18_i_i_cast"/></StgValue>
</operation>

<operation id="2560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1352  %tmp_63_4_19_i_i_cast = zext i1 %tmp_62_4_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_19_i_i_cast"/></StgValue>
</operation>

<operation id="2561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1359  %tmp_63_4_20_i_i_cast = zext i1 %tmp_62_4_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_20_i_i_cast"/></StgValue>
</operation>

<operation id="2562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1366  %tmp_63_4_21_i_i_cast = zext i1 %tmp_62_4_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_21_i_i_cast"/></StgValue>
</operation>

<operation id="2563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1373  %tmp_63_4_22_i_i_cast = zext i1 %tmp_62_4_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_22_i_i_cast"/></StgValue>
</operation>

<operation id="2564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1380  %tmp_63_4_23_i_i_cast = zext i1 %tmp_62_4_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_23_i_i_cast"/></StgValue>
</operation>

<operation id="2565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1387  %tmp_63_4_24_i_i_cast = zext i1 %tmp_62_4_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_24_i_i_cast"/></StgValue>
</operation>

<operation id="2566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1394  %tmp_63_4_25_i_i_cast = zext i1 %tmp_62_4_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_25_i_i_cast"/></StgValue>
</operation>

<operation id="2567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1401  %tmp_63_4_26_i_i_cast = zext i1 %tmp_62_4_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_26_i_i_cast"/></StgValue>
</operation>

<operation id="2568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1429  %tmp_63_4_30_i_i_cast = zext i1 %tmp_62_4_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_30_i_i_cast"/></StgValue>
</operation>

<operation id="2569" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1434  %tmp458 = add i2 %tmp_63_4_23_i_i_cast, %tmp_63_4_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp458"/></StgValue>
</operation>

<operation id="2570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1435  %tmp458_cast = zext i2 %tmp458 to i3

]]></Node>
<StgValue><ssdm name="tmp458_cast"/></StgValue>
</operation>

<operation id="2571" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1436  %tmp459 = add i2 %tmp_63_4_25_i_i_cast, %tmp_63_4_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp459"/></StgValue>
</operation>

<operation id="2572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1437  %tmp459_cast = zext i2 %tmp459 to i3

]]></Node>
<StgValue><ssdm name="tmp459_cast"/></StgValue>
</operation>

<operation id="2573" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1438  %tmp457 = add i3 %tmp458_cast, %tmp459_cast

]]></Node>
<StgValue><ssdm name="tmp457"/></StgValue>
</operation>

<operation id="2574" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1441  %tmp462 = add i2 %tmp_63_4_15_i_i_cast, %tmp_63_4_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp462"/></StgValue>
</operation>

<operation id="2575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1442  %tmp462_cast = zext i2 %tmp462 to i3

]]></Node>
<StgValue><ssdm name="tmp462_cast"/></StgValue>
</operation>

<operation id="2576" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1443  %tmp463 = add i2 %tmp_63_4_17_i_i_cast, %tmp_63_4_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp463"/></StgValue>
</operation>

<operation id="2577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1444  %tmp463_cast = zext i2 %tmp463 to i3

]]></Node>
<StgValue><ssdm name="tmp463_cast"/></StgValue>
</operation>

<operation id="2578" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1445  %tmp461 = add i3 %tmp462_cast, %tmp463_cast

]]></Node>
<StgValue><ssdm name="tmp461"/></StgValue>
</operation>

<operation id="2579" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1447  %tmp465 = add i2 %tmp_63_4_19_i_i_cast, %tmp_63_4_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp465"/></StgValue>
</operation>

<operation id="2580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1448  %tmp465_cast = zext i2 %tmp465 to i3

]]></Node>
<StgValue><ssdm name="tmp465_cast"/></StgValue>
</operation>

<operation id="2581" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1449  %tmp466 = add i2 %tmp_63_4_21_i_i_cast, %tmp_63_4_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp466"/></StgValue>
</operation>

<operation id="2582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1450  %tmp466_cast = zext i2 %tmp466 to i3

]]></Node>
<StgValue><ssdm name="tmp466_cast"/></StgValue>
</operation>

<operation id="2583" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1451  %tmp464 = add i3 %tmp465_cast, %tmp466_cast

]]></Node>
<StgValue><ssdm name="tmp464"/></StgValue>
</operation>

<operation id="2584" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1456  %tmp470 = add i2 %tmp_63_4_i_i_cast, %tmp_63_4_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp470"/></StgValue>
</operation>

<operation id="2585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1457  %tmp470_cast = zext i2 %tmp470 to i3

]]></Node>
<StgValue><ssdm name="tmp470_cast"/></StgValue>
</operation>

<operation id="2586" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1458  %tmp471 = add i2 %tmp_63_4_1_i_i_cast, %tmp_63_4_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp471"/></StgValue>
</operation>

<operation id="2587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1459  %tmp471_cast = zext i2 %tmp471 to i3

]]></Node>
<StgValue><ssdm name="tmp471_cast"/></StgValue>
</operation>

<operation id="2588" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1460  %tmp469 = add i3 %tmp470_cast, %tmp471_cast

]]></Node>
<StgValue><ssdm name="tmp469"/></StgValue>
</operation>

<operation id="2589" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1462  %tmp473 = add i2 %tmp_63_4_3_i_i_cast, %tmp_63_4_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp473"/></StgValue>
</operation>

<operation id="2590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1463  %tmp473_cast = zext i2 %tmp473 to i3

]]></Node>
<StgValue><ssdm name="tmp473_cast"/></StgValue>
</operation>

<operation id="2591" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1464  %tmp474 = add i2 %tmp_63_4_5_i_i_cast, %tmp_63_4_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp474"/></StgValue>
</operation>

<operation id="2592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1465  %tmp474_cast = zext i2 %tmp474 to i3

]]></Node>
<StgValue><ssdm name="tmp474_cast"/></StgValue>
</operation>

<operation id="2593" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1466  %tmp472 = add i3 %tmp473_cast, %tmp474_cast

]]></Node>
<StgValue><ssdm name="tmp472"/></StgValue>
</operation>

<operation id="2594" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1470  %tmp477 = add i2 %tmp_63_4_7_i_i_cast, %tmp_63_4_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp477"/></StgValue>
</operation>

<operation id="2595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1471  %tmp477_cast = zext i2 %tmp477 to i3

]]></Node>
<StgValue><ssdm name="tmp477_cast"/></StgValue>
</operation>

<operation id="2596" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1472  %tmp478 = add i2 %tmp_63_4_9_i_i_cast, %tmp_63_4_i_i_cast_1277

]]></Node>
<StgValue><ssdm name="tmp478"/></StgValue>
</operation>

<operation id="2597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1473  %tmp478_cast = zext i2 %tmp478 to i3

]]></Node>
<StgValue><ssdm name="tmp478_cast"/></StgValue>
</operation>

<operation id="2598" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1474  %tmp476 = add i3 %tmp477_cast, %tmp478_cast

]]></Node>
<StgValue><ssdm name="tmp476"/></StgValue>
</operation>

<operation id="2599" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1476  %tmp480 = add i2 %tmp_63_4_10_i_i_cast, %tmp_63_4_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp480"/></StgValue>
</operation>

<operation id="2600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1477  %tmp480_cast = zext i2 %tmp480 to i3

]]></Node>
<StgValue><ssdm name="tmp480_cast"/></StgValue>
</operation>

<operation id="2601" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1478  %tmp482 = add i2 %tmp_63_4_30_i_i_cast, %tmp_63_4_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp482"/></StgValue>
</operation>

<operation id="2602" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1479  %tmp481 = add i2 %tmp_63_4_13_i_i_cast, %tmp482

]]></Node>
<StgValue><ssdm name="tmp481"/></StgValue>
</operation>

<operation id="2603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1480  %tmp481_cast = zext i2 %tmp481 to i3

]]></Node>
<StgValue><ssdm name="tmp481_cast"/></StgValue>
</operation>

<operation id="2604" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1481  %tmp479 = add i3 %tmp480_cast, %tmp481_cast

]]></Node>
<StgValue><ssdm name="tmp479"/></StgValue>
</operation>

<operation id="2605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1496  %tmp_63_5_i_i_cast = zext i1 %tmp_62_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_i_i_cast"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1503  %tmp_63_5_1_i_i_cast = zext i1 %tmp_62_5_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_1_i_i_cast"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1510  %tmp_63_5_2_i_i_cast = zext i1 %tmp_62_5_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_2_i_i_cast"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1517  %tmp_63_5_3_i_i_cast = zext i1 %tmp_62_5_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_3_i_i_cast"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1524  %tmp_63_5_4_i_i_cast = zext i1 %tmp_62_5_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_4_i_i_cast"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1531  %tmp_63_5_5_i_i_cast = zext i1 %tmp_62_5_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_5_i_i_cast"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1538  %tmp_63_5_6_i_i_cast = zext i1 %tmp_62_5_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_6_i_i_cast"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1545  %tmp_63_5_7_i_i_cast = zext i1 %tmp_62_5_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_7_i_i_cast"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1552  %tmp_63_5_8_i_i_cast = zext i1 %tmp_62_5_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_8_i_i_cast"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1559  %tmp_63_5_9_i_i_cast = zext i1 %tmp_62_5_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_9_i_i_cast"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1566  %tmp_63_5_i_i_cast_1311 = zext i1 %tmp_62_5_i_i_1310 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_i_i_cast_1311"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1573  %tmp_63_5_10_i_i_cast = zext i1 %tmp_62_5_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_10_i_i_cast"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1580  %tmp_63_5_11_i_i_cast = zext i1 %tmp_62_5_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_11_i_i_cast"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1587  %tmp_63_5_12_i_i_cast = zext i1 %tmp_62_5_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_12_i_i_cast"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1594  %tmp_63_5_13_i_i_cast = zext i1 %tmp_62_5_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_13_i_i_cast"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1601  %tmp_63_5_14_i_i_cast = zext i1 %tmp_62_5_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_14_i_i_cast"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1608  %tmp_63_5_15_i_i_cast = zext i1 %tmp_62_5_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_15_i_i_cast"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1615  %tmp_63_5_16_i_i_cast = zext i1 %tmp_62_5_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_16_i_i_cast"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1622  %tmp_63_5_17_i_i_cast = zext i1 %tmp_62_5_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_17_i_i_cast"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1629  %tmp_63_5_18_i_i_cast = zext i1 %tmp_62_5_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_18_i_i_cast"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1636  %tmp_63_5_19_i_i_cast = zext i1 %tmp_62_5_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_19_i_i_cast"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1643  %tmp_63_5_20_i_i_cast = zext i1 %tmp_62_5_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_20_i_i_cast"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1650  %tmp_63_5_21_i_i_cast = zext i1 %tmp_62_5_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_21_i_i_cast"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1657  %tmp_63_5_22_i_i_cast = zext i1 %tmp_62_5_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_22_i_i_cast"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1664  %tmp_63_5_23_i_i_cast = zext i1 %tmp_62_5_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_23_i_i_cast"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1671  %tmp_63_5_24_i_i_cast = zext i1 %tmp_62_5_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_24_i_i_cast"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1678  %tmp_63_5_25_i_i_cast = zext i1 %tmp_62_5_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_25_i_i_cast"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1685  %tmp_63_5_26_i_i_cast = zext i1 %tmp_62_5_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_26_i_i_cast"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1713  %tmp_63_5_30_i_i_cast = zext i1 %tmp_62_5_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_30_i_i_cast"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1718  %tmp551 = add i2 %tmp_63_5_23_i_i_cast, %tmp_63_5_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp551"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1719  %tmp551_cast = zext i2 %tmp551 to i3

]]></Node>
<StgValue><ssdm name="tmp551_cast"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1720  %tmp552 = add i2 %tmp_63_5_25_i_i_cast, %tmp_63_5_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp552"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1721  %tmp552_cast = zext i2 %tmp552 to i3

]]></Node>
<StgValue><ssdm name="tmp552_cast"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1722  %tmp550 = add i3 %tmp551_cast, %tmp552_cast

]]></Node>
<StgValue><ssdm name="tmp550"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1725  %tmp555 = add i2 %tmp_63_5_15_i_i_cast, %tmp_63_5_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp555"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1726  %tmp555_cast = zext i2 %tmp555 to i3

]]></Node>
<StgValue><ssdm name="tmp555_cast"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1727  %tmp556 = add i2 %tmp_63_5_17_i_i_cast, %tmp_63_5_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp556"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1728  %tmp556_cast = zext i2 %tmp556 to i3

]]></Node>
<StgValue><ssdm name="tmp556_cast"/></StgValue>
</operation>

<operation id="2643" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1729  %tmp554 = add i3 %tmp555_cast, %tmp556_cast

]]></Node>
<StgValue><ssdm name="tmp554"/></StgValue>
</operation>

<operation id="2644" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1731  %tmp558 = add i2 %tmp_63_5_19_i_i_cast, %tmp_63_5_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp558"/></StgValue>
</operation>

<operation id="2645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1732  %tmp558_cast = zext i2 %tmp558 to i3

]]></Node>
<StgValue><ssdm name="tmp558_cast"/></StgValue>
</operation>

<operation id="2646" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1733  %tmp559 = add i2 %tmp_63_5_21_i_i_cast, %tmp_63_5_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp559"/></StgValue>
</operation>

<operation id="2647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1734  %tmp559_cast = zext i2 %tmp559 to i3

]]></Node>
<StgValue><ssdm name="tmp559_cast"/></StgValue>
</operation>

<operation id="2648" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1735  %tmp557 = add i3 %tmp558_cast, %tmp559_cast

]]></Node>
<StgValue><ssdm name="tmp557"/></StgValue>
</operation>

<operation id="2649" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1740  %tmp563 = add i2 %tmp_63_5_i_i_cast, %tmp_63_5_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp563"/></StgValue>
</operation>

<operation id="2650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1741  %tmp563_cast = zext i2 %tmp563 to i3

]]></Node>
<StgValue><ssdm name="tmp563_cast"/></StgValue>
</operation>

<operation id="2651" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1742  %tmp564 = add i2 %tmp_63_5_1_i_i_cast, %tmp_63_5_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp564"/></StgValue>
</operation>

<operation id="2652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1743  %tmp564_cast = zext i2 %tmp564 to i3

]]></Node>
<StgValue><ssdm name="tmp564_cast"/></StgValue>
</operation>

<operation id="2653" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1744  %tmp562 = add i3 %tmp563_cast, %tmp564_cast

]]></Node>
<StgValue><ssdm name="tmp562"/></StgValue>
</operation>

<operation id="2654" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1746  %tmp566 = add i2 %tmp_63_5_3_i_i_cast, %tmp_63_5_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp566"/></StgValue>
</operation>

<operation id="2655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1747  %tmp566_cast = zext i2 %tmp566 to i3

]]></Node>
<StgValue><ssdm name="tmp566_cast"/></StgValue>
</operation>

<operation id="2656" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1748  %tmp567 = add i2 %tmp_63_5_5_i_i_cast, %tmp_63_5_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp567"/></StgValue>
</operation>

<operation id="2657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1749  %tmp567_cast = zext i2 %tmp567 to i3

]]></Node>
<StgValue><ssdm name="tmp567_cast"/></StgValue>
</operation>

<operation id="2658" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1750  %tmp565 = add i3 %tmp566_cast, %tmp567_cast

]]></Node>
<StgValue><ssdm name="tmp565"/></StgValue>
</operation>

<operation id="2659" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1754  %tmp570 = add i2 %tmp_63_5_7_i_i_cast, %tmp_63_5_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp570"/></StgValue>
</operation>

<operation id="2660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1755  %tmp570_cast = zext i2 %tmp570 to i3

]]></Node>
<StgValue><ssdm name="tmp570_cast"/></StgValue>
</operation>

<operation id="2661" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1756  %tmp571 = add i2 %tmp_63_5_9_i_i_cast, %tmp_63_5_i_i_cast_1311

]]></Node>
<StgValue><ssdm name="tmp571"/></StgValue>
</operation>

<operation id="2662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1757  %tmp571_cast = zext i2 %tmp571 to i3

]]></Node>
<StgValue><ssdm name="tmp571_cast"/></StgValue>
</operation>

<operation id="2663" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1758  %tmp569 = add i3 %tmp570_cast, %tmp571_cast

]]></Node>
<StgValue><ssdm name="tmp569"/></StgValue>
</operation>

<operation id="2664" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1760  %tmp573 = add i2 %tmp_63_5_10_i_i_cast, %tmp_63_5_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp573"/></StgValue>
</operation>

<operation id="2665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1761  %tmp573_cast = zext i2 %tmp573 to i3

]]></Node>
<StgValue><ssdm name="tmp573_cast"/></StgValue>
</operation>

<operation id="2666" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1762  %tmp575 = add i2 %tmp_63_5_30_i_i_cast, %tmp_63_5_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp575"/></StgValue>
</operation>

<operation id="2667" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1763  %tmp574 = add i2 %tmp_63_5_13_i_i_cast, %tmp575

]]></Node>
<StgValue><ssdm name="tmp574"/></StgValue>
</operation>

<operation id="2668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1764  %tmp574_cast = zext i2 %tmp574 to i3

]]></Node>
<StgValue><ssdm name="tmp574_cast"/></StgValue>
</operation>

<operation id="2669" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1765  %tmp572 = add i3 %tmp573_cast, %tmp574_cast

]]></Node>
<StgValue><ssdm name="tmp572"/></StgValue>
</operation>

<operation id="2670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1780  %tmp_63_6_i_i_cast = zext i1 %tmp_62_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_i_i_cast"/></StgValue>
</operation>

<operation id="2671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1787  %tmp_63_6_1_i_i_cast = zext i1 %tmp_62_6_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_1_i_i_cast"/></StgValue>
</operation>

<operation id="2672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1794  %tmp_63_6_2_i_i_cast = zext i1 %tmp_62_6_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_2_i_i_cast"/></StgValue>
</operation>

<operation id="2673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1801  %tmp_63_6_3_i_i_cast = zext i1 %tmp_62_6_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_3_i_i_cast"/></StgValue>
</operation>

<operation id="2674" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1808  %tmp_63_6_4_i_i_cast = zext i1 %tmp_62_6_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_4_i_i_cast"/></StgValue>
</operation>

<operation id="2675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1815  %tmp_63_6_5_i_i_cast = zext i1 %tmp_62_6_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_5_i_i_cast"/></StgValue>
</operation>

<operation id="2676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1822  %tmp_63_6_6_i_i_cast = zext i1 %tmp_62_6_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_6_i_i_cast"/></StgValue>
</operation>

<operation id="2677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1829  %tmp_63_6_7_i_i_cast = zext i1 %tmp_62_6_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_7_i_i_cast"/></StgValue>
</operation>

<operation id="2678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1836  %tmp_63_6_8_i_i_cast = zext i1 %tmp_62_6_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_8_i_i_cast"/></StgValue>
</operation>

<operation id="2679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1843  %tmp_63_6_9_i_i_cast = zext i1 %tmp_62_6_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_9_i_i_cast"/></StgValue>
</operation>

<operation id="2680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1850  %tmp_63_6_i_i_cast_1345 = zext i1 %tmp_62_6_i_i_1344 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_i_i_cast_1345"/></StgValue>
</operation>

<operation id="2681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1857  %tmp_63_6_10_i_i_cast = zext i1 %tmp_62_6_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_10_i_i_cast"/></StgValue>
</operation>

<operation id="2682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1864  %tmp_63_6_11_i_i_cast = zext i1 %tmp_62_6_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_11_i_i_cast"/></StgValue>
</operation>

<operation id="2683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1871  %tmp_63_6_12_i_i_cast = zext i1 %tmp_62_6_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_12_i_i_cast"/></StgValue>
</operation>

<operation id="2684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1878  %tmp_63_6_13_i_i_cast = zext i1 %tmp_62_6_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_13_i_i_cast"/></StgValue>
</operation>

<operation id="2685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1885  %tmp_63_6_14_i_i_cast = zext i1 %tmp_62_6_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_14_i_i_cast"/></StgValue>
</operation>

<operation id="2686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1892  %tmp_63_6_15_i_i_cast = zext i1 %tmp_62_6_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_15_i_i_cast"/></StgValue>
</operation>

<operation id="2687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1899  %tmp_63_6_16_i_i_cast = zext i1 %tmp_62_6_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_16_i_i_cast"/></StgValue>
</operation>

<operation id="2688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1906  %tmp_63_6_17_i_i_cast = zext i1 %tmp_62_6_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_17_i_i_cast"/></StgValue>
</operation>

<operation id="2689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1913  %tmp_63_6_18_i_i_cast = zext i1 %tmp_62_6_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_18_i_i_cast"/></StgValue>
</operation>

<operation id="2690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1920  %tmp_63_6_19_i_i_cast = zext i1 %tmp_62_6_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_19_i_i_cast"/></StgValue>
</operation>

<operation id="2691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1927  %tmp_63_6_20_i_i_cast = zext i1 %tmp_62_6_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_20_i_i_cast"/></StgValue>
</operation>

<operation id="2692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1934  %tmp_63_6_21_i_i_cast = zext i1 %tmp_62_6_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_21_i_i_cast"/></StgValue>
</operation>

<operation id="2693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1941  %tmp_63_6_22_i_i_cast = zext i1 %tmp_62_6_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_22_i_i_cast"/></StgValue>
</operation>

<operation id="2694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1948  %tmp_63_6_23_i_i_cast = zext i1 %tmp_62_6_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_23_i_i_cast"/></StgValue>
</operation>

<operation id="2695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1955  %tmp_63_6_24_i_i_cast = zext i1 %tmp_62_6_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_24_i_i_cast"/></StgValue>
</operation>

<operation id="2696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1962  %tmp_63_6_25_i_i_cast = zext i1 %tmp_62_6_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_25_i_i_cast"/></StgValue>
</operation>

<operation id="2697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1969  %tmp_63_6_26_i_i_cast = zext i1 %tmp_62_6_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_26_i_i_cast"/></StgValue>
</operation>

<operation id="2698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1997  %tmp_63_6_30_i_i_cast = zext i1 %tmp_62_6_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_30_i_i_cast"/></StgValue>
</operation>

<operation id="2699" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2002  %tmp644 = add i2 %tmp_63_6_23_i_i_cast, %tmp_63_6_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp644"/></StgValue>
</operation>

<operation id="2700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2003  %tmp644_cast = zext i2 %tmp644 to i3

]]></Node>
<StgValue><ssdm name="tmp644_cast"/></StgValue>
</operation>

<operation id="2701" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2004  %tmp645 = add i2 %tmp_63_6_25_i_i_cast, %tmp_63_6_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp645"/></StgValue>
</operation>

<operation id="2702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2005  %tmp645_cast = zext i2 %tmp645 to i3

]]></Node>
<StgValue><ssdm name="tmp645_cast"/></StgValue>
</operation>

<operation id="2703" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2006  %tmp643 = add i3 %tmp644_cast, %tmp645_cast

]]></Node>
<StgValue><ssdm name="tmp643"/></StgValue>
</operation>

<operation id="2704" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2009  %tmp648 = add i2 %tmp_63_6_15_i_i_cast, %tmp_63_6_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp648"/></StgValue>
</operation>

<operation id="2705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2010  %tmp648_cast = zext i2 %tmp648 to i3

]]></Node>
<StgValue><ssdm name="tmp648_cast"/></StgValue>
</operation>

<operation id="2706" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2011  %tmp649 = add i2 %tmp_63_6_17_i_i_cast, %tmp_63_6_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp649"/></StgValue>
</operation>

<operation id="2707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2012  %tmp649_cast = zext i2 %tmp649 to i3

]]></Node>
<StgValue><ssdm name="tmp649_cast"/></StgValue>
</operation>

<operation id="2708" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2013  %tmp647 = add i3 %tmp648_cast, %tmp649_cast

]]></Node>
<StgValue><ssdm name="tmp647"/></StgValue>
</operation>

<operation id="2709" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2015  %tmp651 = add i2 %tmp_63_6_19_i_i_cast, %tmp_63_6_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp651"/></StgValue>
</operation>

<operation id="2710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2016  %tmp651_cast = zext i2 %tmp651 to i3

]]></Node>
<StgValue><ssdm name="tmp651_cast"/></StgValue>
</operation>

<operation id="2711" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2017  %tmp652 = add i2 %tmp_63_6_21_i_i_cast, %tmp_63_6_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp652"/></StgValue>
</operation>

<operation id="2712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2018  %tmp652_cast = zext i2 %tmp652 to i3

]]></Node>
<StgValue><ssdm name="tmp652_cast"/></StgValue>
</operation>

<operation id="2713" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2019  %tmp650 = add i3 %tmp651_cast, %tmp652_cast

]]></Node>
<StgValue><ssdm name="tmp650"/></StgValue>
</operation>

<operation id="2714" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2024  %tmp656 = add i2 %tmp_63_6_i_i_cast, %tmp_63_6_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp656"/></StgValue>
</operation>

<operation id="2715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2025  %tmp656_cast = zext i2 %tmp656 to i3

]]></Node>
<StgValue><ssdm name="tmp656_cast"/></StgValue>
</operation>

<operation id="2716" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2026  %tmp657 = add i2 %tmp_63_6_1_i_i_cast, %tmp_63_6_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp657"/></StgValue>
</operation>

<operation id="2717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2027  %tmp657_cast = zext i2 %tmp657 to i3

]]></Node>
<StgValue><ssdm name="tmp657_cast"/></StgValue>
</operation>

<operation id="2718" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2028  %tmp655 = add i3 %tmp656_cast, %tmp657_cast

]]></Node>
<StgValue><ssdm name="tmp655"/></StgValue>
</operation>

<operation id="2719" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2030  %tmp659 = add i2 %tmp_63_6_3_i_i_cast, %tmp_63_6_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp659"/></StgValue>
</operation>

<operation id="2720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2031  %tmp659_cast = zext i2 %tmp659 to i3

]]></Node>
<StgValue><ssdm name="tmp659_cast"/></StgValue>
</operation>

<operation id="2721" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2032  %tmp660 = add i2 %tmp_63_6_5_i_i_cast, %tmp_63_6_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp660"/></StgValue>
</operation>

<operation id="2722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2033  %tmp660_cast = zext i2 %tmp660 to i3

]]></Node>
<StgValue><ssdm name="tmp660_cast"/></StgValue>
</operation>

<operation id="2723" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2034  %tmp658 = add i3 %tmp659_cast, %tmp660_cast

]]></Node>
<StgValue><ssdm name="tmp658"/></StgValue>
</operation>

<operation id="2724" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2038  %tmp663 = add i2 %tmp_63_6_7_i_i_cast, %tmp_63_6_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp663"/></StgValue>
</operation>

<operation id="2725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2039  %tmp663_cast = zext i2 %tmp663 to i3

]]></Node>
<StgValue><ssdm name="tmp663_cast"/></StgValue>
</operation>

<operation id="2726" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2040  %tmp664 = add i2 %tmp_63_6_9_i_i_cast, %tmp_63_6_i_i_cast_1345

]]></Node>
<StgValue><ssdm name="tmp664"/></StgValue>
</operation>

<operation id="2727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2041  %tmp664_cast = zext i2 %tmp664 to i3

]]></Node>
<StgValue><ssdm name="tmp664_cast"/></StgValue>
</operation>

<operation id="2728" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2042  %tmp662 = add i3 %tmp663_cast, %tmp664_cast

]]></Node>
<StgValue><ssdm name="tmp662"/></StgValue>
</operation>

<operation id="2729" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2044  %tmp666 = add i2 %tmp_63_6_10_i_i_cast, %tmp_63_6_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp666"/></StgValue>
</operation>

<operation id="2730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2045  %tmp666_cast = zext i2 %tmp666 to i3

]]></Node>
<StgValue><ssdm name="tmp666_cast"/></StgValue>
</operation>

<operation id="2731" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2046  %tmp668 = add i2 %tmp_63_6_30_i_i_cast, %tmp_63_6_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp668"/></StgValue>
</operation>

<operation id="2732" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2047  %tmp667 = add i2 %tmp_63_6_13_i_i_cast, %tmp668

]]></Node>
<StgValue><ssdm name="tmp667"/></StgValue>
</operation>

<operation id="2733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2048  %tmp667_cast = zext i2 %tmp667 to i3

]]></Node>
<StgValue><ssdm name="tmp667_cast"/></StgValue>
</operation>

<operation id="2734" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2049  %tmp665 = add i3 %tmp666_cast, %tmp667_cast

]]></Node>
<StgValue><ssdm name="tmp665"/></StgValue>
</operation>

<operation id="2735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2064  %tmp_63_7_i_i_cast = zext i1 %tmp_62_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_i_i_cast"/></StgValue>
</operation>

<operation id="2736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2071  %tmp_63_7_1_i_i_cast = zext i1 %tmp_62_7_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_1_i_i_cast"/></StgValue>
</operation>

<operation id="2737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2078  %tmp_63_7_2_i_i_cast = zext i1 %tmp_62_7_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_2_i_i_cast"/></StgValue>
</operation>

<operation id="2738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2085  %tmp_63_7_3_i_i_cast = zext i1 %tmp_62_7_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_3_i_i_cast"/></StgValue>
</operation>

<operation id="2739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2092  %tmp_63_7_4_i_i_cast = zext i1 %tmp_62_7_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_4_i_i_cast"/></StgValue>
</operation>

<operation id="2740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2099  %tmp_63_7_5_i_i_cast = zext i1 %tmp_62_7_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_5_i_i_cast"/></StgValue>
</operation>

<operation id="2741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2106  %tmp_63_7_6_i_i_cast = zext i1 %tmp_62_7_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_6_i_i_cast"/></StgValue>
</operation>

<operation id="2742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2113  %tmp_63_7_7_i_i_cast = zext i1 %tmp_62_7_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_7_i_i_cast"/></StgValue>
</operation>

<operation id="2743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2120  %tmp_63_7_8_i_i_cast = zext i1 %tmp_62_7_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_8_i_i_cast"/></StgValue>
</operation>

<operation id="2744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2127  %tmp_63_7_9_i_i_cast = zext i1 %tmp_62_7_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_9_i_i_cast"/></StgValue>
</operation>

<operation id="2745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2134  %tmp_63_7_i_i_cast_1379 = zext i1 %tmp_62_7_i_i_1378 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_i_i_cast_1379"/></StgValue>
</operation>

<operation id="2746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2141  %tmp_63_7_10_i_i_cast = zext i1 %tmp_62_7_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_10_i_i_cast"/></StgValue>
</operation>

<operation id="2747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2148  %tmp_63_7_11_i_i_cast = zext i1 %tmp_62_7_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_11_i_i_cast"/></StgValue>
</operation>

<operation id="2748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2155  %tmp_63_7_12_i_i_cast = zext i1 %tmp_62_7_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_12_i_i_cast"/></StgValue>
</operation>

<operation id="2749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2162  %tmp_63_7_13_i_i_cast = zext i1 %tmp_62_7_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_13_i_i_cast"/></StgValue>
</operation>

<operation id="2750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2169  %tmp_63_7_14_i_i_cast = zext i1 %tmp_62_7_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_14_i_i_cast"/></StgValue>
</operation>

<operation id="2751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2176  %tmp_63_7_15_i_i_cast = zext i1 %tmp_62_7_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_15_i_i_cast"/></StgValue>
</operation>

<operation id="2752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2183  %tmp_63_7_16_i_i_cast = zext i1 %tmp_62_7_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_16_i_i_cast"/></StgValue>
</operation>

<operation id="2753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2190  %tmp_63_7_17_i_i_cast = zext i1 %tmp_62_7_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_17_i_i_cast"/></StgValue>
</operation>

<operation id="2754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2197  %tmp_63_7_18_i_i_cast = zext i1 %tmp_62_7_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_18_i_i_cast"/></StgValue>
</operation>

<operation id="2755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2204  %tmp_63_7_19_i_i_cast = zext i1 %tmp_62_7_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_19_i_i_cast"/></StgValue>
</operation>

<operation id="2756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2211  %tmp_63_7_20_i_i_cast = zext i1 %tmp_62_7_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_20_i_i_cast"/></StgValue>
</operation>

<operation id="2757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2218  %tmp_63_7_21_i_i_cast = zext i1 %tmp_62_7_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_21_i_i_cast"/></StgValue>
</operation>

<operation id="2758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2225  %tmp_63_7_22_i_i_cast = zext i1 %tmp_62_7_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_22_i_i_cast"/></StgValue>
</operation>

<operation id="2759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2232  %tmp_63_7_23_i_i_cast = zext i1 %tmp_62_7_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_23_i_i_cast"/></StgValue>
</operation>

<operation id="2760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2239  %tmp_63_7_24_i_i_cast = zext i1 %tmp_62_7_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_24_i_i_cast"/></StgValue>
</operation>

<operation id="2761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2246  %tmp_63_7_25_i_i_cast = zext i1 %tmp_62_7_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_25_i_i_cast"/></StgValue>
</operation>

<operation id="2762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2253  %tmp_63_7_26_i_i_cast = zext i1 %tmp_62_7_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_26_i_i_cast"/></StgValue>
</operation>

<operation id="2763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2281  %tmp_63_7_30_i_i_cast = zext i1 %tmp_62_7_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_30_i_i_cast"/></StgValue>
</operation>

<operation id="2764" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2286  %tmp737 = add i2 %tmp_63_7_23_i_i_cast, %tmp_63_7_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp737"/></StgValue>
</operation>

<operation id="2765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2287  %tmp737_cast = zext i2 %tmp737 to i3

]]></Node>
<StgValue><ssdm name="tmp737_cast"/></StgValue>
</operation>

<operation id="2766" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2288  %tmp738 = add i2 %tmp_63_7_25_i_i_cast, %tmp_63_7_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp738"/></StgValue>
</operation>

<operation id="2767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2289  %tmp738_cast = zext i2 %tmp738 to i3

]]></Node>
<StgValue><ssdm name="tmp738_cast"/></StgValue>
</operation>

<operation id="2768" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2290  %tmp736 = add i3 %tmp737_cast, %tmp738_cast

]]></Node>
<StgValue><ssdm name="tmp736"/></StgValue>
</operation>

<operation id="2769" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2293  %tmp741 = add i2 %tmp_63_7_15_i_i_cast, %tmp_63_7_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp741"/></StgValue>
</operation>

<operation id="2770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2294  %tmp741_cast = zext i2 %tmp741 to i3

]]></Node>
<StgValue><ssdm name="tmp741_cast"/></StgValue>
</operation>

<operation id="2771" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2295  %tmp742 = add i2 %tmp_63_7_17_i_i_cast, %tmp_63_7_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp742"/></StgValue>
</operation>

<operation id="2772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2296  %tmp742_cast = zext i2 %tmp742 to i3

]]></Node>
<StgValue><ssdm name="tmp742_cast"/></StgValue>
</operation>

<operation id="2773" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2297  %tmp740 = add i3 %tmp741_cast, %tmp742_cast

]]></Node>
<StgValue><ssdm name="tmp740"/></StgValue>
</operation>

<operation id="2774" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2299  %tmp744 = add i2 %tmp_63_7_19_i_i_cast, %tmp_63_7_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp744"/></StgValue>
</operation>

<operation id="2775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2300  %tmp744_cast = zext i2 %tmp744 to i3

]]></Node>
<StgValue><ssdm name="tmp744_cast"/></StgValue>
</operation>

<operation id="2776" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2301  %tmp745 = add i2 %tmp_63_7_21_i_i_cast, %tmp_63_7_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp745"/></StgValue>
</operation>

<operation id="2777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2302  %tmp745_cast = zext i2 %tmp745 to i3

]]></Node>
<StgValue><ssdm name="tmp745_cast"/></StgValue>
</operation>

<operation id="2778" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2303  %tmp743 = add i3 %tmp744_cast, %tmp745_cast

]]></Node>
<StgValue><ssdm name="tmp743"/></StgValue>
</operation>

<operation id="2779" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2308  %tmp749 = add i2 %tmp_63_7_i_i_cast, %tmp_63_7_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp749"/></StgValue>
</operation>

<operation id="2780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2309  %tmp749_cast = zext i2 %tmp749 to i3

]]></Node>
<StgValue><ssdm name="tmp749_cast"/></StgValue>
</operation>

<operation id="2781" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2310  %tmp750 = add i2 %tmp_63_7_1_i_i_cast, %tmp_63_7_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp750"/></StgValue>
</operation>

<operation id="2782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2311  %tmp750_cast = zext i2 %tmp750 to i3

]]></Node>
<StgValue><ssdm name="tmp750_cast"/></StgValue>
</operation>

<operation id="2783" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2312  %tmp748 = add i3 %tmp749_cast, %tmp750_cast

]]></Node>
<StgValue><ssdm name="tmp748"/></StgValue>
</operation>

<operation id="2784" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2314  %tmp752 = add i2 %tmp_63_7_3_i_i_cast, %tmp_63_7_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp752"/></StgValue>
</operation>

<operation id="2785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2315  %tmp752_cast = zext i2 %tmp752 to i3

]]></Node>
<StgValue><ssdm name="tmp752_cast"/></StgValue>
</operation>

<operation id="2786" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2316  %tmp753 = add i2 %tmp_63_7_5_i_i_cast, %tmp_63_7_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp753"/></StgValue>
</operation>

<operation id="2787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2317  %tmp753_cast = zext i2 %tmp753 to i3

]]></Node>
<StgValue><ssdm name="tmp753_cast"/></StgValue>
</operation>

<operation id="2788" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2318  %tmp751 = add i3 %tmp752_cast, %tmp753_cast

]]></Node>
<StgValue><ssdm name="tmp751"/></StgValue>
</operation>

<operation id="2789" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2322  %tmp756 = add i2 %tmp_63_7_7_i_i_cast, %tmp_63_7_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp756"/></StgValue>
</operation>

<operation id="2790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2323  %tmp756_cast = zext i2 %tmp756 to i3

]]></Node>
<StgValue><ssdm name="tmp756_cast"/></StgValue>
</operation>

<operation id="2791" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2324  %tmp757 = add i2 %tmp_63_7_9_i_i_cast, %tmp_63_7_i_i_cast_1379

]]></Node>
<StgValue><ssdm name="tmp757"/></StgValue>
</operation>

<operation id="2792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2325  %tmp757_cast = zext i2 %tmp757 to i3

]]></Node>
<StgValue><ssdm name="tmp757_cast"/></StgValue>
</operation>

<operation id="2793" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2326  %tmp755 = add i3 %tmp756_cast, %tmp757_cast

]]></Node>
<StgValue><ssdm name="tmp755"/></StgValue>
</operation>

<operation id="2794" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2328  %tmp759 = add i2 %tmp_63_7_10_i_i_cast, %tmp_63_7_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp759"/></StgValue>
</operation>

<operation id="2795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2329  %tmp759_cast = zext i2 %tmp759 to i3

]]></Node>
<StgValue><ssdm name="tmp759_cast"/></StgValue>
</operation>

<operation id="2796" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2330  %tmp761 = add i2 %tmp_63_7_30_i_i_cast, %tmp_63_7_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp761"/></StgValue>
</operation>

<operation id="2797" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2331  %tmp760 = add i2 %tmp_63_7_13_i_i_cast, %tmp761

]]></Node>
<StgValue><ssdm name="tmp760"/></StgValue>
</operation>

<operation id="2798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2332  %tmp760_cast = zext i2 %tmp760 to i3

]]></Node>
<StgValue><ssdm name="tmp760_cast"/></StgValue>
</operation>

<operation id="2799" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2333  %tmp758 = add i3 %tmp759_cast, %tmp760_cast

]]></Node>
<StgValue><ssdm name="tmp758"/></StgValue>
</operation>

<operation id="2800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2348  %tmp_63_8_i_i_cast = zext i1 %tmp_62_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_i_i_cast"/></StgValue>
</operation>

<operation id="2801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2355  %tmp_63_8_1_i_i_cast = zext i1 %tmp_62_8_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_1_i_i_cast"/></StgValue>
</operation>

<operation id="2802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2362  %tmp_63_8_2_i_i_cast = zext i1 %tmp_62_8_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_2_i_i_cast"/></StgValue>
</operation>

<operation id="2803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2369  %tmp_63_8_3_i_i_cast = zext i1 %tmp_62_8_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_3_i_i_cast"/></StgValue>
</operation>

<operation id="2804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2376  %tmp_63_8_4_i_i_cast = zext i1 %tmp_62_8_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_4_i_i_cast"/></StgValue>
</operation>

<operation id="2805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2383  %tmp_63_8_5_i_i_cast = zext i1 %tmp_62_8_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_5_i_i_cast"/></StgValue>
</operation>

<operation id="2806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2390  %tmp_63_8_6_i_i_cast = zext i1 %tmp_62_8_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_6_i_i_cast"/></StgValue>
</operation>

<operation id="2807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2397  %tmp_63_8_7_i_i_cast = zext i1 %tmp_62_8_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_7_i_i_cast"/></StgValue>
</operation>

<operation id="2808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2404  %tmp_63_8_8_i_i_cast = zext i1 %tmp_62_8_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_8_i_i_cast"/></StgValue>
</operation>

<operation id="2809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2411  %tmp_63_8_9_i_i_cast = zext i1 %tmp_62_8_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_9_i_i_cast"/></StgValue>
</operation>

<operation id="2810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2418  %tmp_63_8_i_i_cast_1413 = zext i1 %tmp_62_8_i_i_1412 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_i_i_cast_1413"/></StgValue>
</operation>

<operation id="2811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2425  %tmp_63_8_10_i_i_cast = zext i1 %tmp_62_8_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_10_i_i_cast"/></StgValue>
</operation>

<operation id="2812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2432  %tmp_63_8_11_i_i_cast = zext i1 %tmp_62_8_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_11_i_i_cast"/></StgValue>
</operation>

<operation id="2813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2439  %tmp_63_8_12_i_i_cast = zext i1 %tmp_62_8_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_12_i_i_cast"/></StgValue>
</operation>

<operation id="2814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2446  %tmp_63_8_13_i_i_cast = zext i1 %tmp_62_8_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_13_i_i_cast"/></StgValue>
</operation>

<operation id="2815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2453  %tmp_63_8_14_i_i_cast = zext i1 %tmp_62_8_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_14_i_i_cast"/></StgValue>
</operation>

<operation id="2816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2460  %tmp_63_8_15_i_i_cast = zext i1 %tmp_62_8_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_15_i_i_cast"/></StgValue>
</operation>

<operation id="2817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2467  %tmp_63_8_16_i_i_cast = zext i1 %tmp_62_8_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_16_i_i_cast"/></StgValue>
</operation>

<operation id="2818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2474  %tmp_63_8_17_i_i_cast = zext i1 %tmp_62_8_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_17_i_i_cast"/></StgValue>
</operation>

<operation id="2819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2481  %tmp_63_8_18_i_i_cast = zext i1 %tmp_62_8_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_18_i_i_cast"/></StgValue>
</operation>

<operation id="2820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2488  %tmp_63_8_19_i_i_cast = zext i1 %tmp_62_8_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_19_i_i_cast"/></StgValue>
</operation>

<operation id="2821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2495  %tmp_63_8_20_i_i_cast = zext i1 %tmp_62_8_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_20_i_i_cast"/></StgValue>
</operation>

<operation id="2822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2502  %tmp_63_8_21_i_i_cast = zext i1 %tmp_62_8_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_21_i_i_cast"/></StgValue>
</operation>

<operation id="2823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2509  %tmp_63_8_22_i_i_cast = zext i1 %tmp_62_8_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_22_i_i_cast"/></StgValue>
</operation>

<operation id="2824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2516  %tmp_63_8_23_i_i_cast = zext i1 %tmp_62_8_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_23_i_i_cast"/></StgValue>
</operation>

<operation id="2825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2523  %tmp_63_8_24_i_i_cast = zext i1 %tmp_62_8_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_24_i_i_cast"/></StgValue>
</operation>

<operation id="2826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2530  %tmp_63_8_25_i_i_cast = zext i1 %tmp_62_8_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_25_i_i_cast"/></StgValue>
</operation>

<operation id="2827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2537  %tmp_63_8_26_i_i_cast = zext i1 %tmp_62_8_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_26_i_i_cast"/></StgValue>
</operation>

<operation id="2828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2565  %tmp_63_8_30_i_i_cast = zext i1 %tmp_62_8_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_30_i_i_cast"/></StgValue>
</operation>

<operation id="2829" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2570  %tmp830 = add i2 %tmp_63_8_23_i_i_cast, %tmp_63_8_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp830"/></StgValue>
</operation>

<operation id="2830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2571  %tmp830_cast = zext i2 %tmp830 to i3

]]></Node>
<StgValue><ssdm name="tmp830_cast"/></StgValue>
</operation>

<operation id="2831" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2572  %tmp831 = add i2 %tmp_63_8_25_i_i_cast, %tmp_63_8_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp831"/></StgValue>
</operation>

<operation id="2832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2573  %tmp831_cast = zext i2 %tmp831 to i3

]]></Node>
<StgValue><ssdm name="tmp831_cast"/></StgValue>
</operation>

<operation id="2833" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2574  %tmp829 = add i3 %tmp830_cast, %tmp831_cast

]]></Node>
<StgValue><ssdm name="tmp829"/></StgValue>
</operation>

<operation id="2834" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2577  %tmp834 = add i2 %tmp_63_8_15_i_i_cast, %tmp_63_8_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp834"/></StgValue>
</operation>

<operation id="2835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2578  %tmp834_cast = zext i2 %tmp834 to i3

]]></Node>
<StgValue><ssdm name="tmp834_cast"/></StgValue>
</operation>

<operation id="2836" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2579  %tmp835 = add i2 %tmp_63_8_17_i_i_cast, %tmp_63_8_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp835"/></StgValue>
</operation>

<operation id="2837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2580  %tmp835_cast = zext i2 %tmp835 to i3

]]></Node>
<StgValue><ssdm name="tmp835_cast"/></StgValue>
</operation>

<operation id="2838" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2581  %tmp833 = add i3 %tmp834_cast, %tmp835_cast

]]></Node>
<StgValue><ssdm name="tmp833"/></StgValue>
</operation>

<operation id="2839" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2583  %tmp837 = add i2 %tmp_63_8_19_i_i_cast, %tmp_63_8_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp837"/></StgValue>
</operation>

<operation id="2840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2584  %tmp837_cast = zext i2 %tmp837 to i3

]]></Node>
<StgValue><ssdm name="tmp837_cast"/></StgValue>
</operation>

<operation id="2841" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2585  %tmp838 = add i2 %tmp_63_8_21_i_i_cast, %tmp_63_8_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp838"/></StgValue>
</operation>

<operation id="2842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2586  %tmp838_cast = zext i2 %tmp838 to i3

]]></Node>
<StgValue><ssdm name="tmp838_cast"/></StgValue>
</operation>

<operation id="2843" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2587  %tmp836 = add i3 %tmp837_cast, %tmp838_cast

]]></Node>
<StgValue><ssdm name="tmp836"/></StgValue>
</operation>

<operation id="2844" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2592  %tmp842 = add i2 %tmp_63_8_i_i_cast, %tmp_63_8_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp842"/></StgValue>
</operation>

<operation id="2845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2593  %tmp842_cast = zext i2 %tmp842 to i3

]]></Node>
<StgValue><ssdm name="tmp842_cast"/></StgValue>
</operation>

<operation id="2846" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2594  %tmp843 = add i2 %tmp_63_8_1_i_i_cast, %tmp_63_8_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp843"/></StgValue>
</operation>

<operation id="2847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2595  %tmp843_cast = zext i2 %tmp843 to i3

]]></Node>
<StgValue><ssdm name="tmp843_cast"/></StgValue>
</operation>

<operation id="2848" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2596  %tmp841 = add i3 %tmp842_cast, %tmp843_cast

]]></Node>
<StgValue><ssdm name="tmp841"/></StgValue>
</operation>

<operation id="2849" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2598  %tmp845 = add i2 %tmp_63_8_3_i_i_cast, %tmp_63_8_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp845"/></StgValue>
</operation>

<operation id="2850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2599  %tmp845_cast = zext i2 %tmp845 to i3

]]></Node>
<StgValue><ssdm name="tmp845_cast"/></StgValue>
</operation>

<operation id="2851" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2600  %tmp846 = add i2 %tmp_63_8_5_i_i_cast, %tmp_63_8_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp846"/></StgValue>
</operation>

<operation id="2852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2601  %tmp846_cast = zext i2 %tmp846 to i3

]]></Node>
<StgValue><ssdm name="tmp846_cast"/></StgValue>
</operation>

<operation id="2853" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2602  %tmp844 = add i3 %tmp845_cast, %tmp846_cast

]]></Node>
<StgValue><ssdm name="tmp844"/></StgValue>
</operation>

<operation id="2854" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2606  %tmp849 = add i2 %tmp_63_8_7_i_i_cast, %tmp_63_8_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp849"/></StgValue>
</operation>

<operation id="2855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2607  %tmp849_cast = zext i2 %tmp849 to i3

]]></Node>
<StgValue><ssdm name="tmp849_cast"/></StgValue>
</operation>

<operation id="2856" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2608  %tmp850 = add i2 %tmp_63_8_9_i_i_cast, %tmp_63_8_i_i_cast_1413

]]></Node>
<StgValue><ssdm name="tmp850"/></StgValue>
</operation>

<operation id="2857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2609  %tmp850_cast = zext i2 %tmp850 to i3

]]></Node>
<StgValue><ssdm name="tmp850_cast"/></StgValue>
</operation>

<operation id="2858" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2610  %tmp848 = add i3 %tmp849_cast, %tmp850_cast

]]></Node>
<StgValue><ssdm name="tmp848"/></StgValue>
</operation>

<operation id="2859" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2612  %tmp852 = add i2 %tmp_63_8_10_i_i_cast, %tmp_63_8_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp852"/></StgValue>
</operation>

<operation id="2860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2613  %tmp852_cast = zext i2 %tmp852 to i3

]]></Node>
<StgValue><ssdm name="tmp852_cast"/></StgValue>
</operation>

<operation id="2861" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2614  %tmp854 = add i2 %tmp_63_8_30_i_i_cast, %tmp_63_8_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp854"/></StgValue>
</operation>

<operation id="2862" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2615  %tmp853 = add i2 %tmp_63_8_13_i_i_cast, %tmp854

]]></Node>
<StgValue><ssdm name="tmp853"/></StgValue>
</operation>

<operation id="2863" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2616  %tmp853_cast = zext i2 %tmp853 to i3

]]></Node>
<StgValue><ssdm name="tmp853_cast"/></StgValue>
</operation>

<operation id="2864" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2617  %tmp851 = add i3 %tmp852_cast, %tmp853_cast

]]></Node>
<StgValue><ssdm name="tmp851"/></StgValue>
</operation>

<operation id="2865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2632  %tmp_63_9_i_i_cast = zext i1 %tmp_62_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_i_i_cast"/></StgValue>
</operation>

<operation id="2866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2639  %tmp_63_9_1_i_i_cast = zext i1 %tmp_62_9_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_1_i_i_cast"/></StgValue>
</operation>

<operation id="2867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2646  %tmp_63_9_2_i_i_cast = zext i1 %tmp_62_9_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_2_i_i_cast"/></StgValue>
</operation>

<operation id="2868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2653  %tmp_63_9_3_i_i_cast = zext i1 %tmp_62_9_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_3_i_i_cast"/></StgValue>
</operation>

<operation id="2869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2660  %tmp_63_9_4_i_i_cast = zext i1 %tmp_62_9_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_4_i_i_cast"/></StgValue>
</operation>

<operation id="2870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2667  %tmp_63_9_5_i_i_cast = zext i1 %tmp_62_9_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_5_i_i_cast"/></StgValue>
</operation>

<operation id="2871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2674  %tmp_63_9_6_i_i_cast = zext i1 %tmp_62_9_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_6_i_i_cast"/></StgValue>
</operation>

<operation id="2872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2681  %tmp_63_9_7_i_i_cast = zext i1 %tmp_62_9_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_7_i_i_cast"/></StgValue>
</operation>

<operation id="2873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2688  %tmp_63_9_8_i_i_cast = zext i1 %tmp_62_9_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_8_i_i_cast"/></StgValue>
</operation>

<operation id="2874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2695  %tmp_63_9_9_i_i_cast = zext i1 %tmp_62_9_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_9_i_i_cast"/></StgValue>
</operation>

<operation id="2875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2702  %tmp_63_9_i_i_cast_1447 = zext i1 %tmp_62_9_i_i_1446 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_i_i_cast_1447"/></StgValue>
</operation>

<operation id="2876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2709  %tmp_63_9_10_i_i_cast = zext i1 %tmp_62_9_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_10_i_i_cast"/></StgValue>
</operation>

<operation id="2877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2716  %tmp_63_9_11_i_i_cast = zext i1 %tmp_62_9_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_11_i_i_cast"/></StgValue>
</operation>

<operation id="2878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2723  %tmp_63_9_12_i_i_cast = zext i1 %tmp_62_9_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_12_i_i_cast"/></StgValue>
</operation>

<operation id="2879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2730  %tmp_63_9_13_i_i_cast = zext i1 %tmp_62_9_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_13_i_i_cast"/></StgValue>
</operation>

<operation id="2880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2737  %tmp_63_9_14_i_i_cast = zext i1 %tmp_62_9_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_14_i_i_cast"/></StgValue>
</operation>

<operation id="2881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2744  %tmp_63_9_15_i_i_cast = zext i1 %tmp_62_9_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_15_i_i_cast"/></StgValue>
</operation>

<operation id="2882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2751  %tmp_63_9_16_i_i_cast = zext i1 %tmp_62_9_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_16_i_i_cast"/></StgValue>
</operation>

<operation id="2883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2758  %tmp_63_9_17_i_i_cast = zext i1 %tmp_62_9_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_17_i_i_cast"/></StgValue>
</operation>

<operation id="2884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2765  %tmp_63_9_18_i_i_cast = zext i1 %tmp_62_9_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_18_i_i_cast"/></StgValue>
</operation>

<operation id="2885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2772  %tmp_63_9_19_i_i_cast = zext i1 %tmp_62_9_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_19_i_i_cast"/></StgValue>
</operation>

<operation id="2886" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2779  %tmp_63_9_20_i_i_cast = zext i1 %tmp_62_9_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_20_i_i_cast"/></StgValue>
</operation>

<operation id="2887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2786  %tmp_63_9_21_i_i_cast = zext i1 %tmp_62_9_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_21_i_i_cast"/></StgValue>
</operation>

<operation id="2888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2793  %tmp_63_9_22_i_i_cast = zext i1 %tmp_62_9_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_22_i_i_cast"/></StgValue>
</operation>

<operation id="2889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2800  %tmp_63_9_23_i_i_cast = zext i1 %tmp_62_9_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_23_i_i_cast"/></StgValue>
</operation>

<operation id="2890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2807  %tmp_63_9_24_i_i_cast = zext i1 %tmp_62_9_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_24_i_i_cast"/></StgValue>
</operation>

<operation id="2891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2814  %tmp_63_9_25_i_i_cast = zext i1 %tmp_62_9_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_25_i_i_cast"/></StgValue>
</operation>

<operation id="2892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2821  %tmp_63_9_26_i_i_cast = zext i1 %tmp_62_9_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_26_i_i_cast"/></StgValue>
</operation>

<operation id="2893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2849  %tmp_63_9_30_i_i_cast = zext i1 %tmp_62_9_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_30_i_i_cast"/></StgValue>
</operation>

<operation id="2894" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2854  %tmp923 = add i2 %tmp_63_9_23_i_i_cast, %tmp_63_9_26_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp923"/></StgValue>
</operation>

<operation id="2895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2855  %tmp923_cast = zext i2 %tmp923 to i3

]]></Node>
<StgValue><ssdm name="tmp923_cast"/></StgValue>
</operation>

<operation id="2896" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2856  %tmp924 = add i2 %tmp_63_9_25_i_i_cast, %tmp_63_9_22_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp924"/></StgValue>
</operation>

<operation id="2897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2857  %tmp924_cast = zext i2 %tmp924 to i3

]]></Node>
<StgValue><ssdm name="tmp924_cast"/></StgValue>
</operation>

<operation id="2898" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2858  %tmp922 = add i3 %tmp923_cast, %tmp924_cast

]]></Node>
<StgValue><ssdm name="tmp922"/></StgValue>
</operation>

<operation id="2899" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2861  %tmp927 = add i2 %tmp_63_9_15_i_i_cast, %tmp_63_9_24_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp927"/></StgValue>
</operation>

<operation id="2900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2862  %tmp927_cast = zext i2 %tmp927 to i3

]]></Node>
<StgValue><ssdm name="tmp927_cast"/></StgValue>
</operation>

<operation id="2901" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2863  %tmp928 = add i2 %tmp_63_9_17_i_i_cast, %tmp_63_9_14_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp928"/></StgValue>
</operation>

<operation id="2902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2864  %tmp928_cast = zext i2 %tmp928 to i3

]]></Node>
<StgValue><ssdm name="tmp928_cast"/></StgValue>
</operation>

<operation id="2903" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2865  %tmp926 = add i3 %tmp927_cast, %tmp928_cast

]]></Node>
<StgValue><ssdm name="tmp926"/></StgValue>
</operation>

<operation id="2904" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2867  %tmp930 = add i2 %tmp_63_9_19_i_i_cast, %tmp_63_9_16_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp930"/></StgValue>
</operation>

<operation id="2905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2868  %tmp930_cast = zext i2 %tmp930 to i3

]]></Node>
<StgValue><ssdm name="tmp930_cast"/></StgValue>
</operation>

<operation id="2906" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2869  %tmp931 = add i2 %tmp_63_9_21_i_i_cast, %tmp_63_9_18_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp931"/></StgValue>
</operation>

<operation id="2907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2870  %tmp931_cast = zext i2 %tmp931 to i3

]]></Node>
<StgValue><ssdm name="tmp931_cast"/></StgValue>
</operation>

<operation id="2908" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2871  %tmp929 = add i3 %tmp930_cast, %tmp931_cast

]]></Node>
<StgValue><ssdm name="tmp929"/></StgValue>
</operation>

<operation id="2909" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2876  %tmp935 = add i2 %tmp_63_9_i_i_cast, %tmp_63_9_20_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp935"/></StgValue>
</operation>

<operation id="2910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2877  %tmp935_cast = zext i2 %tmp935 to i3

]]></Node>
<StgValue><ssdm name="tmp935_cast"/></StgValue>
</operation>

<operation id="2911" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2878  %tmp936 = add i2 %tmp_63_9_1_i_i_cast, %tmp_63_9_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp936"/></StgValue>
</operation>

<operation id="2912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2879  %tmp936_cast = zext i2 %tmp936 to i3

]]></Node>
<StgValue><ssdm name="tmp936_cast"/></StgValue>
</operation>

<operation id="2913" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2880  %tmp934 = add i3 %tmp935_cast, %tmp936_cast

]]></Node>
<StgValue><ssdm name="tmp934"/></StgValue>
</operation>

<operation id="2914" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2882  %tmp938 = add i2 %tmp_63_9_3_i_i_cast, %tmp_63_9_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp938"/></StgValue>
</operation>

<operation id="2915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2883  %tmp938_cast = zext i2 %tmp938 to i3

]]></Node>
<StgValue><ssdm name="tmp938_cast"/></StgValue>
</operation>

<operation id="2916" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2884  %tmp939 = add i2 %tmp_63_9_5_i_i_cast, %tmp_63_9_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp939"/></StgValue>
</operation>

<operation id="2917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2885  %tmp939_cast = zext i2 %tmp939 to i3

]]></Node>
<StgValue><ssdm name="tmp939_cast"/></StgValue>
</operation>

<operation id="2918" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2886  %tmp937 = add i3 %tmp938_cast, %tmp939_cast

]]></Node>
<StgValue><ssdm name="tmp937"/></StgValue>
</operation>

<operation id="2919" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2890  %tmp942 = add i2 %tmp_63_9_7_i_i_cast, %tmp_63_9_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp942"/></StgValue>
</operation>

<operation id="2920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2891  %tmp942_cast = zext i2 %tmp942 to i3

]]></Node>
<StgValue><ssdm name="tmp942_cast"/></StgValue>
</operation>

<operation id="2921" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2892  %tmp943 = add i2 %tmp_63_9_9_i_i_cast, %tmp_63_9_i_i_cast_1447

]]></Node>
<StgValue><ssdm name="tmp943"/></StgValue>
</operation>

<operation id="2922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2893  %tmp943_cast = zext i2 %tmp943 to i3

]]></Node>
<StgValue><ssdm name="tmp943_cast"/></StgValue>
</operation>

<operation id="2923" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2894  %tmp941 = add i3 %tmp942_cast, %tmp943_cast

]]></Node>
<StgValue><ssdm name="tmp941"/></StgValue>
</operation>

<operation id="2924" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2896  %tmp945 = add i2 %tmp_63_9_10_i_i_cast, %tmp_63_9_11_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp945"/></StgValue>
</operation>

<operation id="2925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2897  %tmp945_cast = zext i2 %tmp945 to i3

]]></Node>
<StgValue><ssdm name="tmp945_cast"/></StgValue>
</operation>

<operation id="2926" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2898  %tmp947 = add i2 %tmp_63_9_30_i_i_cast, %tmp_63_9_12_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp947"/></StgValue>
</operation>

<operation id="2927" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2899  %tmp946 = add i2 %tmp_63_9_13_i_i_cast, %tmp947

]]></Node>
<StgValue><ssdm name="tmp946"/></StgValue>
</operation>

<operation id="2928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2900  %tmp946_cast = zext i2 %tmp946 to i3

]]></Node>
<StgValue><ssdm name="tmp946_cast"/></StgValue>
</operation>

<operation id="2929" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2901  %tmp944 = add i3 %tmp945_cast, %tmp946_cast

]]></Node>
<StgValue><ssdm name="tmp944"/></StgValue>
</operation>

<operation id="2930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2916  %tmp_63_10_i_i_cast = zext i1 %tmp_62_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_i_i_cast"/></StgValue>
</operation>

<operation id="2931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2923  %tmp_63_10_1_i_i_cast = zext i1 %tmp_62_10_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_1_i_i_cast"/></StgValue>
</operation>

<operation id="2932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2930  %tmp_63_10_2_i_i_cast = zext i1 %tmp_62_10_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_2_i_i_cast"/></StgValue>
</operation>

<operation id="2933" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2937  %tmp_63_10_3_i_i_cast = zext i1 %tmp_62_10_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_3_i_i_cast"/></StgValue>
</operation>

<operation id="2934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2944  %tmp_63_10_4_i_i_cast = zext i1 %tmp_62_10_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_4_i_i_cast"/></StgValue>
</operation>

<operation id="2935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2951  %tmp_63_10_5_i_i_cast = zext i1 %tmp_62_10_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_5_i_i_cast"/></StgValue>
</operation>

<operation id="2936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2958  %tmp_63_10_6_i_i_cast = zext i1 %tmp_62_10_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_6_i_i_cast"/></StgValue>
</operation>

<operation id="2937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2965  %tmp_63_10_7_i_i_cast = zext i1 %tmp_62_10_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_7_i_i_cast"/></StgValue>
</operation>

<operation id="2938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2972  %tmp_63_10_8_i_i_cast = zext i1 %tmp_62_10_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_8_i_i_cast"/></StgValue>
</operation>

<operation id="2939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2979  %tmp_63_10_9_i_i_cast = zext i1 %tmp_62_10_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_9_i_i_cast"/></StgValue>
</operation>

<operation id="2940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2986  %tmp_63_10_i_i_cast_1481 = zext i1 %tmp_62_10_i_i_1480 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_i_i_cast_1481"/></StgValue>
</operation>

<operation id="2941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2993  %tmp_63_10_10_i_i_cas = zext i1 %tmp_62_10_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_10_i_i_cas"/></StgValue>
</operation>

<operation id="2942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3000  %tmp_63_10_11_i_i_cas = zext i1 %tmp_62_10_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_11_i_i_cas"/></StgValue>
</operation>

<operation id="2943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3007  %tmp_63_10_12_i_i_cas = zext i1 %tmp_62_10_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_12_i_i_cas"/></StgValue>
</operation>

<operation id="2944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3014  %tmp_63_10_13_i_i_cas = zext i1 %tmp_62_10_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_13_i_i_cas"/></StgValue>
</operation>

<operation id="2945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3021  %tmp_63_10_14_i_i_cas = zext i1 %tmp_62_10_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_14_i_i_cas"/></StgValue>
</operation>

<operation id="2946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3028  %tmp_63_10_15_i_i_cas = zext i1 %tmp_62_10_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_15_i_i_cas"/></StgValue>
</operation>

<operation id="2947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3035  %tmp_63_10_16_i_i_cas = zext i1 %tmp_62_10_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_16_i_i_cas"/></StgValue>
</operation>

<operation id="2948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3042  %tmp_63_10_17_i_i_cas = zext i1 %tmp_62_10_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_17_i_i_cas"/></StgValue>
</operation>

<operation id="2949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3049  %tmp_63_10_18_i_i_cas = zext i1 %tmp_62_10_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_18_i_i_cas"/></StgValue>
</operation>

<operation id="2950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3056  %tmp_63_10_19_i_i_cas = zext i1 %tmp_62_10_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_19_i_i_cas"/></StgValue>
</operation>

<operation id="2951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3063  %tmp_63_10_20_i_i_cas = zext i1 %tmp_62_10_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_20_i_i_cas"/></StgValue>
</operation>

<operation id="2952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3070  %tmp_63_10_21_i_i_cas = zext i1 %tmp_62_10_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_21_i_i_cas"/></StgValue>
</operation>

<operation id="2953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3077  %tmp_63_10_22_i_i_cas = zext i1 %tmp_62_10_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_22_i_i_cas"/></StgValue>
</operation>

<operation id="2954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3084  %tmp_63_10_23_i_i_cas = zext i1 %tmp_62_10_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_23_i_i_cas"/></StgValue>
</operation>

<operation id="2955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3091  %tmp_63_10_24_i_i_cas = zext i1 %tmp_62_10_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_24_i_i_cas"/></StgValue>
</operation>

<operation id="2956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3098  %tmp_63_10_25_i_i_cas = zext i1 %tmp_62_10_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_25_i_i_cas"/></StgValue>
</operation>

<operation id="2957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3105  %tmp_63_10_26_i_i_cas = zext i1 %tmp_62_10_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_26_i_i_cas"/></StgValue>
</operation>

<operation id="2958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3133  %tmp_63_10_30_i_i_cas = zext i1 %tmp_62_10_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_30_i_i_cas"/></StgValue>
</operation>

<operation id="2959" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3138  %tmp1016 = add i2 %tmp_63_10_23_i_i_cas, %tmp_63_10_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1016"/></StgValue>
</operation>

<operation id="2960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3139  %tmp1016_cast = zext i2 %tmp1016 to i3

]]></Node>
<StgValue><ssdm name="tmp1016_cast"/></StgValue>
</operation>

<operation id="2961" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3140  %tmp1017 = add i2 %tmp_63_10_25_i_i_cas, %tmp_63_10_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1017"/></StgValue>
</operation>

<operation id="2962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3141  %tmp1017_cast = zext i2 %tmp1017 to i3

]]></Node>
<StgValue><ssdm name="tmp1017_cast"/></StgValue>
</operation>

<operation id="2963" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3142  %tmp1015 = add i3 %tmp1016_cast, %tmp1017_cast

]]></Node>
<StgValue><ssdm name="tmp1015"/></StgValue>
</operation>

<operation id="2964" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3145  %tmp1020 = add i2 %tmp_63_10_15_i_i_cas, %tmp_63_10_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1020"/></StgValue>
</operation>

<operation id="2965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3146  %tmp1020_cast = zext i2 %tmp1020 to i3

]]></Node>
<StgValue><ssdm name="tmp1020_cast"/></StgValue>
</operation>

<operation id="2966" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3147  %tmp1021 = add i2 %tmp_63_10_17_i_i_cas, %tmp_63_10_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1021"/></StgValue>
</operation>

<operation id="2967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3148  %tmp1021_cast = zext i2 %tmp1021 to i3

]]></Node>
<StgValue><ssdm name="tmp1021_cast"/></StgValue>
</operation>

<operation id="2968" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3149  %tmp1019 = add i3 %tmp1020_cast, %tmp1021_cast

]]></Node>
<StgValue><ssdm name="tmp1019"/></StgValue>
</operation>

<operation id="2969" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3151  %tmp1023 = add i2 %tmp_63_10_19_i_i_cas, %tmp_63_10_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1023"/></StgValue>
</operation>

<operation id="2970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3152  %tmp1023_cast = zext i2 %tmp1023 to i3

]]></Node>
<StgValue><ssdm name="tmp1023_cast"/></StgValue>
</operation>

<operation id="2971" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3153  %tmp1024 = add i2 %tmp_63_10_21_i_i_cas, %tmp_63_10_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1024"/></StgValue>
</operation>

<operation id="2972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3154  %tmp1024_cast = zext i2 %tmp1024 to i3

]]></Node>
<StgValue><ssdm name="tmp1024_cast"/></StgValue>
</operation>

<operation id="2973" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3155  %tmp1022 = add i3 %tmp1023_cast, %tmp1024_cast

]]></Node>
<StgValue><ssdm name="tmp1022"/></StgValue>
</operation>

<operation id="2974" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3160  %tmp1028 = add i2 %tmp_63_10_i_i_cast, %tmp_63_10_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1028"/></StgValue>
</operation>

<operation id="2975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3161  %tmp1028_cast = zext i2 %tmp1028 to i3

]]></Node>
<StgValue><ssdm name="tmp1028_cast"/></StgValue>
</operation>

<operation id="2976" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3162  %tmp1029 = add i2 %tmp_63_10_1_i_i_cast, %tmp_63_10_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1029"/></StgValue>
</operation>

<operation id="2977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3163  %tmp1029_cast = zext i2 %tmp1029 to i3

]]></Node>
<StgValue><ssdm name="tmp1029_cast"/></StgValue>
</operation>

<operation id="2978" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3164  %tmp1027 = add i3 %tmp1028_cast, %tmp1029_cast

]]></Node>
<StgValue><ssdm name="tmp1027"/></StgValue>
</operation>

<operation id="2979" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3166  %tmp1031 = add i2 %tmp_63_10_3_i_i_cast, %tmp_63_10_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1031"/></StgValue>
</operation>

<operation id="2980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3167  %tmp1031_cast = zext i2 %tmp1031 to i3

]]></Node>
<StgValue><ssdm name="tmp1031_cast"/></StgValue>
</operation>

<operation id="2981" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3168  %tmp1032 = add i2 %tmp_63_10_5_i_i_cast, %tmp_63_10_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1032"/></StgValue>
</operation>

<operation id="2982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3169  %tmp1032_cast = zext i2 %tmp1032 to i3

]]></Node>
<StgValue><ssdm name="tmp1032_cast"/></StgValue>
</operation>

<operation id="2983" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3170  %tmp1030 = add i3 %tmp1031_cast, %tmp1032_cast

]]></Node>
<StgValue><ssdm name="tmp1030"/></StgValue>
</operation>

<operation id="2984" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3174  %tmp1035 = add i2 %tmp_63_10_7_i_i_cast, %tmp_63_10_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1035"/></StgValue>
</operation>

<operation id="2985" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3175  %tmp1035_cast = zext i2 %tmp1035 to i3

]]></Node>
<StgValue><ssdm name="tmp1035_cast"/></StgValue>
</operation>

<operation id="2986" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3176  %tmp1036 = add i2 %tmp_63_10_9_i_i_cast, %tmp_63_10_i_i_cast_1481

]]></Node>
<StgValue><ssdm name="tmp1036"/></StgValue>
</operation>

<operation id="2987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3177  %tmp1036_cast = zext i2 %tmp1036 to i3

]]></Node>
<StgValue><ssdm name="tmp1036_cast"/></StgValue>
</operation>

<operation id="2988" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3178  %tmp1034 = add i3 %tmp1035_cast, %tmp1036_cast

]]></Node>
<StgValue><ssdm name="tmp1034"/></StgValue>
</operation>

<operation id="2989" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3180  %tmp1038 = add i2 %tmp_63_10_10_i_i_cas, %tmp_63_10_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1038"/></StgValue>
</operation>

<operation id="2990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3181  %tmp1038_cast = zext i2 %tmp1038 to i3

]]></Node>
<StgValue><ssdm name="tmp1038_cast"/></StgValue>
</operation>

<operation id="2991" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3182  %tmp1040 = add i2 %tmp_63_10_30_i_i_cas, %tmp_63_10_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1040"/></StgValue>
</operation>

<operation id="2992" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3183  %tmp1039 = add i2 %tmp_63_10_13_i_i_cas, %tmp1040

]]></Node>
<StgValue><ssdm name="tmp1039"/></StgValue>
</operation>

<operation id="2993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3184  %tmp1039_cast = zext i2 %tmp1039 to i3

]]></Node>
<StgValue><ssdm name="tmp1039_cast"/></StgValue>
</operation>

<operation id="2994" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3185  %tmp1037 = add i3 %tmp1038_cast, %tmp1039_cast

]]></Node>
<StgValue><ssdm name="tmp1037"/></StgValue>
</operation>

<operation id="2995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3200  %tmp_63_11_i_i_cast = zext i1 %tmp_62_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_i_i_cast"/></StgValue>
</operation>

<operation id="2996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3207  %tmp_63_11_1_i_i_cast = zext i1 %tmp_62_11_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_1_i_i_cast"/></StgValue>
</operation>

<operation id="2997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3214  %tmp_63_11_2_i_i_cast = zext i1 %tmp_62_11_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_2_i_i_cast"/></StgValue>
</operation>

<operation id="2998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3221  %tmp_63_11_3_i_i_cast = zext i1 %tmp_62_11_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_3_i_i_cast"/></StgValue>
</operation>

<operation id="2999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3228  %tmp_63_11_4_i_i_cast = zext i1 %tmp_62_11_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_4_i_i_cast"/></StgValue>
</operation>

<operation id="3000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3235  %tmp_63_11_5_i_i_cast = zext i1 %tmp_62_11_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_5_i_i_cast"/></StgValue>
</operation>

<operation id="3001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3242  %tmp_63_11_6_i_i_cast = zext i1 %tmp_62_11_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_6_i_i_cast"/></StgValue>
</operation>

<operation id="3002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3249  %tmp_63_11_7_i_i_cast = zext i1 %tmp_62_11_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_7_i_i_cast"/></StgValue>
</operation>

<operation id="3003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3256  %tmp_63_11_8_i_i_cast = zext i1 %tmp_62_11_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_8_i_i_cast"/></StgValue>
</operation>

<operation id="3004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3263  %tmp_63_11_9_i_i_cast = zext i1 %tmp_62_11_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_9_i_i_cast"/></StgValue>
</operation>

<operation id="3005" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3270  %tmp_63_11_i_i_cast_1515 = zext i1 %tmp_62_11_i_i_1514 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_i_i_cast_1515"/></StgValue>
</operation>

<operation id="3006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3277  %tmp_63_11_10_i_i_cas = zext i1 %tmp_62_11_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_10_i_i_cas"/></StgValue>
</operation>

<operation id="3007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3284  %tmp_63_11_11_i_i_cas = zext i1 %tmp_62_11_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_11_i_i_cas"/></StgValue>
</operation>

<operation id="3008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3291  %tmp_63_11_12_i_i_cas = zext i1 %tmp_62_11_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_12_i_i_cas"/></StgValue>
</operation>

<operation id="3009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3298  %tmp_63_11_13_i_i_cas = zext i1 %tmp_62_11_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_13_i_i_cas"/></StgValue>
</operation>

<operation id="3010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3305  %tmp_63_11_14_i_i_cas = zext i1 %tmp_62_11_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_14_i_i_cas"/></StgValue>
</operation>

<operation id="3011" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3312  %tmp_63_11_15_i_i_cas = zext i1 %tmp_62_11_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_15_i_i_cas"/></StgValue>
</operation>

<operation id="3012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3319  %tmp_63_11_16_i_i_cas = zext i1 %tmp_62_11_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_16_i_i_cas"/></StgValue>
</operation>

<operation id="3013" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3326  %tmp_63_11_17_i_i_cas = zext i1 %tmp_62_11_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_17_i_i_cas"/></StgValue>
</operation>

<operation id="3014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3333  %tmp_63_11_18_i_i_cas = zext i1 %tmp_62_11_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_18_i_i_cas"/></StgValue>
</operation>

<operation id="3015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3340  %tmp_63_11_19_i_i_cas = zext i1 %tmp_62_11_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_19_i_i_cas"/></StgValue>
</operation>

<operation id="3016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3347  %tmp_63_11_20_i_i_cas = zext i1 %tmp_62_11_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_20_i_i_cas"/></StgValue>
</operation>

<operation id="3017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3354  %tmp_63_11_21_i_i_cas = zext i1 %tmp_62_11_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_21_i_i_cas"/></StgValue>
</operation>

<operation id="3018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3361  %tmp_63_11_22_i_i_cas = zext i1 %tmp_62_11_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_22_i_i_cas"/></StgValue>
</operation>

<operation id="3019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3368  %tmp_63_11_23_i_i_cas = zext i1 %tmp_62_11_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_23_i_i_cas"/></StgValue>
</operation>

<operation id="3020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3375  %tmp_63_11_24_i_i_cas = zext i1 %tmp_62_11_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_24_i_i_cas"/></StgValue>
</operation>

<operation id="3021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3382  %tmp_63_11_25_i_i_cas = zext i1 %tmp_62_11_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_25_i_i_cas"/></StgValue>
</operation>

<operation id="3022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3389  %tmp_63_11_26_i_i_cas = zext i1 %tmp_62_11_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_26_i_i_cas"/></StgValue>
</operation>

<operation id="3023" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3417  %tmp_63_11_30_i_i_cas = zext i1 %tmp_62_11_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_30_i_i_cas"/></StgValue>
</operation>

<operation id="3024" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3422  %tmp1076 = add i2 %tmp_63_11_23_i_i_cas, %tmp_63_11_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1076"/></StgValue>
</operation>

<operation id="3025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3423  %tmp1109_cast = zext i2 %tmp1076 to i3

]]></Node>
<StgValue><ssdm name="tmp1109_cast"/></StgValue>
</operation>

<operation id="3026" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3424  %tmp1077 = add i2 %tmp_63_11_25_i_i_cas, %tmp_63_11_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1077"/></StgValue>
</operation>

<operation id="3027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3425  %tmp1110_cast = zext i2 %tmp1077 to i3

]]></Node>
<StgValue><ssdm name="tmp1110_cast"/></StgValue>
</operation>

<operation id="3028" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3426  %tmp1078 = add i3 %tmp1109_cast, %tmp1110_cast

]]></Node>
<StgValue><ssdm name="tmp1078"/></StgValue>
</operation>

<operation id="3029" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3429  %tmp1080 = add i2 %tmp_63_11_15_i_i_cas, %tmp_63_11_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1080"/></StgValue>
</operation>

<operation id="3030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3430  %tmp1113_cast = zext i2 %tmp1080 to i3

]]></Node>
<StgValue><ssdm name="tmp1113_cast"/></StgValue>
</operation>

<operation id="3031" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3431  %tmp1081 = add i2 %tmp_63_11_17_i_i_cas, %tmp_63_11_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1081"/></StgValue>
</operation>

<operation id="3032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3432  %tmp1114_cast = zext i2 %tmp1081 to i3

]]></Node>
<StgValue><ssdm name="tmp1114_cast"/></StgValue>
</operation>

<operation id="3033" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3433  %tmp1082 = add i3 %tmp1113_cast, %tmp1114_cast

]]></Node>
<StgValue><ssdm name="tmp1082"/></StgValue>
</operation>

<operation id="3034" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3435  %tmp1083 = add i2 %tmp_63_11_19_i_i_cas, %tmp_63_11_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1083"/></StgValue>
</operation>

<operation id="3035" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3436  %tmp1116_cast = zext i2 %tmp1083 to i3

]]></Node>
<StgValue><ssdm name="tmp1116_cast"/></StgValue>
</operation>

<operation id="3036" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3437  %tmp1084 = add i2 %tmp_63_11_21_i_i_cas, %tmp_63_11_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1084"/></StgValue>
</operation>

<operation id="3037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3438  %tmp1117_cast = zext i2 %tmp1084 to i3

]]></Node>
<StgValue><ssdm name="tmp1117_cast"/></StgValue>
</operation>

<operation id="3038" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3439  %tmp1085 = add i3 %tmp1116_cast, %tmp1117_cast

]]></Node>
<StgValue><ssdm name="tmp1085"/></StgValue>
</operation>

<operation id="3039" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3444  %tmp1088 = add i2 %tmp_63_11_i_i_cast, %tmp_63_11_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1088"/></StgValue>
</operation>

<operation id="3040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3445  %tmp1121_cast = zext i2 %tmp1088 to i3

]]></Node>
<StgValue><ssdm name="tmp1121_cast"/></StgValue>
</operation>

<operation id="3041" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3446  %tmp1089 = add i2 %tmp_63_11_1_i_i_cast, %tmp_63_11_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1089"/></StgValue>
</operation>

<operation id="3042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3447  %tmp1122_cast = zext i2 %tmp1089 to i3

]]></Node>
<StgValue><ssdm name="tmp1122_cast"/></StgValue>
</operation>

<operation id="3043" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3448  %tmp1090 = add i3 %tmp1121_cast, %tmp1122_cast

]]></Node>
<StgValue><ssdm name="tmp1090"/></StgValue>
</operation>

<operation id="3044" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3450  %tmp1091 = add i2 %tmp_63_11_3_i_i_cast, %tmp_63_11_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1091"/></StgValue>
</operation>

<operation id="3045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3451  %tmp1124_cast = zext i2 %tmp1091 to i3

]]></Node>
<StgValue><ssdm name="tmp1124_cast"/></StgValue>
</operation>

<operation id="3046" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3452  %tmp1092 = add i2 %tmp_63_11_5_i_i_cast, %tmp_63_11_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1092"/></StgValue>
</operation>

<operation id="3047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3453  %tmp1125_cast = zext i2 %tmp1092 to i3

]]></Node>
<StgValue><ssdm name="tmp1125_cast"/></StgValue>
</operation>

<operation id="3048" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3454  %tmp1093 = add i3 %tmp1124_cast, %tmp1125_cast

]]></Node>
<StgValue><ssdm name="tmp1093"/></StgValue>
</operation>

<operation id="3049" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3458  %tmp1095 = add i2 %tmp_63_11_7_i_i_cast, %tmp_63_11_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1095"/></StgValue>
</operation>

<operation id="3050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3459  %tmp1128_cast = zext i2 %tmp1095 to i3

]]></Node>
<StgValue><ssdm name="tmp1128_cast"/></StgValue>
</operation>

<operation id="3051" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3460  %tmp1096 = add i2 %tmp_63_11_9_i_i_cast, %tmp_63_11_i_i_cast_1515

]]></Node>
<StgValue><ssdm name="tmp1096"/></StgValue>
</operation>

<operation id="3052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3461  %tmp1129_cast = zext i2 %tmp1096 to i3

]]></Node>
<StgValue><ssdm name="tmp1129_cast"/></StgValue>
</operation>

<operation id="3053" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3462  %tmp1097 = add i3 %tmp1128_cast, %tmp1129_cast

]]></Node>
<StgValue><ssdm name="tmp1097"/></StgValue>
</operation>

<operation id="3054" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3464  %tmp1098 = add i2 %tmp_63_11_10_i_i_cas, %tmp_63_11_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1098"/></StgValue>
</operation>

<operation id="3055" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3465  %tmp1131_cast = zext i2 %tmp1098 to i3

]]></Node>
<StgValue><ssdm name="tmp1131_cast"/></StgValue>
</operation>

<operation id="3056" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3466  %tmp1099 = add i2 %tmp_63_11_30_i_i_cas, %tmp_63_11_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1099"/></StgValue>
</operation>

<operation id="3057" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3467  %tmp1100 = add i2 %tmp_63_11_13_i_i_cas, %tmp1099

]]></Node>
<StgValue><ssdm name="tmp1100"/></StgValue>
</operation>

<operation id="3058" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3468  %tmp1132_cast = zext i2 %tmp1100 to i3

]]></Node>
<StgValue><ssdm name="tmp1132_cast"/></StgValue>
</operation>

<operation id="3059" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3469  %tmp1101 = add i3 %tmp1131_cast, %tmp1132_cast

]]></Node>
<StgValue><ssdm name="tmp1101"/></StgValue>
</operation>

<operation id="3060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3484  %tmp_63_12_i_i_cast = zext i1 %tmp_62_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_i_i_cast"/></StgValue>
</operation>

<operation id="3061" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3491  %tmp_63_12_1_i_i_cast = zext i1 %tmp_62_12_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_1_i_i_cast"/></StgValue>
</operation>

<operation id="3062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3498  %tmp_63_12_2_i_i_cast = zext i1 %tmp_62_12_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_2_i_i_cast"/></StgValue>
</operation>

<operation id="3063" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3505  %tmp_63_12_3_i_i_cast = zext i1 %tmp_62_12_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_3_i_i_cast"/></StgValue>
</operation>

<operation id="3064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3512  %tmp_63_12_4_i_i_cast = zext i1 %tmp_62_12_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_4_i_i_cast"/></StgValue>
</operation>

<operation id="3065" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3519  %tmp_63_12_5_i_i_cast = zext i1 %tmp_62_12_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_5_i_i_cast"/></StgValue>
</operation>

<operation id="3066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3526  %tmp_63_12_6_i_i_cast = zext i1 %tmp_62_12_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_6_i_i_cast"/></StgValue>
</operation>

<operation id="3067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3533  %tmp_63_12_7_i_i_cast = zext i1 %tmp_62_12_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_7_i_i_cast"/></StgValue>
</operation>

<operation id="3068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3540  %tmp_63_12_8_i_i_cast = zext i1 %tmp_62_12_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_8_i_i_cast"/></StgValue>
</operation>

<operation id="3069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3547  %tmp_63_12_9_i_i_cast = zext i1 %tmp_62_12_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_9_i_i_cast"/></StgValue>
</operation>

<operation id="3070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3554  %tmp_63_12_i_i_cast_1549 = zext i1 %tmp_62_12_i_i_1548 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_i_i_cast_1549"/></StgValue>
</operation>

<operation id="3071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3561  %tmp_63_12_10_i_i_cas = zext i1 %tmp_62_12_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_10_i_i_cas"/></StgValue>
</operation>

<operation id="3072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3568  %tmp_63_12_11_i_i_cas = zext i1 %tmp_62_12_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_11_i_i_cas"/></StgValue>
</operation>

<operation id="3073" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3575  %tmp_63_12_12_i_i_cas = zext i1 %tmp_62_12_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_12_i_i_cas"/></StgValue>
</operation>

<operation id="3074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3582  %tmp_63_12_13_i_i_cas = zext i1 %tmp_62_12_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_13_i_i_cas"/></StgValue>
</operation>

<operation id="3075" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3589  %tmp_63_12_14_i_i_cas = zext i1 %tmp_62_12_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_14_i_i_cas"/></StgValue>
</operation>

<operation id="3076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3596  %tmp_63_12_15_i_i_cas = zext i1 %tmp_62_12_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_15_i_i_cas"/></StgValue>
</operation>

<operation id="3077" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3603  %tmp_63_12_16_i_i_cas = zext i1 %tmp_62_12_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_16_i_i_cas"/></StgValue>
</operation>

<operation id="3078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3610  %tmp_63_12_17_i_i_cas = zext i1 %tmp_62_12_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_17_i_i_cas"/></StgValue>
</operation>

<operation id="3079" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3617  %tmp_63_12_18_i_i_cas = zext i1 %tmp_62_12_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_18_i_i_cas"/></StgValue>
</operation>

<operation id="3080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3624  %tmp_63_12_19_i_i_cas = zext i1 %tmp_62_12_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_19_i_i_cas"/></StgValue>
</operation>

<operation id="3081" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3631  %tmp_63_12_20_i_i_cas = zext i1 %tmp_62_12_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_20_i_i_cas"/></StgValue>
</operation>

<operation id="3082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3638  %tmp_63_12_21_i_i_cas = zext i1 %tmp_62_12_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_21_i_i_cas"/></StgValue>
</operation>

<operation id="3083" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3645  %tmp_63_12_22_i_i_cas = zext i1 %tmp_62_12_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_22_i_i_cas"/></StgValue>
</operation>

<operation id="3084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3652  %tmp_63_12_23_i_i_cas = zext i1 %tmp_62_12_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_23_i_i_cas"/></StgValue>
</operation>

<operation id="3085" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3659  %tmp_63_12_24_i_i_cas = zext i1 %tmp_62_12_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_24_i_i_cas"/></StgValue>
</operation>

<operation id="3086" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3666  %tmp_63_12_25_i_i_cas = zext i1 %tmp_62_12_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_25_i_i_cas"/></StgValue>
</operation>

<operation id="3087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3673  %tmp_63_12_26_i_i_cas = zext i1 %tmp_62_12_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_26_i_i_cas"/></StgValue>
</operation>

<operation id="3088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3701  %tmp_63_12_30_i_i_cas = zext i1 %tmp_62_12_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_30_i_i_cas"/></StgValue>
</operation>

<operation id="3089" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3706  %tmp1139 = add i2 %tmp_63_12_23_i_i_cas, %tmp_63_12_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1139"/></StgValue>
</operation>

<operation id="3090" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3707  %tmp1202_cast = zext i2 %tmp1139 to i3

]]></Node>
<StgValue><ssdm name="tmp1202_cast"/></StgValue>
</operation>

<operation id="3091" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3708  %tmp1140 = add i2 %tmp_63_12_25_i_i_cas, %tmp_63_12_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1140"/></StgValue>
</operation>

<operation id="3092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3709  %tmp1203_cast = zext i2 %tmp1140 to i3

]]></Node>
<StgValue><ssdm name="tmp1203_cast"/></StgValue>
</operation>

<operation id="3093" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3710  %tmp1141 = add i3 %tmp1202_cast, %tmp1203_cast

]]></Node>
<StgValue><ssdm name="tmp1141"/></StgValue>
</operation>

<operation id="3094" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3713  %tmp1143 = add i2 %tmp_63_12_15_i_i_cas, %tmp_63_12_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1143"/></StgValue>
</operation>

<operation id="3095" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3714  %tmp1206_cast = zext i2 %tmp1143 to i3

]]></Node>
<StgValue><ssdm name="tmp1206_cast"/></StgValue>
</operation>

<operation id="3096" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3715  %tmp1144 = add i2 %tmp_63_12_17_i_i_cas, %tmp_63_12_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1144"/></StgValue>
</operation>

<operation id="3097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3716  %tmp1207_cast = zext i2 %tmp1144 to i3

]]></Node>
<StgValue><ssdm name="tmp1207_cast"/></StgValue>
</operation>

<operation id="3098" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3717  %tmp1145 = add i3 %tmp1206_cast, %tmp1207_cast

]]></Node>
<StgValue><ssdm name="tmp1145"/></StgValue>
</operation>

<operation id="3099" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3719  %tmp1146 = add i2 %tmp_63_12_19_i_i_cas, %tmp_63_12_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1146"/></StgValue>
</operation>

<operation id="3100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3720  %tmp1209_cast = zext i2 %tmp1146 to i3

]]></Node>
<StgValue><ssdm name="tmp1209_cast"/></StgValue>
</operation>

<operation id="3101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3721  %tmp1147 = add i2 %tmp_63_12_21_i_i_cas, %tmp_63_12_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1147"/></StgValue>
</operation>

<operation id="3102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3722  %tmp1210_cast = zext i2 %tmp1147 to i3

]]></Node>
<StgValue><ssdm name="tmp1210_cast"/></StgValue>
</operation>

<operation id="3103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3723  %tmp1148 = add i3 %tmp1209_cast, %tmp1210_cast

]]></Node>
<StgValue><ssdm name="tmp1148"/></StgValue>
</operation>

<operation id="3104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3728  %tmp1151 = add i2 %tmp_63_12_i_i_cast, %tmp_63_12_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1151"/></StgValue>
</operation>

<operation id="3105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3729  %tmp1214_cast = zext i2 %tmp1151 to i3

]]></Node>
<StgValue><ssdm name="tmp1214_cast"/></StgValue>
</operation>

<operation id="3106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3730  %tmp1152 = add i2 %tmp_63_12_1_i_i_cast, %tmp_63_12_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1152"/></StgValue>
</operation>

<operation id="3107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3731  %tmp1215_cast = zext i2 %tmp1152 to i3

]]></Node>
<StgValue><ssdm name="tmp1215_cast"/></StgValue>
</operation>

<operation id="3108" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3732  %tmp1153 = add i3 %tmp1214_cast, %tmp1215_cast

]]></Node>
<StgValue><ssdm name="tmp1153"/></StgValue>
</operation>

<operation id="3109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3734  %tmp1154 = add i2 %tmp_63_12_3_i_i_cast, %tmp_63_12_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1154"/></StgValue>
</operation>

<operation id="3110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3735  %tmp1217_cast = zext i2 %tmp1154 to i3

]]></Node>
<StgValue><ssdm name="tmp1217_cast"/></StgValue>
</operation>

<operation id="3111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3736  %tmp1155 = add i2 %tmp_63_12_5_i_i_cast, %tmp_63_12_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1155"/></StgValue>
</operation>

<operation id="3112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3737  %tmp1218_cast = zext i2 %tmp1155 to i3

]]></Node>
<StgValue><ssdm name="tmp1218_cast"/></StgValue>
</operation>

<operation id="3113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3738  %tmp1156 = add i3 %tmp1217_cast, %tmp1218_cast

]]></Node>
<StgValue><ssdm name="tmp1156"/></StgValue>
</operation>

<operation id="3114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3742  %tmp1158 = add i2 %tmp_63_12_7_i_i_cast, %tmp_63_12_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1158"/></StgValue>
</operation>

<operation id="3115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3743  %tmp1221_cast = zext i2 %tmp1158 to i3

]]></Node>
<StgValue><ssdm name="tmp1221_cast"/></StgValue>
</operation>

<operation id="3116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3744  %tmp1159 = add i2 %tmp_63_12_9_i_i_cast, %tmp_63_12_i_i_cast_1549

]]></Node>
<StgValue><ssdm name="tmp1159"/></StgValue>
</operation>

<operation id="3117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3745  %tmp1222_cast = zext i2 %tmp1159 to i3

]]></Node>
<StgValue><ssdm name="tmp1222_cast"/></StgValue>
</operation>

<operation id="3118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3746  %tmp1160 = add i3 %tmp1221_cast, %tmp1222_cast

]]></Node>
<StgValue><ssdm name="tmp1160"/></StgValue>
</operation>

<operation id="3119" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3748  %tmp1161 = add i2 %tmp_63_12_10_i_i_cas, %tmp_63_12_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1161"/></StgValue>
</operation>

<operation id="3120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3749  %tmp1224_cast = zext i2 %tmp1161 to i3

]]></Node>
<StgValue><ssdm name="tmp1224_cast"/></StgValue>
</operation>

<operation id="3121" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3750  %tmp1162 = add i2 %tmp_63_12_30_i_i_cas, %tmp_63_12_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1162"/></StgValue>
</operation>

<operation id="3122" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3751  %tmp1163 = add i2 %tmp_63_12_13_i_i_cas, %tmp1162

]]></Node>
<StgValue><ssdm name="tmp1163"/></StgValue>
</operation>

<operation id="3123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3752  %tmp1225_cast = zext i2 %tmp1163 to i3

]]></Node>
<StgValue><ssdm name="tmp1225_cast"/></StgValue>
</operation>

<operation id="3124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3753  %tmp1164 = add i3 %tmp1224_cast, %tmp1225_cast

]]></Node>
<StgValue><ssdm name="tmp1164"/></StgValue>
</operation>

<operation id="3125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3768  %tmp_63_13_i_i_cast = zext i1 %tmp_62_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_i_i_cast"/></StgValue>
</operation>

<operation id="3126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3775  %tmp_63_13_1_i_i_cast = zext i1 %tmp_62_13_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_1_i_i_cast"/></StgValue>
</operation>

<operation id="3127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3782  %tmp_63_13_2_i_i_cast = zext i1 %tmp_62_13_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_2_i_i_cast"/></StgValue>
</operation>

<operation id="3128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3789  %tmp_63_13_3_i_i_cast = zext i1 %tmp_62_13_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_3_i_i_cast"/></StgValue>
</operation>

<operation id="3129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3796  %tmp_63_13_4_i_i_cast = zext i1 %tmp_62_13_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_4_i_i_cast"/></StgValue>
</operation>

<operation id="3130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3803  %tmp_63_13_5_i_i_cast = zext i1 %tmp_62_13_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_5_i_i_cast"/></StgValue>
</operation>

<operation id="3131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3810  %tmp_63_13_6_i_i_cast = zext i1 %tmp_62_13_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_6_i_i_cast"/></StgValue>
</operation>

<operation id="3132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3817  %tmp_63_13_7_i_i_cast = zext i1 %tmp_62_13_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_7_i_i_cast"/></StgValue>
</operation>

<operation id="3133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3824  %tmp_63_13_8_i_i_cast = zext i1 %tmp_62_13_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_8_i_i_cast"/></StgValue>
</operation>

<operation id="3134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3831  %tmp_63_13_9_i_i_cast = zext i1 %tmp_62_13_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_9_i_i_cast"/></StgValue>
</operation>

<operation id="3135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3838  %tmp_63_13_i_i_cast_1583 = zext i1 %tmp_62_13_i_i_1582 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_i_i_cast_1583"/></StgValue>
</operation>

<operation id="3136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3845  %tmp_63_13_10_i_i_cas = zext i1 %tmp_62_13_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_10_i_i_cas"/></StgValue>
</operation>

<operation id="3137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3852  %tmp_63_13_11_i_i_cas = zext i1 %tmp_62_13_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_11_i_i_cas"/></StgValue>
</operation>

<operation id="3138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3859  %tmp_63_13_12_i_i_cas = zext i1 %tmp_62_13_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_12_i_i_cas"/></StgValue>
</operation>

<operation id="3139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3866  %tmp_63_13_13_i_i_cas = zext i1 %tmp_62_13_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_13_i_i_cas"/></StgValue>
</operation>

<operation id="3140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3873  %tmp_63_13_14_i_i_cas = zext i1 %tmp_62_13_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_14_i_i_cas"/></StgValue>
</operation>

<operation id="3141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3880  %tmp_63_13_15_i_i_cas = zext i1 %tmp_62_13_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_15_i_i_cas"/></StgValue>
</operation>

<operation id="3142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3887  %tmp_63_13_16_i_i_cas = zext i1 %tmp_62_13_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_16_i_i_cas"/></StgValue>
</operation>

<operation id="3143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3894  %tmp_63_13_17_i_i_cas = zext i1 %tmp_62_13_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_17_i_i_cas"/></StgValue>
</operation>

<operation id="3144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3901  %tmp_63_13_18_i_i_cas = zext i1 %tmp_62_13_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_18_i_i_cas"/></StgValue>
</operation>

<operation id="3145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3908  %tmp_63_13_19_i_i_cas = zext i1 %tmp_62_13_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_19_i_i_cas"/></StgValue>
</operation>

<operation id="3146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3915  %tmp_63_13_20_i_i_cas = zext i1 %tmp_62_13_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_20_i_i_cas"/></StgValue>
</operation>

<operation id="3147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3922  %tmp_63_13_21_i_i_cas = zext i1 %tmp_62_13_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_21_i_i_cas"/></StgValue>
</operation>

<operation id="3148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3929  %tmp_63_13_22_i_i_cas = zext i1 %tmp_62_13_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_22_i_i_cas"/></StgValue>
</operation>

<operation id="3149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3936  %tmp_63_13_23_i_i_cas = zext i1 %tmp_62_13_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_23_i_i_cas"/></StgValue>
</operation>

<operation id="3150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3943  %tmp_63_13_24_i_i_cas = zext i1 %tmp_62_13_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_24_i_i_cas"/></StgValue>
</operation>

<operation id="3151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3950  %tmp_63_13_25_i_i_cas = zext i1 %tmp_62_13_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_25_i_i_cas"/></StgValue>
</operation>

<operation id="3152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3957  %tmp_63_13_26_i_i_cas = zext i1 %tmp_62_13_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_26_i_i_cas"/></StgValue>
</operation>

<operation id="3153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3985  %tmp_63_13_30_i_i_cas = zext i1 %tmp_62_13_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_30_i_i_cas"/></StgValue>
</operation>

<operation id="3154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3990  %tmp1202 = add i2 %tmp_63_13_23_i_i_cas, %tmp_63_13_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1202"/></StgValue>
</operation>

<operation id="3155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3991  %tmp1295_cast = zext i2 %tmp1202 to i3

]]></Node>
<StgValue><ssdm name="tmp1295_cast"/></StgValue>
</operation>

<operation id="3156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3992  %tmp1203 = add i2 %tmp_63_13_25_i_i_cas, %tmp_63_13_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1203"/></StgValue>
</operation>

<operation id="3157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3993  %tmp1296_cast = zext i2 %tmp1203 to i3

]]></Node>
<StgValue><ssdm name="tmp1296_cast"/></StgValue>
</operation>

<operation id="3158" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3994  %tmp1204 = add i3 %tmp1295_cast, %tmp1296_cast

]]></Node>
<StgValue><ssdm name="tmp1204"/></StgValue>
</operation>

<operation id="3159" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3997  %tmp1206 = add i2 %tmp_63_13_15_i_i_cas, %tmp_63_13_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1206"/></StgValue>
</operation>

<operation id="3160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3998  %tmp1299_cast = zext i2 %tmp1206 to i3

]]></Node>
<StgValue><ssdm name="tmp1299_cast"/></StgValue>
</operation>

<operation id="3161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3999  %tmp1207 = add i2 %tmp_63_13_17_i_i_cas, %tmp_63_13_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1207"/></StgValue>
</operation>

<operation id="3162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4000  %tmp1300_cast = zext i2 %tmp1207 to i3

]]></Node>
<StgValue><ssdm name="tmp1300_cast"/></StgValue>
</operation>

<operation id="3163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4001  %tmp1208 = add i3 %tmp1299_cast, %tmp1300_cast

]]></Node>
<StgValue><ssdm name="tmp1208"/></StgValue>
</operation>

<operation id="3164" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4003  %tmp1209 = add i2 %tmp_63_13_19_i_i_cas, %tmp_63_13_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1209"/></StgValue>
</operation>

<operation id="3165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4004  %tmp1302_cast = zext i2 %tmp1209 to i3

]]></Node>
<StgValue><ssdm name="tmp1302_cast"/></StgValue>
</operation>

<operation id="3166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4005  %tmp1210 = add i2 %tmp_63_13_21_i_i_cas, %tmp_63_13_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1210"/></StgValue>
</operation>

<operation id="3167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4006  %tmp1303_cast = zext i2 %tmp1210 to i3

]]></Node>
<StgValue><ssdm name="tmp1303_cast"/></StgValue>
</operation>

<operation id="3168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4007  %tmp1211 = add i3 %tmp1302_cast, %tmp1303_cast

]]></Node>
<StgValue><ssdm name="tmp1211"/></StgValue>
</operation>

<operation id="3169" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4012  %tmp1214 = add i2 %tmp_63_13_i_i_cast, %tmp_63_13_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1214"/></StgValue>
</operation>

<operation id="3170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4013  %tmp1307_cast = zext i2 %tmp1214 to i3

]]></Node>
<StgValue><ssdm name="tmp1307_cast"/></StgValue>
</operation>

<operation id="3171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4014  %tmp1215 = add i2 %tmp_63_13_1_i_i_cast, %tmp_63_13_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1215"/></StgValue>
</operation>

<operation id="3172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4015  %tmp1308_cast = zext i2 %tmp1215 to i3

]]></Node>
<StgValue><ssdm name="tmp1308_cast"/></StgValue>
</operation>

<operation id="3173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4016  %tmp1216 = add i3 %tmp1307_cast, %tmp1308_cast

]]></Node>
<StgValue><ssdm name="tmp1216"/></StgValue>
</operation>

<operation id="3174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4018  %tmp1217 = add i2 %tmp_63_13_3_i_i_cast, %tmp_63_13_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1217"/></StgValue>
</operation>

<operation id="3175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4019  %tmp1310_cast = zext i2 %tmp1217 to i3

]]></Node>
<StgValue><ssdm name="tmp1310_cast"/></StgValue>
</operation>

<operation id="3176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4020  %tmp1218 = add i2 %tmp_63_13_5_i_i_cast, %tmp_63_13_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1218"/></StgValue>
</operation>

<operation id="3177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4021  %tmp1311_cast = zext i2 %tmp1218 to i3

]]></Node>
<StgValue><ssdm name="tmp1311_cast"/></StgValue>
</operation>

<operation id="3178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4022  %tmp1219 = add i3 %tmp1310_cast, %tmp1311_cast

]]></Node>
<StgValue><ssdm name="tmp1219"/></StgValue>
</operation>

<operation id="3179" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4026  %tmp1221 = add i2 %tmp_63_13_7_i_i_cast, %tmp_63_13_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1221"/></StgValue>
</operation>

<operation id="3180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4027  %tmp1314_cast = zext i2 %tmp1221 to i3

]]></Node>
<StgValue><ssdm name="tmp1314_cast"/></StgValue>
</operation>

<operation id="3181" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4028  %tmp1222 = add i2 %tmp_63_13_9_i_i_cast, %tmp_63_13_i_i_cast_1583

]]></Node>
<StgValue><ssdm name="tmp1222"/></StgValue>
</operation>

<operation id="3182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4029  %tmp1315_cast = zext i2 %tmp1222 to i3

]]></Node>
<StgValue><ssdm name="tmp1315_cast"/></StgValue>
</operation>

<operation id="3183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4030  %tmp1223 = add i3 %tmp1314_cast, %tmp1315_cast

]]></Node>
<StgValue><ssdm name="tmp1223"/></StgValue>
</operation>

<operation id="3184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4032  %tmp1224 = add i2 %tmp_63_13_10_i_i_cas, %tmp_63_13_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1224"/></StgValue>
</operation>

<operation id="3185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4033  %tmp1317_cast = zext i2 %tmp1224 to i3

]]></Node>
<StgValue><ssdm name="tmp1317_cast"/></StgValue>
</operation>

<operation id="3186" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4034  %tmp1225 = add i2 %tmp_63_13_30_i_i_cas, %tmp_63_13_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1225"/></StgValue>
</operation>

<operation id="3187" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4035  %tmp1226 = add i2 %tmp_63_13_13_i_i_cas, %tmp1225

]]></Node>
<StgValue><ssdm name="tmp1226"/></StgValue>
</operation>

<operation id="3188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4036  %tmp1318_cast = zext i2 %tmp1226 to i3

]]></Node>
<StgValue><ssdm name="tmp1318_cast"/></StgValue>
</operation>

<operation id="3189" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4037  %tmp1227 = add i3 %tmp1317_cast, %tmp1318_cast

]]></Node>
<StgValue><ssdm name="tmp1227"/></StgValue>
</operation>

<operation id="3190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4052  %tmp_63_14_i_i_cast = zext i1 %tmp_62_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_i_i_cast"/></StgValue>
</operation>

<operation id="3191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4059  %tmp_63_14_1_i_i_cast = zext i1 %tmp_62_14_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_1_i_i_cast"/></StgValue>
</operation>

<operation id="3192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4066  %tmp_63_14_2_i_i_cast = zext i1 %tmp_62_14_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_2_i_i_cast"/></StgValue>
</operation>

<operation id="3193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4073  %tmp_63_14_3_i_i_cast = zext i1 %tmp_62_14_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_3_i_i_cast"/></StgValue>
</operation>

<operation id="3194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4080  %tmp_63_14_4_i_i_cast = zext i1 %tmp_62_14_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_4_i_i_cast"/></StgValue>
</operation>

<operation id="3195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4087  %tmp_63_14_5_i_i_cast = zext i1 %tmp_62_14_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_5_i_i_cast"/></StgValue>
</operation>

<operation id="3196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4094  %tmp_63_14_6_i_i_cast = zext i1 %tmp_62_14_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_6_i_i_cast"/></StgValue>
</operation>

<operation id="3197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4101  %tmp_63_14_7_i_i_cast = zext i1 %tmp_62_14_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_7_i_i_cast"/></StgValue>
</operation>

<operation id="3198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4108  %tmp_63_14_8_i_i_cast = zext i1 %tmp_62_14_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_8_i_i_cast"/></StgValue>
</operation>

<operation id="3199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4115  %tmp_63_14_9_i_i_cast = zext i1 %tmp_62_14_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_9_i_i_cast"/></StgValue>
</operation>

<operation id="3200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4122  %tmp_63_14_i_i_cast_1617 = zext i1 %tmp_62_14_i_i_1616 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_i_i_cast_1617"/></StgValue>
</operation>

<operation id="3201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4129  %tmp_63_14_10_i_i_cas = zext i1 %tmp_62_14_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_10_i_i_cas"/></StgValue>
</operation>

<operation id="3202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4136  %tmp_63_14_11_i_i_cas = zext i1 %tmp_62_14_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_11_i_i_cas"/></StgValue>
</operation>

<operation id="3203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4143  %tmp_63_14_12_i_i_cas = zext i1 %tmp_62_14_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_12_i_i_cas"/></StgValue>
</operation>

<operation id="3204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4150  %tmp_63_14_13_i_i_cas = zext i1 %tmp_62_14_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_13_i_i_cas"/></StgValue>
</operation>

<operation id="3205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4157  %tmp_63_14_14_i_i_cas = zext i1 %tmp_62_14_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_14_i_i_cas"/></StgValue>
</operation>

<operation id="3206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4164  %tmp_63_14_15_i_i_cas = zext i1 %tmp_62_14_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_15_i_i_cas"/></StgValue>
</operation>

<operation id="3207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4171  %tmp_63_14_16_i_i_cas = zext i1 %tmp_62_14_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_16_i_i_cas"/></StgValue>
</operation>

<operation id="3208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4178  %tmp_63_14_17_i_i_cas = zext i1 %tmp_62_14_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_17_i_i_cas"/></StgValue>
</operation>

<operation id="3209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4185  %tmp_63_14_18_i_i_cas = zext i1 %tmp_62_14_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_18_i_i_cas"/></StgValue>
</operation>

<operation id="3210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4192  %tmp_63_14_19_i_i_cas = zext i1 %tmp_62_14_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_19_i_i_cas"/></StgValue>
</operation>

<operation id="3211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4199  %tmp_63_14_20_i_i_cas = zext i1 %tmp_62_14_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_20_i_i_cas"/></StgValue>
</operation>

<operation id="3212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4206  %tmp_63_14_21_i_i_cas = zext i1 %tmp_62_14_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_21_i_i_cas"/></StgValue>
</operation>

<operation id="3213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4213  %tmp_63_14_22_i_i_cas = zext i1 %tmp_62_14_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_22_i_i_cas"/></StgValue>
</operation>

<operation id="3214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4220  %tmp_63_14_23_i_i_cas = zext i1 %tmp_62_14_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_23_i_i_cas"/></StgValue>
</operation>

<operation id="3215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4227  %tmp_63_14_24_i_i_cas = zext i1 %tmp_62_14_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_24_i_i_cas"/></StgValue>
</operation>

<operation id="3216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4234  %tmp_63_14_25_i_i_cas = zext i1 %tmp_62_14_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_25_i_i_cas"/></StgValue>
</operation>

<operation id="3217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4241  %tmp_63_14_26_i_i_cas = zext i1 %tmp_62_14_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_26_i_i_cas"/></StgValue>
</operation>

<operation id="3218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4269  %tmp_63_14_30_i_i_cas = zext i1 %tmp_62_14_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_30_i_i_cas"/></StgValue>
</operation>

<operation id="3219" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4274  %tmp1265 = add i2 %tmp_63_14_23_i_i_cas, %tmp_63_14_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1265"/></StgValue>
</operation>

<operation id="3220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4275  %tmp1388_cast = zext i2 %tmp1265 to i3

]]></Node>
<StgValue><ssdm name="tmp1388_cast"/></StgValue>
</operation>

<operation id="3221" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4276  %tmp1266 = add i2 %tmp_63_14_25_i_i_cas, %tmp_63_14_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1266"/></StgValue>
</operation>

<operation id="3222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4277  %tmp1389_cast = zext i2 %tmp1266 to i3

]]></Node>
<StgValue><ssdm name="tmp1389_cast"/></StgValue>
</operation>

<operation id="3223" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4278  %tmp1267 = add i3 %tmp1388_cast, %tmp1389_cast

]]></Node>
<StgValue><ssdm name="tmp1267"/></StgValue>
</operation>

<operation id="3224" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4281  %tmp1269 = add i2 %tmp_63_14_15_i_i_cas, %tmp_63_14_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1269"/></StgValue>
</operation>

<operation id="3225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4282  %tmp1392_cast = zext i2 %tmp1269 to i3

]]></Node>
<StgValue><ssdm name="tmp1392_cast"/></StgValue>
</operation>

<operation id="3226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4283  %tmp1270 = add i2 %tmp_63_14_17_i_i_cas, %tmp_63_14_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1270"/></StgValue>
</operation>

<operation id="3227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4284  %tmp1393_cast = zext i2 %tmp1270 to i3

]]></Node>
<StgValue><ssdm name="tmp1393_cast"/></StgValue>
</operation>

<operation id="3228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4285  %tmp1271 = add i3 %tmp1392_cast, %tmp1393_cast

]]></Node>
<StgValue><ssdm name="tmp1271"/></StgValue>
</operation>

<operation id="3229" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4287  %tmp1272 = add i2 %tmp_63_14_19_i_i_cas, %tmp_63_14_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1272"/></StgValue>
</operation>

<operation id="3230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4288  %tmp1395_cast = zext i2 %tmp1272 to i3

]]></Node>
<StgValue><ssdm name="tmp1395_cast"/></StgValue>
</operation>

<operation id="3231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4289  %tmp1273 = add i2 %tmp_63_14_21_i_i_cas, %tmp_63_14_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1273"/></StgValue>
</operation>

<operation id="3232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4290  %tmp1396_cast = zext i2 %tmp1273 to i3

]]></Node>
<StgValue><ssdm name="tmp1396_cast"/></StgValue>
</operation>

<operation id="3233" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4291  %tmp1274 = add i3 %tmp1395_cast, %tmp1396_cast

]]></Node>
<StgValue><ssdm name="tmp1274"/></StgValue>
</operation>

<operation id="3234" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4296  %tmp1277 = add i2 %tmp_63_14_i_i_cast, %tmp_63_14_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1277"/></StgValue>
</operation>

<operation id="3235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4297  %tmp1400_cast = zext i2 %tmp1277 to i3

]]></Node>
<StgValue><ssdm name="tmp1400_cast"/></StgValue>
</operation>

<operation id="3236" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4298  %tmp1278 = add i2 %tmp_63_14_1_i_i_cast, %tmp_63_14_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1278"/></StgValue>
</operation>

<operation id="3237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4299  %tmp1401_cast = zext i2 %tmp1278 to i3

]]></Node>
<StgValue><ssdm name="tmp1401_cast"/></StgValue>
</operation>

<operation id="3238" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4300  %tmp1279 = add i3 %tmp1400_cast, %tmp1401_cast

]]></Node>
<StgValue><ssdm name="tmp1279"/></StgValue>
</operation>

<operation id="3239" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4302  %tmp1280 = add i2 %tmp_63_14_3_i_i_cast, %tmp_63_14_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1280"/></StgValue>
</operation>

<operation id="3240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4303  %tmp1403_cast = zext i2 %tmp1280 to i3

]]></Node>
<StgValue><ssdm name="tmp1403_cast"/></StgValue>
</operation>

<operation id="3241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4304  %tmp1281 = add i2 %tmp_63_14_5_i_i_cast, %tmp_63_14_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1281"/></StgValue>
</operation>

<operation id="3242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4305  %tmp1404_cast = zext i2 %tmp1281 to i3

]]></Node>
<StgValue><ssdm name="tmp1404_cast"/></StgValue>
</operation>

<operation id="3243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4306  %tmp1282 = add i3 %tmp1403_cast, %tmp1404_cast

]]></Node>
<StgValue><ssdm name="tmp1282"/></StgValue>
</operation>

<operation id="3244" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4310  %tmp1284 = add i2 %tmp_63_14_7_i_i_cast, %tmp_63_14_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1284"/></StgValue>
</operation>

<operation id="3245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4311  %tmp1407_cast = zext i2 %tmp1284 to i3

]]></Node>
<StgValue><ssdm name="tmp1407_cast"/></StgValue>
</operation>

<operation id="3246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4312  %tmp1285 = add i2 %tmp_63_14_9_i_i_cast, %tmp_63_14_i_i_cast_1617

]]></Node>
<StgValue><ssdm name="tmp1285"/></StgValue>
</operation>

<operation id="3247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4313  %tmp1408_cast = zext i2 %tmp1285 to i3

]]></Node>
<StgValue><ssdm name="tmp1408_cast"/></StgValue>
</operation>

<operation id="3248" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4314  %tmp1286 = add i3 %tmp1407_cast, %tmp1408_cast

]]></Node>
<StgValue><ssdm name="tmp1286"/></StgValue>
</operation>

<operation id="3249" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4316  %tmp1287 = add i2 %tmp_63_14_10_i_i_cas, %tmp_63_14_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1287"/></StgValue>
</operation>

<operation id="3250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4317  %tmp1410_cast = zext i2 %tmp1287 to i3

]]></Node>
<StgValue><ssdm name="tmp1410_cast"/></StgValue>
</operation>

<operation id="3251" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4318  %tmp1288 = add i2 %tmp_63_14_30_i_i_cas, %tmp_63_14_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1288"/></StgValue>
</operation>

<operation id="3252" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4319  %tmp1289 = add i2 %tmp_63_14_13_i_i_cas, %tmp1288

]]></Node>
<StgValue><ssdm name="tmp1289"/></StgValue>
</operation>

<operation id="3253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4320  %tmp1411_cast = zext i2 %tmp1289 to i3

]]></Node>
<StgValue><ssdm name="tmp1411_cast"/></StgValue>
</operation>

<operation id="3254" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4321  %tmp1290 = add i3 %tmp1410_cast, %tmp1411_cast

]]></Node>
<StgValue><ssdm name="tmp1290"/></StgValue>
</operation>

<operation id="3255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4336  %tmp_63_15_i_i_cast = zext i1 %tmp_62_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_i_i_cast"/></StgValue>
</operation>

<operation id="3256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4343  %tmp_63_15_1_i_i_cast = zext i1 %tmp_62_15_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_1_i_i_cast"/></StgValue>
</operation>

<operation id="3257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4350  %tmp_63_15_2_i_i_cast = zext i1 %tmp_62_15_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_2_i_i_cast"/></StgValue>
</operation>

<operation id="3258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4357  %tmp_63_15_3_i_i_cast = zext i1 %tmp_62_15_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_3_i_i_cast"/></StgValue>
</operation>

<operation id="3259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4364  %tmp_63_15_4_i_i_cast = zext i1 %tmp_62_15_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_4_i_i_cast"/></StgValue>
</operation>

<operation id="3260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4371  %tmp_63_15_5_i_i_cast = zext i1 %tmp_62_15_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_5_i_i_cast"/></StgValue>
</operation>

<operation id="3261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4378  %tmp_63_15_6_i_i_cast = zext i1 %tmp_62_15_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_6_i_i_cast"/></StgValue>
</operation>

<operation id="3262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4385  %tmp_63_15_7_i_i_cast = zext i1 %tmp_62_15_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_7_i_i_cast"/></StgValue>
</operation>

<operation id="3263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4392  %tmp_63_15_8_i_i_cast = zext i1 %tmp_62_15_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_8_i_i_cast"/></StgValue>
</operation>

<operation id="3264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4399  %tmp_63_15_9_i_i_cast = zext i1 %tmp_62_15_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_9_i_i_cast"/></StgValue>
</operation>

<operation id="3265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4406  %tmp_63_15_i_i_cast_1651 = zext i1 %tmp_62_15_i_i_1650 to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_i_i_cast_1651"/></StgValue>
</operation>

<operation id="3266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4413  %tmp_63_15_10_i_i_cas = zext i1 %tmp_62_15_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_10_i_i_cas"/></StgValue>
</operation>

<operation id="3267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4420  %tmp_63_15_11_i_i_cas = zext i1 %tmp_62_15_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_11_i_i_cas"/></StgValue>
</operation>

<operation id="3268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4427  %tmp_63_15_12_i_i_cas = zext i1 %tmp_62_15_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_12_i_i_cas"/></StgValue>
</operation>

<operation id="3269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4434  %tmp_63_15_13_i_i_cas = zext i1 %tmp_62_15_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_13_i_i_cas"/></StgValue>
</operation>

<operation id="3270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4441  %tmp_63_15_14_i_i_cas = zext i1 %tmp_62_15_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_14_i_i_cas"/></StgValue>
</operation>

<operation id="3271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4448  %tmp_63_15_15_i_i_cas = zext i1 %tmp_62_15_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_15_i_i_cas"/></StgValue>
</operation>

<operation id="3272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4455  %tmp_63_15_16_i_i_cas = zext i1 %tmp_62_15_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_16_i_i_cas"/></StgValue>
</operation>

<operation id="3273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4462  %tmp_63_15_17_i_i_cas = zext i1 %tmp_62_15_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_17_i_i_cas"/></StgValue>
</operation>

<operation id="3274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4469  %tmp_63_15_18_i_i_cas = zext i1 %tmp_62_15_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_18_i_i_cas"/></StgValue>
</operation>

<operation id="3275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4476  %tmp_63_15_19_i_i_cas = zext i1 %tmp_62_15_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_19_i_i_cas"/></StgValue>
</operation>

<operation id="3276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4483  %tmp_63_15_20_i_i_cas = zext i1 %tmp_62_15_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_20_i_i_cas"/></StgValue>
</operation>

<operation id="3277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4490  %tmp_63_15_21_i_i_cas = zext i1 %tmp_62_15_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_21_i_i_cas"/></StgValue>
</operation>

<operation id="3278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4497  %tmp_63_15_22_i_i_cas = zext i1 %tmp_62_15_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_22_i_i_cas"/></StgValue>
</operation>

<operation id="3279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4504  %tmp_63_15_23_i_i_cas = zext i1 %tmp_62_15_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_23_i_i_cas"/></StgValue>
</operation>

<operation id="3280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4511  %tmp_63_15_24_i_i_cas = zext i1 %tmp_62_15_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_24_i_i_cas"/></StgValue>
</operation>

<operation id="3281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4518  %tmp_63_15_25_i_i_cas = zext i1 %tmp_62_15_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_25_i_i_cas"/></StgValue>
</operation>

<operation id="3282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4525  %tmp_63_15_26_i_i_cas = zext i1 %tmp_62_15_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_26_i_i_cas"/></StgValue>
</operation>

<operation id="3283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4553  %tmp_63_15_30_i_i_cas = zext i1 %tmp_62_15_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_30_i_i_cas"/></StgValue>
</operation>

<operation id="3284" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4558  %tmp1328 = add i2 %tmp_63_15_23_i_i_cas, %tmp_63_15_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1328"/></StgValue>
</operation>

<operation id="3285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4559  %tmp1481_cast = zext i2 %tmp1328 to i3

]]></Node>
<StgValue><ssdm name="tmp1481_cast"/></StgValue>
</operation>

<operation id="3286" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4560  %tmp1329 = add i2 %tmp_63_15_25_i_i_cas, %tmp_63_15_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1329"/></StgValue>
</operation>

<operation id="3287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4561  %tmp1482_cast = zext i2 %tmp1329 to i3

]]></Node>
<StgValue><ssdm name="tmp1482_cast"/></StgValue>
</operation>

<operation id="3288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4562  %tmp1330 = add i3 %tmp1481_cast, %tmp1482_cast

]]></Node>
<StgValue><ssdm name="tmp1330"/></StgValue>
</operation>

<operation id="3289" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4565  %tmp1332 = add i2 %tmp_63_15_15_i_i_cas, %tmp_63_15_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1332"/></StgValue>
</operation>

<operation id="3290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4566  %tmp1485_cast = zext i2 %tmp1332 to i3

]]></Node>
<StgValue><ssdm name="tmp1485_cast"/></StgValue>
</operation>

<operation id="3291" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4567  %tmp1333 = add i2 %tmp_63_15_17_i_i_cas, %tmp_63_15_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1333"/></StgValue>
</operation>

<operation id="3292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4568  %tmp1486_cast = zext i2 %tmp1333 to i3

]]></Node>
<StgValue><ssdm name="tmp1486_cast"/></StgValue>
</operation>

<operation id="3293" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4569  %tmp1334 = add i3 %tmp1485_cast, %tmp1486_cast

]]></Node>
<StgValue><ssdm name="tmp1334"/></StgValue>
</operation>

<operation id="3294" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4571  %tmp1335 = add i2 %tmp_63_15_19_i_i_cas, %tmp_63_15_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1335"/></StgValue>
</operation>

<operation id="3295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4572  %tmp1488_cast = zext i2 %tmp1335 to i3

]]></Node>
<StgValue><ssdm name="tmp1488_cast"/></StgValue>
</operation>

<operation id="3296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4573  %tmp1336 = add i2 %tmp_63_15_21_i_i_cas, %tmp_63_15_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1336"/></StgValue>
</operation>

<operation id="3297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4574  %tmp1489_cast = zext i2 %tmp1336 to i3

]]></Node>
<StgValue><ssdm name="tmp1489_cast"/></StgValue>
</operation>

<operation id="3298" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4575  %tmp1337 = add i3 %tmp1488_cast, %tmp1489_cast

]]></Node>
<StgValue><ssdm name="tmp1337"/></StgValue>
</operation>

<operation id="3299" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4580  %tmp1340 = add i2 %tmp_63_15_i_i_cast, %tmp_63_15_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1340"/></StgValue>
</operation>

<operation id="3300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4581  %tmp1493_cast = zext i2 %tmp1340 to i3

]]></Node>
<StgValue><ssdm name="tmp1493_cast"/></StgValue>
</operation>

<operation id="3301" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4582  %tmp1341 = add i2 %tmp_63_15_1_i_i_cast, %tmp_63_15_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1341"/></StgValue>
</operation>

<operation id="3302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4583  %tmp1494_cast = zext i2 %tmp1341 to i3

]]></Node>
<StgValue><ssdm name="tmp1494_cast"/></StgValue>
</operation>

<operation id="3303" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4584  %tmp1342 = add i3 %tmp1493_cast, %tmp1494_cast

]]></Node>
<StgValue><ssdm name="tmp1342"/></StgValue>
</operation>

<operation id="3304" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4586  %tmp1343 = add i2 %tmp_63_15_3_i_i_cast, %tmp_63_15_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1343"/></StgValue>
</operation>

<operation id="3305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4587  %tmp1496_cast = zext i2 %tmp1343 to i3

]]></Node>
<StgValue><ssdm name="tmp1496_cast"/></StgValue>
</operation>

<operation id="3306" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4588  %tmp1344 = add i2 %tmp_63_15_5_i_i_cast, %tmp_63_15_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1344"/></StgValue>
</operation>

<operation id="3307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4589  %tmp1497_cast = zext i2 %tmp1344 to i3

]]></Node>
<StgValue><ssdm name="tmp1497_cast"/></StgValue>
</operation>

<operation id="3308" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4590  %tmp1345 = add i3 %tmp1496_cast, %tmp1497_cast

]]></Node>
<StgValue><ssdm name="tmp1345"/></StgValue>
</operation>

<operation id="3309" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4594  %tmp1347 = add i2 %tmp_63_15_7_i_i_cast, %tmp_63_15_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp1347"/></StgValue>
</operation>

<operation id="3310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4595  %tmp1500_cast = zext i2 %tmp1347 to i3

]]></Node>
<StgValue><ssdm name="tmp1500_cast"/></StgValue>
</operation>

<operation id="3311" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4596  %tmp1348 = add i2 %tmp_63_15_9_i_i_cast, %tmp_63_15_i_i_cast_1651

]]></Node>
<StgValue><ssdm name="tmp1348"/></StgValue>
</operation>

<operation id="3312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4597  %tmp1501_cast = zext i2 %tmp1348 to i3

]]></Node>
<StgValue><ssdm name="tmp1501_cast"/></StgValue>
</operation>

<operation id="3313" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4598  %tmp1349 = add i3 %tmp1500_cast, %tmp1501_cast

]]></Node>
<StgValue><ssdm name="tmp1349"/></StgValue>
</operation>

<operation id="3314" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4600  %tmp1350 = add i2 %tmp_63_15_10_i_i_cas, %tmp_63_15_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1350"/></StgValue>
</operation>

<operation id="3315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4601  %tmp1503_cast = zext i2 %tmp1350 to i3

]]></Node>
<StgValue><ssdm name="tmp1503_cast"/></StgValue>
</operation>

<operation id="3316" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4602  %tmp1351 = add i2 %tmp_63_15_30_i_i_cas, %tmp_63_15_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1351"/></StgValue>
</operation>

<operation id="3317" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4603  %tmp1352 = add i2 %tmp_63_15_13_i_i_cas, %tmp1351

]]></Node>
<StgValue><ssdm name="tmp1352"/></StgValue>
</operation>

<operation id="3318" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4604  %tmp1504_cast = zext i2 %tmp1352 to i3

]]></Node>
<StgValue><ssdm name="tmp1504_cast"/></StgValue>
</operation>

<operation id="3319" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4605  %tmp1353 = add i3 %tmp1503_cast, %tmp1504_cast

]]></Node>
<StgValue><ssdm name="tmp1353"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="3320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:269  %tmp_63_0_27_i_i_cast = zext i1 %tmp_62_0_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_27_i_i_cast"/></StgValue>
</operation>

<operation id="3321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:285  %tmp_63_0_29_i_i_cast = zext i1 %tmp_62_0_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_0_29_i_i_cast"/></StgValue>
</operation>

<operation id="3322" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:295  %tmp84 = add i2 %tmp_63_0_27_i_i_cast, %tmp_63_0_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="3323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:310  %tmp89_cast = zext i3 %tmp89 to i4

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="3324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:316  %tmp92_cast = zext i3 %tmp92 to i4

]]></Node>
<StgValue><ssdm name="tmp92_cast"/></StgValue>
</operation>

<operation id="3325" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:317  %tmp88 = add i4 %tmp89_cast, %tmp92_cast

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="3326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:325  %tmp97_cast = zext i3 %tmp97 to i4

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="3327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:331  %tmp100_cast = zext i3 %tmp100 to i4

]]></Node>
<StgValue><ssdm name="tmp100_cast"/></StgValue>
</operation>

<operation id="3328" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:332  %tmp96 = add i4 %tmp97_cast, %tmp100_cast

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="3329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:333  %tmp96_cast = zext i4 %tmp96 to i5

]]></Node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="3330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:339  %tmp104_cast = zext i3 %tmp104 to i4

]]></Node>
<StgValue><ssdm name="tmp104_cast"/></StgValue>
</operation>

<operation id="3331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:346  %tmp107_cast = zext i3 %tmp107 to i4

]]></Node>
<StgValue><ssdm name="tmp107_cast"/></StgValue>
</operation>

<operation id="3332" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:347  %tmp103 = add i4 %tmp104_cast, %tmp107_cast

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="3333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:348  %tmp103_cast = zext i4 %tmp103 to i5

]]></Node>
<StgValue><ssdm name="tmp103_cast"/></StgValue>
</operation>

<operation id="3334" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:349  %tmp95 = add i5 %tmp96_cast, %tmp103_cast

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="3335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:556  %tmp_63_1_27_i_i_cast = zext i1 %tmp_62_1_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_27_i_i_cast"/></StgValue>
</operation>

<operation id="3336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:570  %tmp_63_1_29_i_i_cast = zext i1 %tmp_62_1_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_1_29_i_i_cast"/></StgValue>
</operation>

<operation id="3337" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:579  %tmp177 = add i2 %tmp_63_1_27_i_i_cast, %tmp_63_1_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="3338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:594  %tmp182_cast = zext i3 %tmp182 to i4

]]></Node>
<StgValue><ssdm name="tmp182_cast"/></StgValue>
</operation>

<operation id="3339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:600  %tmp185_cast = zext i3 %tmp185 to i4

]]></Node>
<StgValue><ssdm name="tmp185_cast"/></StgValue>
</operation>

<operation id="3340" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:601  %tmp181 = add i4 %tmp182_cast, %tmp185_cast

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="3341" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:609  %tmp190_cast = zext i3 %tmp190 to i4

]]></Node>
<StgValue><ssdm name="tmp190_cast"/></StgValue>
</operation>

<operation id="3342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:615  %tmp193_cast = zext i3 %tmp193 to i4

]]></Node>
<StgValue><ssdm name="tmp193_cast"/></StgValue>
</operation>

<operation id="3343" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:616  %tmp189 = add i4 %tmp190_cast, %tmp193_cast

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="3344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:617  %tmp189_cast = zext i4 %tmp189 to i5

]]></Node>
<StgValue><ssdm name="tmp189_cast"/></StgValue>
</operation>

<operation id="3345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:623  %tmp197_cast = zext i3 %tmp197 to i4

]]></Node>
<StgValue><ssdm name="tmp197_cast"/></StgValue>
</operation>

<operation id="3346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:630  %tmp200_cast = zext i3 %tmp200 to i4

]]></Node>
<StgValue><ssdm name="tmp200_cast"/></StgValue>
</operation>

<operation id="3347" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:631  %tmp196 = add i4 %tmp197_cast, %tmp200_cast

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="3348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:632  %tmp196_cast = zext i4 %tmp196 to i5

]]></Node>
<StgValue><ssdm name="tmp196_cast"/></StgValue>
</operation>

<operation id="3349" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:633  %tmp188 = add i5 %tmp189_cast, %tmp196_cast

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="3350" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:840  %tmp_63_2_27_i_i_cast = zext i1 %tmp_62_2_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_27_i_i_cast"/></StgValue>
</operation>

<operation id="3351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:854  %tmp_63_2_29_i_i_cast = zext i1 %tmp_62_2_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_2_29_i_i_cast"/></StgValue>
</operation>

<operation id="3352" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:863  %tmp270 = add i2 %tmp_63_2_27_i_i_cast, %tmp_63_2_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="3353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:878  %tmp275_cast = zext i3 %tmp275 to i4

]]></Node>
<StgValue><ssdm name="tmp275_cast"/></StgValue>
</operation>

<operation id="3354" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:884  %tmp278_cast = zext i3 %tmp278 to i4

]]></Node>
<StgValue><ssdm name="tmp278_cast"/></StgValue>
</operation>

<operation id="3355" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:885  %tmp274 = add i4 %tmp275_cast, %tmp278_cast

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="3356" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:893  %tmp283_cast = zext i3 %tmp283 to i4

]]></Node>
<StgValue><ssdm name="tmp283_cast"/></StgValue>
</operation>

<operation id="3357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:899  %tmp286_cast = zext i3 %tmp286 to i4

]]></Node>
<StgValue><ssdm name="tmp286_cast"/></StgValue>
</operation>

<operation id="3358" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:900  %tmp282 = add i4 %tmp283_cast, %tmp286_cast

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="3359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:901  %tmp282_cast = zext i4 %tmp282 to i5

]]></Node>
<StgValue><ssdm name="tmp282_cast"/></StgValue>
</operation>

<operation id="3360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:907  %tmp290_cast = zext i3 %tmp290 to i4

]]></Node>
<StgValue><ssdm name="tmp290_cast"/></StgValue>
</operation>

<operation id="3361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:914  %tmp293_cast = zext i3 %tmp293 to i4

]]></Node>
<StgValue><ssdm name="tmp293_cast"/></StgValue>
</operation>

<operation id="3362" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:915  %tmp289 = add i4 %tmp290_cast, %tmp293_cast

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="3363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:916  %tmp289_cast = zext i4 %tmp289 to i5

]]></Node>
<StgValue><ssdm name="tmp289_cast"/></StgValue>
</operation>

<operation id="3364" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:917  %tmp281 = add i5 %tmp282_cast, %tmp289_cast

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="3365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1124  %tmp_63_3_27_i_i_cast = zext i1 %tmp_62_3_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_27_i_i_cast"/></StgValue>
</operation>

<operation id="3366" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1138  %tmp_63_3_29_i_i_cast = zext i1 %tmp_62_3_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_3_29_i_i_cast"/></StgValue>
</operation>

<operation id="3367" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1147  %tmp363 = add i2 %tmp_63_3_27_i_i_cast, %tmp_63_3_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="3368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1162  %tmp368_cast = zext i3 %tmp368 to i4

]]></Node>
<StgValue><ssdm name="tmp368_cast"/></StgValue>
</operation>

<operation id="3369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1168  %tmp371_cast = zext i3 %tmp371 to i4

]]></Node>
<StgValue><ssdm name="tmp371_cast"/></StgValue>
</operation>

<operation id="3370" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1169  %tmp367 = add i4 %tmp368_cast, %tmp371_cast

]]></Node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="3371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1177  %tmp376_cast = zext i3 %tmp376 to i4

]]></Node>
<StgValue><ssdm name="tmp376_cast"/></StgValue>
</operation>

<operation id="3372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1183  %tmp379_cast = zext i3 %tmp379 to i4

]]></Node>
<StgValue><ssdm name="tmp379_cast"/></StgValue>
</operation>

<operation id="3373" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1184  %tmp375 = add i4 %tmp376_cast, %tmp379_cast

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="3374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1185  %tmp375_cast = zext i4 %tmp375 to i5

]]></Node>
<StgValue><ssdm name="tmp375_cast"/></StgValue>
</operation>

<operation id="3375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1191  %tmp383_cast = zext i3 %tmp383 to i4

]]></Node>
<StgValue><ssdm name="tmp383_cast"/></StgValue>
</operation>

<operation id="3376" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1198  %tmp386_cast = zext i3 %tmp386 to i4

]]></Node>
<StgValue><ssdm name="tmp386_cast"/></StgValue>
</operation>

<operation id="3377" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1199  %tmp382 = add i4 %tmp383_cast, %tmp386_cast

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="3378" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1200  %tmp382_cast = zext i4 %tmp382 to i5

]]></Node>
<StgValue><ssdm name="tmp382_cast"/></StgValue>
</operation>

<operation id="3379" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1201  %tmp374 = add i5 %tmp375_cast, %tmp382_cast

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="3380" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1408  %tmp_63_4_27_i_i_cast = zext i1 %tmp_62_4_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_27_i_i_cast"/></StgValue>
</operation>

<operation id="3381" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1422  %tmp_63_4_29_i_i_cast = zext i1 %tmp_62_4_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_4_29_i_i_cast"/></StgValue>
</operation>

<operation id="3382" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1431  %tmp456 = add i2 %tmp_63_4_27_i_i_cast, %tmp_63_4_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="3383" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1446  %tmp461_cast = zext i3 %tmp461 to i4

]]></Node>
<StgValue><ssdm name="tmp461_cast"/></StgValue>
</operation>

<operation id="3384" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1452  %tmp464_cast = zext i3 %tmp464 to i4

]]></Node>
<StgValue><ssdm name="tmp464_cast"/></StgValue>
</operation>

<operation id="3385" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1453  %tmp460 = add i4 %tmp461_cast, %tmp464_cast

]]></Node>
<StgValue><ssdm name="tmp460"/></StgValue>
</operation>

<operation id="3386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1461  %tmp469_cast = zext i3 %tmp469 to i4

]]></Node>
<StgValue><ssdm name="tmp469_cast"/></StgValue>
</operation>

<operation id="3387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1467  %tmp472_cast = zext i3 %tmp472 to i4

]]></Node>
<StgValue><ssdm name="tmp472_cast"/></StgValue>
</operation>

<operation id="3388" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1468  %tmp468 = add i4 %tmp469_cast, %tmp472_cast

]]></Node>
<StgValue><ssdm name="tmp468"/></StgValue>
</operation>

<operation id="3389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1469  %tmp468_cast = zext i4 %tmp468 to i5

]]></Node>
<StgValue><ssdm name="tmp468_cast"/></StgValue>
</operation>

<operation id="3390" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1475  %tmp476_cast = zext i3 %tmp476 to i4

]]></Node>
<StgValue><ssdm name="tmp476_cast"/></StgValue>
</operation>

<operation id="3391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1482  %tmp479_cast = zext i3 %tmp479 to i4

]]></Node>
<StgValue><ssdm name="tmp479_cast"/></StgValue>
</operation>

<operation id="3392" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1483  %tmp475 = add i4 %tmp476_cast, %tmp479_cast

]]></Node>
<StgValue><ssdm name="tmp475"/></StgValue>
</operation>

<operation id="3393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1484  %tmp475_cast = zext i4 %tmp475 to i5

]]></Node>
<StgValue><ssdm name="tmp475_cast"/></StgValue>
</operation>

<operation id="3394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1485  %tmp467 = add i5 %tmp468_cast, %tmp475_cast

]]></Node>
<StgValue><ssdm name="tmp467"/></StgValue>
</operation>

<operation id="3395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1692  %tmp_63_5_27_i_i_cast = zext i1 %tmp_62_5_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_27_i_i_cast"/></StgValue>
</operation>

<operation id="3396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1706  %tmp_63_5_29_i_i_cast = zext i1 %tmp_62_5_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_5_29_i_i_cast"/></StgValue>
</operation>

<operation id="3397" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1715  %tmp549 = add i2 %tmp_63_5_27_i_i_cast, %tmp_63_5_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp549"/></StgValue>
</operation>

<operation id="3398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1730  %tmp554_cast = zext i3 %tmp554 to i4

]]></Node>
<StgValue><ssdm name="tmp554_cast"/></StgValue>
</operation>

<operation id="3399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1736  %tmp557_cast = zext i3 %tmp557 to i4

]]></Node>
<StgValue><ssdm name="tmp557_cast"/></StgValue>
</operation>

<operation id="3400" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1737  %tmp553 = add i4 %tmp554_cast, %tmp557_cast

]]></Node>
<StgValue><ssdm name="tmp553"/></StgValue>
</operation>

<operation id="3401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1745  %tmp562_cast = zext i3 %tmp562 to i4

]]></Node>
<StgValue><ssdm name="tmp562_cast"/></StgValue>
</operation>

<operation id="3402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1751  %tmp565_cast = zext i3 %tmp565 to i4

]]></Node>
<StgValue><ssdm name="tmp565_cast"/></StgValue>
</operation>

<operation id="3403" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1752  %tmp561 = add i4 %tmp562_cast, %tmp565_cast

]]></Node>
<StgValue><ssdm name="tmp561"/></StgValue>
</operation>

<operation id="3404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1753  %tmp561_cast = zext i4 %tmp561 to i5

]]></Node>
<StgValue><ssdm name="tmp561_cast"/></StgValue>
</operation>

<operation id="3405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1759  %tmp569_cast = zext i3 %tmp569 to i4

]]></Node>
<StgValue><ssdm name="tmp569_cast"/></StgValue>
</operation>

<operation id="3406" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1766  %tmp572_cast = zext i3 %tmp572 to i4

]]></Node>
<StgValue><ssdm name="tmp572_cast"/></StgValue>
</operation>

<operation id="3407" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1767  %tmp568 = add i4 %tmp569_cast, %tmp572_cast

]]></Node>
<StgValue><ssdm name="tmp568"/></StgValue>
</operation>

<operation id="3408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1768  %tmp568_cast = zext i4 %tmp568 to i5

]]></Node>
<StgValue><ssdm name="tmp568_cast"/></StgValue>
</operation>

<operation id="3409" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1769  %tmp560 = add i5 %tmp561_cast, %tmp568_cast

]]></Node>
<StgValue><ssdm name="tmp560"/></StgValue>
</operation>

<operation id="3410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1976  %tmp_63_6_27_i_i_cast = zext i1 %tmp_62_6_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_27_i_i_cast"/></StgValue>
</operation>

<operation id="3411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1990  %tmp_63_6_29_i_i_cast = zext i1 %tmp_62_6_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_6_29_i_i_cast"/></StgValue>
</operation>

<operation id="3412" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1999  %tmp642 = add i2 %tmp_63_6_27_i_i_cast, %tmp_63_6_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp642"/></StgValue>
</operation>

<operation id="3413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2014  %tmp647_cast = zext i3 %tmp647 to i4

]]></Node>
<StgValue><ssdm name="tmp647_cast"/></StgValue>
</operation>

<operation id="3414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2020  %tmp650_cast = zext i3 %tmp650 to i4

]]></Node>
<StgValue><ssdm name="tmp650_cast"/></StgValue>
</operation>

<operation id="3415" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2021  %tmp646 = add i4 %tmp647_cast, %tmp650_cast

]]></Node>
<StgValue><ssdm name="tmp646"/></StgValue>
</operation>

<operation id="3416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2029  %tmp655_cast = zext i3 %tmp655 to i4

]]></Node>
<StgValue><ssdm name="tmp655_cast"/></StgValue>
</operation>

<operation id="3417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2035  %tmp658_cast = zext i3 %tmp658 to i4

]]></Node>
<StgValue><ssdm name="tmp658_cast"/></StgValue>
</operation>

<operation id="3418" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2036  %tmp654 = add i4 %tmp655_cast, %tmp658_cast

]]></Node>
<StgValue><ssdm name="tmp654"/></StgValue>
</operation>

<operation id="3419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2037  %tmp654_cast = zext i4 %tmp654 to i5

]]></Node>
<StgValue><ssdm name="tmp654_cast"/></StgValue>
</operation>

<operation id="3420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2043  %tmp662_cast = zext i3 %tmp662 to i4

]]></Node>
<StgValue><ssdm name="tmp662_cast"/></StgValue>
</operation>

<operation id="3421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2050  %tmp665_cast = zext i3 %tmp665 to i4

]]></Node>
<StgValue><ssdm name="tmp665_cast"/></StgValue>
</operation>

<operation id="3422" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2051  %tmp661 = add i4 %tmp662_cast, %tmp665_cast

]]></Node>
<StgValue><ssdm name="tmp661"/></StgValue>
</operation>

<operation id="3423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2052  %tmp661_cast = zext i4 %tmp661 to i5

]]></Node>
<StgValue><ssdm name="tmp661_cast"/></StgValue>
</operation>

<operation id="3424" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2053  %tmp653 = add i5 %tmp654_cast, %tmp661_cast

]]></Node>
<StgValue><ssdm name="tmp653"/></StgValue>
</operation>

<operation id="3425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2260  %tmp_63_7_27_i_i_cast = zext i1 %tmp_62_7_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_27_i_i_cast"/></StgValue>
</operation>

<operation id="3426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2274  %tmp_63_7_29_i_i_cast = zext i1 %tmp_62_7_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_7_29_i_i_cast"/></StgValue>
</operation>

<operation id="3427" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2283  %tmp735 = add i2 %tmp_63_7_27_i_i_cast, %tmp_63_7_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp735"/></StgValue>
</operation>

<operation id="3428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2298  %tmp740_cast = zext i3 %tmp740 to i4

]]></Node>
<StgValue><ssdm name="tmp740_cast"/></StgValue>
</operation>

<operation id="3429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2304  %tmp743_cast = zext i3 %tmp743 to i4

]]></Node>
<StgValue><ssdm name="tmp743_cast"/></StgValue>
</operation>

<operation id="3430" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2305  %tmp739 = add i4 %tmp740_cast, %tmp743_cast

]]></Node>
<StgValue><ssdm name="tmp739"/></StgValue>
</operation>

<operation id="3431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2313  %tmp748_cast = zext i3 %tmp748 to i4

]]></Node>
<StgValue><ssdm name="tmp748_cast"/></StgValue>
</operation>

<operation id="3432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2319  %tmp751_cast = zext i3 %tmp751 to i4

]]></Node>
<StgValue><ssdm name="tmp751_cast"/></StgValue>
</operation>

<operation id="3433" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2320  %tmp747 = add i4 %tmp748_cast, %tmp751_cast

]]></Node>
<StgValue><ssdm name="tmp747"/></StgValue>
</operation>

<operation id="3434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2321  %tmp747_cast = zext i4 %tmp747 to i5

]]></Node>
<StgValue><ssdm name="tmp747_cast"/></StgValue>
</operation>

<operation id="3435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2327  %tmp755_cast = zext i3 %tmp755 to i4

]]></Node>
<StgValue><ssdm name="tmp755_cast"/></StgValue>
</operation>

<operation id="3436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2334  %tmp758_cast = zext i3 %tmp758 to i4

]]></Node>
<StgValue><ssdm name="tmp758_cast"/></StgValue>
</operation>

<operation id="3437" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2335  %tmp754 = add i4 %tmp755_cast, %tmp758_cast

]]></Node>
<StgValue><ssdm name="tmp754"/></StgValue>
</operation>

<operation id="3438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2336  %tmp754_cast = zext i4 %tmp754 to i5

]]></Node>
<StgValue><ssdm name="tmp754_cast"/></StgValue>
</operation>

<operation id="3439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2337  %tmp746 = add i5 %tmp747_cast, %tmp754_cast

]]></Node>
<StgValue><ssdm name="tmp746"/></StgValue>
</operation>

<operation id="3440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2544  %tmp_63_8_27_i_i_cast = zext i1 %tmp_62_8_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_27_i_i_cast"/></StgValue>
</operation>

<operation id="3441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2558  %tmp_63_8_29_i_i_cast = zext i1 %tmp_62_8_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_8_29_i_i_cast"/></StgValue>
</operation>

<operation id="3442" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2567  %tmp828 = add i2 %tmp_63_8_27_i_i_cast, %tmp_63_8_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp828"/></StgValue>
</operation>

<operation id="3443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2582  %tmp833_cast = zext i3 %tmp833 to i4

]]></Node>
<StgValue><ssdm name="tmp833_cast"/></StgValue>
</operation>

<operation id="3444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2588  %tmp836_cast = zext i3 %tmp836 to i4

]]></Node>
<StgValue><ssdm name="tmp836_cast"/></StgValue>
</operation>

<operation id="3445" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2589  %tmp832 = add i4 %tmp833_cast, %tmp836_cast

]]></Node>
<StgValue><ssdm name="tmp832"/></StgValue>
</operation>

<operation id="3446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2597  %tmp841_cast = zext i3 %tmp841 to i4

]]></Node>
<StgValue><ssdm name="tmp841_cast"/></StgValue>
</operation>

<operation id="3447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2603  %tmp844_cast = zext i3 %tmp844 to i4

]]></Node>
<StgValue><ssdm name="tmp844_cast"/></StgValue>
</operation>

<operation id="3448" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2604  %tmp840 = add i4 %tmp841_cast, %tmp844_cast

]]></Node>
<StgValue><ssdm name="tmp840"/></StgValue>
</operation>

<operation id="3449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2605  %tmp840_cast = zext i4 %tmp840 to i5

]]></Node>
<StgValue><ssdm name="tmp840_cast"/></StgValue>
</operation>

<operation id="3450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2611  %tmp848_cast = zext i3 %tmp848 to i4

]]></Node>
<StgValue><ssdm name="tmp848_cast"/></StgValue>
</operation>

<operation id="3451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2618  %tmp851_cast = zext i3 %tmp851 to i4

]]></Node>
<StgValue><ssdm name="tmp851_cast"/></StgValue>
</operation>

<operation id="3452" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2619  %tmp847 = add i4 %tmp848_cast, %tmp851_cast

]]></Node>
<StgValue><ssdm name="tmp847"/></StgValue>
</operation>

<operation id="3453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2620  %tmp847_cast = zext i4 %tmp847 to i5

]]></Node>
<StgValue><ssdm name="tmp847_cast"/></StgValue>
</operation>

<operation id="3454" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2621  %tmp839 = add i5 %tmp840_cast, %tmp847_cast

]]></Node>
<StgValue><ssdm name="tmp839"/></StgValue>
</operation>

<operation id="3455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2828  %tmp_63_9_27_i_i_cast = zext i1 %tmp_62_9_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_27_i_i_cast"/></StgValue>
</operation>

<operation id="3456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2842  %tmp_63_9_29_i_i_cast = zext i1 %tmp_62_9_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_9_29_i_i_cast"/></StgValue>
</operation>

<operation id="3457" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2851  %tmp921 = add i2 %tmp_63_9_27_i_i_cast, %tmp_63_9_29_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp921"/></StgValue>
</operation>

<operation id="3458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2866  %tmp926_cast = zext i3 %tmp926 to i4

]]></Node>
<StgValue><ssdm name="tmp926_cast"/></StgValue>
</operation>

<operation id="3459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2872  %tmp929_cast = zext i3 %tmp929 to i4

]]></Node>
<StgValue><ssdm name="tmp929_cast"/></StgValue>
</operation>

<operation id="3460" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2873  %tmp925 = add i4 %tmp926_cast, %tmp929_cast

]]></Node>
<StgValue><ssdm name="tmp925"/></StgValue>
</operation>

<operation id="3461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2881  %tmp934_cast = zext i3 %tmp934 to i4

]]></Node>
<StgValue><ssdm name="tmp934_cast"/></StgValue>
</operation>

<operation id="3462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2887  %tmp937_cast = zext i3 %tmp937 to i4

]]></Node>
<StgValue><ssdm name="tmp937_cast"/></StgValue>
</operation>

<operation id="3463" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2888  %tmp933 = add i4 %tmp934_cast, %tmp937_cast

]]></Node>
<StgValue><ssdm name="tmp933"/></StgValue>
</operation>

<operation id="3464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2889  %tmp933_cast = zext i4 %tmp933 to i5

]]></Node>
<StgValue><ssdm name="tmp933_cast"/></StgValue>
</operation>

<operation id="3465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2895  %tmp941_cast = zext i3 %tmp941 to i4

]]></Node>
<StgValue><ssdm name="tmp941_cast"/></StgValue>
</operation>

<operation id="3466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2902  %tmp944_cast = zext i3 %tmp944 to i4

]]></Node>
<StgValue><ssdm name="tmp944_cast"/></StgValue>
</operation>

<operation id="3467" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2903  %tmp940 = add i4 %tmp941_cast, %tmp944_cast

]]></Node>
<StgValue><ssdm name="tmp940"/></StgValue>
</operation>

<operation id="3468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2904  %tmp940_cast = zext i4 %tmp940 to i5

]]></Node>
<StgValue><ssdm name="tmp940_cast"/></StgValue>
</operation>

<operation id="3469" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2905  %tmp932 = add i5 %tmp933_cast, %tmp940_cast

]]></Node>
<StgValue><ssdm name="tmp932"/></StgValue>
</operation>

<operation id="3470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3112  %tmp_63_10_27_i_i_cas = zext i1 %tmp_62_10_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_27_i_i_cas"/></StgValue>
</operation>

<operation id="3471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3126  %tmp_63_10_29_i_i_cas = zext i1 %tmp_62_10_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_10_29_i_i_cas"/></StgValue>
</operation>

<operation id="3472" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3135  %tmp1014 = add i2 %tmp_63_10_27_i_i_cas, %tmp_63_10_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1014"/></StgValue>
</operation>

<operation id="3473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3150  %tmp1019_cast = zext i3 %tmp1019 to i4

]]></Node>
<StgValue><ssdm name="tmp1019_cast"/></StgValue>
</operation>

<operation id="3474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3156  %tmp1022_cast = zext i3 %tmp1022 to i4

]]></Node>
<StgValue><ssdm name="tmp1022_cast"/></StgValue>
</operation>

<operation id="3475" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3157  %tmp1018 = add i4 %tmp1019_cast, %tmp1022_cast

]]></Node>
<StgValue><ssdm name="tmp1018"/></StgValue>
</operation>

<operation id="3476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3165  %tmp1027_cast = zext i3 %tmp1027 to i4

]]></Node>
<StgValue><ssdm name="tmp1027_cast"/></StgValue>
</operation>

<operation id="3477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3171  %tmp1030_cast = zext i3 %tmp1030 to i4

]]></Node>
<StgValue><ssdm name="tmp1030_cast"/></StgValue>
</operation>

<operation id="3478" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3172  %tmp1026 = add i4 %tmp1027_cast, %tmp1030_cast

]]></Node>
<StgValue><ssdm name="tmp1026"/></StgValue>
</operation>

<operation id="3479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3173  %tmp1026_cast = zext i4 %tmp1026 to i5

]]></Node>
<StgValue><ssdm name="tmp1026_cast"/></StgValue>
</operation>

<operation id="3480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3179  %tmp1034_cast = zext i3 %tmp1034 to i4

]]></Node>
<StgValue><ssdm name="tmp1034_cast"/></StgValue>
</operation>

<operation id="3481" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3186  %tmp1037_cast = zext i3 %tmp1037 to i4

]]></Node>
<StgValue><ssdm name="tmp1037_cast"/></StgValue>
</operation>

<operation id="3482" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3187  %tmp1033 = add i4 %tmp1034_cast, %tmp1037_cast

]]></Node>
<StgValue><ssdm name="tmp1033"/></StgValue>
</operation>

<operation id="3483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3188  %tmp1033_cast = zext i4 %tmp1033 to i5

]]></Node>
<StgValue><ssdm name="tmp1033_cast"/></StgValue>
</operation>

<operation id="3484" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3189  %tmp1025 = add i5 %tmp1026_cast, %tmp1033_cast

]]></Node>
<StgValue><ssdm name="tmp1025"/></StgValue>
</operation>

<operation id="3485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3396  %tmp_63_11_27_i_i_cas = zext i1 %tmp_62_11_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_27_i_i_cas"/></StgValue>
</operation>

<operation id="3486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3410  %tmp_63_11_29_i_i_cas = zext i1 %tmp_62_11_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_11_29_i_i_cas"/></StgValue>
</operation>

<operation id="3487" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3419  %tmp1074 = add i2 %tmp_63_11_27_i_i_cas, %tmp_63_11_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1074"/></StgValue>
</operation>

<operation id="3488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3434  %tmp1112_cast = zext i3 %tmp1082 to i4

]]></Node>
<StgValue><ssdm name="tmp1112_cast"/></StgValue>
</operation>

<operation id="3489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3440  %tmp1115_cast = zext i3 %tmp1085 to i4

]]></Node>
<StgValue><ssdm name="tmp1115_cast"/></StgValue>
</operation>

<operation id="3490" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3441  %tmp1086 = add i4 %tmp1112_cast, %tmp1115_cast

]]></Node>
<StgValue><ssdm name="tmp1086"/></StgValue>
</operation>

<operation id="3491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3449  %tmp1120_cast = zext i3 %tmp1090 to i4

]]></Node>
<StgValue><ssdm name="tmp1120_cast"/></StgValue>
</operation>

<operation id="3492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3455  %tmp1123_cast = zext i3 %tmp1093 to i4

]]></Node>
<StgValue><ssdm name="tmp1123_cast"/></StgValue>
</operation>

<operation id="3493" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3456  %tmp1094 = add i4 %tmp1120_cast, %tmp1123_cast

]]></Node>
<StgValue><ssdm name="tmp1094"/></StgValue>
</operation>

<operation id="3494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3457  %tmp1119_cast = zext i4 %tmp1094 to i5

]]></Node>
<StgValue><ssdm name="tmp1119_cast"/></StgValue>
</operation>

<operation id="3495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3463  %tmp1127_cast = zext i3 %tmp1097 to i4

]]></Node>
<StgValue><ssdm name="tmp1127_cast"/></StgValue>
</operation>

<operation id="3496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3470  %tmp1130_cast = zext i3 %tmp1101 to i4

]]></Node>
<StgValue><ssdm name="tmp1130_cast"/></StgValue>
</operation>

<operation id="3497" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3471  %tmp1102 = add i4 %tmp1127_cast, %tmp1130_cast

]]></Node>
<StgValue><ssdm name="tmp1102"/></StgValue>
</operation>

<operation id="3498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3472  %tmp1126_cast = zext i4 %tmp1102 to i5

]]></Node>
<StgValue><ssdm name="tmp1126_cast"/></StgValue>
</operation>

<operation id="3499" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3473  %tmp1103 = add i5 %tmp1119_cast, %tmp1126_cast

]]></Node>
<StgValue><ssdm name="tmp1103"/></StgValue>
</operation>

<operation id="3500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3680  %tmp_63_12_27_i_i_cas = zext i1 %tmp_62_12_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_27_i_i_cas"/></StgValue>
</operation>

<operation id="3501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3694  %tmp_63_12_29_i_i_cas = zext i1 %tmp_62_12_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_12_29_i_i_cas"/></StgValue>
</operation>

<operation id="3502" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3703  %tmp1137 = add i2 %tmp_63_12_27_i_i_cas, %tmp_63_12_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1137"/></StgValue>
</operation>

<operation id="3503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3718  %tmp1205_cast = zext i3 %tmp1145 to i4

]]></Node>
<StgValue><ssdm name="tmp1205_cast"/></StgValue>
</operation>

<operation id="3504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3724  %tmp1208_cast = zext i3 %tmp1148 to i4

]]></Node>
<StgValue><ssdm name="tmp1208_cast"/></StgValue>
</operation>

<operation id="3505" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3725  %tmp1149 = add i4 %tmp1205_cast, %tmp1208_cast

]]></Node>
<StgValue><ssdm name="tmp1149"/></StgValue>
</operation>

<operation id="3506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3733  %tmp1213_cast = zext i3 %tmp1153 to i4

]]></Node>
<StgValue><ssdm name="tmp1213_cast"/></StgValue>
</operation>

<operation id="3507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3739  %tmp1216_cast = zext i3 %tmp1156 to i4

]]></Node>
<StgValue><ssdm name="tmp1216_cast"/></StgValue>
</operation>

<operation id="3508" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3740  %tmp1157 = add i4 %tmp1213_cast, %tmp1216_cast

]]></Node>
<StgValue><ssdm name="tmp1157"/></StgValue>
</operation>

<operation id="3509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3741  %tmp1212_cast = zext i4 %tmp1157 to i5

]]></Node>
<StgValue><ssdm name="tmp1212_cast"/></StgValue>
</operation>

<operation id="3510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3747  %tmp1220_cast = zext i3 %tmp1160 to i4

]]></Node>
<StgValue><ssdm name="tmp1220_cast"/></StgValue>
</operation>

<operation id="3511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3754  %tmp1223_cast = zext i3 %tmp1164 to i4

]]></Node>
<StgValue><ssdm name="tmp1223_cast"/></StgValue>
</operation>

<operation id="3512" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3755  %tmp1165 = add i4 %tmp1220_cast, %tmp1223_cast

]]></Node>
<StgValue><ssdm name="tmp1165"/></StgValue>
</operation>

<operation id="3513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3756  %tmp1219_cast = zext i4 %tmp1165 to i5

]]></Node>
<StgValue><ssdm name="tmp1219_cast"/></StgValue>
</operation>

<operation id="3514" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3757  %tmp1166 = add i5 %tmp1212_cast, %tmp1219_cast

]]></Node>
<StgValue><ssdm name="tmp1166"/></StgValue>
</operation>

<operation id="3515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3964  %tmp_63_13_27_i_i_cas = zext i1 %tmp_62_13_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_27_i_i_cas"/></StgValue>
</operation>

<operation id="3516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3978  %tmp_63_13_29_i_i_cas = zext i1 %tmp_62_13_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_13_29_i_i_cas"/></StgValue>
</operation>

<operation id="3517" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3987  %tmp1200 = add i2 %tmp_63_13_27_i_i_cas, %tmp_63_13_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1200"/></StgValue>
</operation>

<operation id="3518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4002  %tmp1298_cast = zext i3 %tmp1208 to i4

]]></Node>
<StgValue><ssdm name="tmp1298_cast"/></StgValue>
</operation>

<operation id="3519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4008  %tmp1301_cast = zext i3 %tmp1211 to i4

]]></Node>
<StgValue><ssdm name="tmp1301_cast"/></StgValue>
</operation>

<operation id="3520" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4009  %tmp1212 = add i4 %tmp1298_cast, %tmp1301_cast

]]></Node>
<StgValue><ssdm name="tmp1212"/></StgValue>
</operation>

<operation id="3521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4017  %tmp1306_cast = zext i3 %tmp1216 to i4

]]></Node>
<StgValue><ssdm name="tmp1306_cast"/></StgValue>
</operation>

<operation id="3522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4023  %tmp1309_cast = zext i3 %tmp1219 to i4

]]></Node>
<StgValue><ssdm name="tmp1309_cast"/></StgValue>
</operation>

<operation id="3523" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4024  %tmp1220 = add i4 %tmp1306_cast, %tmp1309_cast

]]></Node>
<StgValue><ssdm name="tmp1220"/></StgValue>
</operation>

<operation id="3524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4025  %tmp1305_cast = zext i4 %tmp1220 to i5

]]></Node>
<StgValue><ssdm name="tmp1305_cast"/></StgValue>
</operation>

<operation id="3525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4031  %tmp1313_cast = zext i3 %tmp1223 to i4

]]></Node>
<StgValue><ssdm name="tmp1313_cast"/></StgValue>
</operation>

<operation id="3526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4038  %tmp1316_cast = zext i3 %tmp1227 to i4

]]></Node>
<StgValue><ssdm name="tmp1316_cast"/></StgValue>
</operation>

<operation id="3527" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4039  %tmp1228 = add i4 %tmp1313_cast, %tmp1316_cast

]]></Node>
<StgValue><ssdm name="tmp1228"/></StgValue>
</operation>

<operation id="3528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4040  %tmp1312_cast = zext i4 %tmp1228 to i5

]]></Node>
<StgValue><ssdm name="tmp1312_cast"/></StgValue>
</operation>

<operation id="3529" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4041  %tmp1229 = add i5 %tmp1305_cast, %tmp1312_cast

]]></Node>
<StgValue><ssdm name="tmp1229"/></StgValue>
</operation>

<operation id="3530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4248  %tmp_63_14_27_i_i_cas = zext i1 %tmp_62_14_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_27_i_i_cas"/></StgValue>
</operation>

<operation id="3531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4262  %tmp_63_14_29_i_i_cas = zext i1 %tmp_62_14_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_14_29_i_i_cas"/></StgValue>
</operation>

<operation id="3532" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4271  %tmp1263 = add i2 %tmp_63_14_27_i_i_cas, %tmp_63_14_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1263"/></StgValue>
</operation>

<operation id="3533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4286  %tmp1391_cast = zext i3 %tmp1271 to i4

]]></Node>
<StgValue><ssdm name="tmp1391_cast"/></StgValue>
</operation>

<operation id="3534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4292  %tmp1394_cast = zext i3 %tmp1274 to i4

]]></Node>
<StgValue><ssdm name="tmp1394_cast"/></StgValue>
</operation>

<operation id="3535" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4293  %tmp1275 = add i4 %tmp1391_cast, %tmp1394_cast

]]></Node>
<StgValue><ssdm name="tmp1275"/></StgValue>
</operation>

<operation id="3536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4301  %tmp1399_cast = zext i3 %tmp1279 to i4

]]></Node>
<StgValue><ssdm name="tmp1399_cast"/></StgValue>
</operation>

<operation id="3537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4307  %tmp1402_cast = zext i3 %tmp1282 to i4

]]></Node>
<StgValue><ssdm name="tmp1402_cast"/></StgValue>
</operation>

<operation id="3538" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4308  %tmp1283 = add i4 %tmp1399_cast, %tmp1402_cast

]]></Node>
<StgValue><ssdm name="tmp1283"/></StgValue>
</operation>

<operation id="3539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4309  %tmp1398_cast = zext i4 %tmp1283 to i5

]]></Node>
<StgValue><ssdm name="tmp1398_cast"/></StgValue>
</operation>

<operation id="3540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4315  %tmp1406_cast = zext i3 %tmp1286 to i4

]]></Node>
<StgValue><ssdm name="tmp1406_cast"/></StgValue>
</operation>

<operation id="3541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4322  %tmp1409_cast = zext i3 %tmp1290 to i4

]]></Node>
<StgValue><ssdm name="tmp1409_cast"/></StgValue>
</operation>

<operation id="3542" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4323  %tmp1291 = add i4 %tmp1406_cast, %tmp1409_cast

]]></Node>
<StgValue><ssdm name="tmp1291"/></StgValue>
</operation>

<operation id="3543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4324  %tmp1405_cast = zext i4 %tmp1291 to i5

]]></Node>
<StgValue><ssdm name="tmp1405_cast"/></StgValue>
</operation>

<operation id="3544" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4325  %tmp1292 = add i5 %tmp1398_cast, %tmp1405_cast

]]></Node>
<StgValue><ssdm name="tmp1292"/></StgValue>
</operation>

<operation id="3545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4532  %tmp_63_15_27_i_i_cas = zext i1 %tmp_62_15_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_27_i_i_cas"/></StgValue>
</operation>

<operation id="3546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4546  %tmp_63_15_29_i_i_cas = zext i1 %tmp_62_15_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_63_15_29_i_i_cas"/></StgValue>
</operation>

<operation id="3547" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4555  %tmp1326 = add i2 %tmp_63_15_27_i_i_cas, %tmp_63_15_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1326"/></StgValue>
</operation>

<operation id="3548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4570  %tmp1484_cast = zext i3 %tmp1334 to i4

]]></Node>
<StgValue><ssdm name="tmp1484_cast"/></StgValue>
</operation>

<operation id="3549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4576  %tmp1487_cast = zext i3 %tmp1337 to i4

]]></Node>
<StgValue><ssdm name="tmp1487_cast"/></StgValue>
</operation>

<operation id="3550" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4577  %tmp1338 = add i4 %tmp1484_cast, %tmp1487_cast

]]></Node>
<StgValue><ssdm name="tmp1338"/></StgValue>
</operation>

<operation id="3551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4585  %tmp1492_cast = zext i3 %tmp1342 to i4

]]></Node>
<StgValue><ssdm name="tmp1492_cast"/></StgValue>
</operation>

<operation id="3552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4591  %tmp1495_cast = zext i3 %tmp1345 to i4

]]></Node>
<StgValue><ssdm name="tmp1495_cast"/></StgValue>
</operation>

<operation id="3553" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4592  %tmp1346 = add i4 %tmp1492_cast, %tmp1495_cast

]]></Node>
<StgValue><ssdm name="tmp1346"/></StgValue>
</operation>

<operation id="3554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4593  %tmp1491_cast = zext i4 %tmp1346 to i5

]]></Node>
<StgValue><ssdm name="tmp1491_cast"/></StgValue>
</operation>

<operation id="3555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4599  %tmp1499_cast = zext i3 %tmp1349 to i4

]]></Node>
<StgValue><ssdm name="tmp1499_cast"/></StgValue>
</operation>

<operation id="3556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4606  %tmp1502_cast = zext i3 %tmp1353 to i4

]]></Node>
<StgValue><ssdm name="tmp1502_cast"/></StgValue>
</operation>

<operation id="3557" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4607  %tmp1354 = add i4 %tmp1499_cast, %tmp1502_cast

]]></Node>
<StgValue><ssdm name="tmp1354"/></StgValue>
</operation>

<operation id="3558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4608  %tmp1498_cast = zext i4 %tmp1354 to i5

]]></Node>
<StgValue><ssdm name="tmp1498_cast"/></StgValue>
</operation>

<operation id="3559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4609  %tmp1355 = add i5 %tmp1491_cast, %tmp1498_cast

]]></Node>
<StgValue><ssdm name="tmp1355"/></StgValue>
</operation>

<operation id="3560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4816" bw="64" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:1  %tmp_67_i_i = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="3561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4817" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:2  %threshs2_m_threshold_16 = getelementptr [8 x i16]* @threshs2_m_threshold_15, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_16"/></StgValue>
</operation>

<operation id="3562" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:3  %threshs2_m_threshold_17 = load i16* %threshs2_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_17"/></StgValue>
</operation>

<operation id="3563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4820" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:5  %threshs2_m_threshold_18 = getelementptr [8 x i16]* @threshs2_m_threshold_14, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_18"/></StgValue>
</operation>

<operation id="3564" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:6  %threshs2_m_threshold_19 = load i16* %threshs2_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_19"/></StgValue>
</operation>

<operation id="3565" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4823" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:8  %threshs2_m_threshold_20 = getelementptr [8 x i16]* @threshs2_m_threshold_7, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_20"/></StgValue>
</operation>

<operation id="3566" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:9  %threshs2_m_threshold_21 = load i16* %threshs2_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_21"/></StgValue>
</operation>

<operation id="3567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4826" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:11  %threshs2_m_threshold_22 = getelementptr [8 x i16]* @threshs2_m_threshold_6, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_22"/></StgValue>
</operation>

<operation id="3568" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:12  %threshs2_m_threshold_23 = load i16* %threshs2_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_23"/></StgValue>
</operation>

<operation id="3569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4829" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:14  %threshs2_m_threshold_24 = getelementptr [8 x i16]* @threshs2_m_threshold_5, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_24"/></StgValue>
</operation>

<operation id="3570" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:15  %threshs2_m_threshold_25 = load i16* %threshs2_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_25"/></StgValue>
</operation>

<operation id="3571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4832" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:17  %threshs2_m_threshold_26 = getelementptr [8 x i16]* @threshs2_m_threshold_4, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_26"/></StgValue>
</operation>

<operation id="3572" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:18  %threshs2_m_threshold_27 = load i16* %threshs2_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_27"/></StgValue>
</operation>

<operation id="3573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4835" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:20  %threshs2_m_threshold_28 = getelementptr [8 x i16]* @threshs2_m_threshold_3, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_28"/></StgValue>
</operation>

<operation id="3574" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:21  %threshs2_m_threshold_29 = load i16* %threshs2_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_29"/></StgValue>
</operation>

<operation id="3575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4838" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:23  %threshs2_m_threshold_30 = getelementptr [8 x i16]* @threshs2_m_threshold_2, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_30"/></StgValue>
</operation>

<operation id="3576" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:24  %threshs2_m_threshold_31 = load i16* %threshs2_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_31"/></StgValue>
</operation>

<operation id="3577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4841" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:26  %threshs2_m_threshold_32 = getelementptr [8 x i16]* @threshs2_m_threshold_1, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_32"/></StgValue>
</operation>

<operation id="3578" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:27  %threshs2_m_threshold_33 = load i16* %threshs2_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_33"/></StgValue>
</operation>

<operation id="3579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4844" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:29  %threshs2_m_threshold_34 = getelementptr [8 x i16]* @threshs2_m_threshold, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_34"/></StgValue>
</operation>

<operation id="3580" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:30  %threshs2_m_threshold_35 = load i16* %threshs2_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_35"/></StgValue>
</operation>

<operation id="3581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4847" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:32  %threshs2_m_threshold_36 = getelementptr [8 x i16]* @threshs2_m_threshold_13, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_36"/></StgValue>
</operation>

<operation id="3582" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:33  %threshs2_m_threshold_37 = load i16* %threshs2_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_37"/></StgValue>
</operation>

<operation id="3583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4850" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:35  %threshs2_m_threshold_38 = getelementptr [8 x i16]* @threshs2_m_threshold_12, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_38"/></StgValue>
</operation>

<operation id="3584" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:36  %threshs2_m_threshold_39 = load i16* %threshs2_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_39"/></StgValue>
</operation>

<operation id="3585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4853" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:38  %threshs2_m_threshold_40 = getelementptr [8 x i16]* @threshs2_m_threshold_11, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_40"/></StgValue>
</operation>

<operation id="3586" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:39  %threshs2_m_threshold_41 = load i16* %threshs2_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_41"/></StgValue>
</operation>

<operation id="3587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4856" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:41  %threshs2_m_threshold_42 = getelementptr [8 x i16]* @threshs2_m_threshold_10, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_42"/></StgValue>
</operation>

<operation id="3588" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:42  %threshs2_m_threshold_43 = load i16* %threshs2_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_43"/></StgValue>
</operation>

<operation id="3589" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4859" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:44  %threshs2_m_threshold_44 = getelementptr [8 x i16]* @threshs2_m_threshold_9, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_44"/></StgValue>
</operation>

<operation id="3590" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:45  %threshs2_m_threshold_45 = load i16* %threshs2_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_45"/></StgValue>
</operation>

<operation id="3591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4862" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:47  %threshs2_m_threshold_46 = getelementptr [8 x i16]* @threshs2_m_threshold_8, i64 0, i64 %tmp_67_i_i

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_46"/></StgValue>
</operation>

<operation id="3592" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:48  %threshs2_m_threshold_47 = load i16* %threshs2_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="3593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:1  %accu_V_0_0_i_i_load = load i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i_load"/></StgValue>
</operation>

<operation id="3594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:2  %accu_V_0_1_i_i_load = load i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i_load"/></StgValue>
</operation>

<operation id="3595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:3  %accu_V_0_2_i_i_load = load i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i_load"/></StgValue>
</operation>

<operation id="3596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:4  %accu_V_0_3_i_i_load = load i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i_load"/></StgValue>
</operation>

<operation id="3597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:5  %accu_V_0_4_i_i_load = load i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i_load"/></StgValue>
</operation>

<operation id="3598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:6  %accu_V_0_5_i_i_load = load i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i_load"/></StgValue>
</operation>

<operation id="3599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:7  %accu_V_0_6_i_i_load = load i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i_load"/></StgValue>
</operation>

<operation id="3600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:8  %accu_V_0_7_i_i_load = load i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i_load"/></StgValue>
</operation>

<operation id="3601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:9  %accu_V_0_8_i_i_load = load i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i_load"/></StgValue>
</operation>

<operation id="3602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:10  %accu_V_0_9_i_i_load = load i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i_load"/></StgValue>
</operation>

<operation id="3603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:11  %accu_V_0_10_i_i_load = load i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i_load"/></StgValue>
</operation>

<operation id="3604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:12  %accu_V_0_11_i_i_load = load i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i_load"/></StgValue>
</operation>

<operation id="3605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:13  %accu_V_0_12_i_i_load = load i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i_load"/></StgValue>
</operation>

<operation id="3606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:14  %accu_V_0_13_i_i_load = load i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i_load"/></StgValue>
</operation>

<operation id="3607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:15  %accu_V_0_14_i_i_load = load i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i_load"/></StgValue>
</operation>

<operation id="3608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_20_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:16  %accu_V_0_15_i_i_load = load i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i_load"/></StgValue>
</operation>

<operation id="3609" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:20  %p_accu_V_0_15_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_15_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="3610" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:21  %p_accu_V_0_14_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_14_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="3611" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:22  %p_accu_V_0_13_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_13_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="3612" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:23  %p_accu_V_0_12_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_12_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="3613" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:24  %p_accu_V_0_11_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_11_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="3614" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:25  %p_accu_V_0_10_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_10_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="3615" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:26  %p_accu_V_0_9_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_9_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="3616" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:27  %p_accu_V_0_8_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_8_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="3617" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:28  %p_accu_V_0_7_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_7_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="3618" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:29  %p_accu_V_0_6_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_6_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="3619" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:30  %p_accu_V_0_5_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_5_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="3620" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:31  %p_accu_V_0_4_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_4_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="3621" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:32  %p_accu_V_0_3_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_3_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="3622" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:33  %p_accu_V_0_2_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_2_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="3623" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:34  %p_accu_V_0_1_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_1_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="3624" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:35  %p_accu_V_0_0_i_i = select i1 %tmp_20_i_i, i16 0, i16 %accu_V_0_0_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="3625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:39  %tmp_1057_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1057_i_i"/></StgValue>
</operation>

<operation id="3626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:46  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1057_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:47  %tmp_1058_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1058_i_i"/></StgValue>
</operation>

<operation id="3628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:54  %empty_1131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1058_i_i)

]]></Node>
<StgValue><ssdm name="empty_1131"/></StgValue>
</operation>

<operation id="3629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:55  %tmp_1059_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1059_i_i"/></StgValue>
</operation>

<operation id="3630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:62  %empty_1132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1059_i_i)

]]></Node>
<StgValue><ssdm name="empty_1132"/></StgValue>
</operation>

<operation id="3631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:63  %tmp_1060_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1060_i_i"/></StgValue>
</operation>

<operation id="3632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:70  %empty_1133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1060_i_i)

]]></Node>
<StgValue><ssdm name="empty_1133"/></StgValue>
</operation>

<operation id="3633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:71  %tmp_1061_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1061_i_i"/></StgValue>
</operation>

<operation id="3634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:78  %empty_1134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1061_i_i)

]]></Node>
<StgValue><ssdm name="empty_1134"/></StgValue>
</operation>

<operation id="3635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:79  %tmp_1062_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1062_i_i"/></StgValue>
</operation>

<operation id="3636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:86  %empty_1135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1062_i_i)

]]></Node>
<StgValue><ssdm name="empty_1135"/></StgValue>
</operation>

<operation id="3637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:87  %tmp_1063_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1063_i_i"/></StgValue>
</operation>

<operation id="3638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:94  %empty_1136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1063_i_i)

]]></Node>
<StgValue><ssdm name="empty_1136"/></StgValue>
</operation>

<operation id="3639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:95  %tmp_1064_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1064_i_i"/></StgValue>
</operation>

<operation id="3640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:102  %empty_1137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1064_i_i)

]]></Node>
<StgValue><ssdm name="empty_1137"/></StgValue>
</operation>

<operation id="3641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:103  %tmp_1065_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1065_i_i"/></StgValue>
</operation>

<operation id="3642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:110  %empty_1138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1065_i_i)

]]></Node>
<StgValue><ssdm name="empty_1138"/></StgValue>
</operation>

<operation id="3643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:111  %tmp_1066_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1066_i_i"/></StgValue>
</operation>

<operation id="3644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:118  %empty_1139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1066_i_i)

]]></Node>
<StgValue><ssdm name="empty_1139"/></StgValue>
</operation>

<operation id="3645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:119  %tmp_1067_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1067_i_i"/></StgValue>
</operation>

<operation id="3646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:126  %empty_1142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1067_i_i)

]]></Node>
<StgValue><ssdm name="empty_1142"/></StgValue>
</operation>

<operation id="3647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:127  %tmp_1068_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1068_i_i"/></StgValue>
</operation>

<operation id="3648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:134  %empty_1143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1068_i_i)

]]></Node>
<StgValue><ssdm name="empty_1143"/></StgValue>
</operation>

<operation id="3649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:135  %tmp_1069_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1069_i_i"/></StgValue>
</operation>

<operation id="3650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:142  %empty_1144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1069_i_i)

]]></Node>
<StgValue><ssdm name="empty_1144"/></StgValue>
</operation>

<operation id="3651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:143  %tmp_1070_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1070_i_i"/></StgValue>
</operation>

<operation id="3652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:150  %empty_1145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1070_i_i)

]]></Node>
<StgValue><ssdm name="empty_1145"/></StgValue>
</operation>

<operation id="3653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:151  %tmp_1071_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1071_i_i"/></StgValue>
</operation>

<operation id="3654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:158  %empty_1146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1071_i_i)

]]></Node>
<StgValue><ssdm name="empty_1146"/></StgValue>
</operation>

<operation id="3655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:159  %tmp_1072_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1072_i_i"/></StgValue>
</operation>

<operation id="3656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:166  %empty_1147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1072_i_i)

]]></Node>
<StgValue><ssdm name="empty_1147"/></StgValue>
</operation>

<operation id="3657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:167  %tmp_1073_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1073_i_i"/></StgValue>
</operation>

<operation id="3658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:174  %empty_1148 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1073_i_i)

]]></Node>
<StgValue><ssdm name="empty_1148"/></StgValue>
</operation>

<operation id="3659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:175  %tmp_1074_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1074_i_i"/></StgValue>
</operation>

<operation id="3660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:182  %empty_1149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1074_i_i)

]]></Node>
<StgValue><ssdm name="empty_1149"/></StgValue>
</operation>

<operation id="3661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:183  %tmp_1075_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1075_i_i"/></StgValue>
</operation>

<operation id="3662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:190  %empty_1150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1075_i_i)

]]></Node>
<StgValue><ssdm name="empty_1150"/></StgValue>
</operation>

<operation id="3663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:191  %tmp_1076_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1076_i_i"/></StgValue>
</operation>

<operation id="3664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:198  %empty_1151 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1076_i_i)

]]></Node>
<StgValue><ssdm name="empty_1151"/></StgValue>
</operation>

<operation id="3665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:199  %tmp_1077_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1077_i_i"/></StgValue>
</operation>

<operation id="3666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:206  %empty_1152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1077_i_i)

]]></Node>
<StgValue><ssdm name="empty_1152"/></StgValue>
</operation>

<operation id="3667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:207  %tmp_1078_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1078_i_i"/></StgValue>
</operation>

<operation id="3668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:214  %empty_1153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1078_i_i)

]]></Node>
<StgValue><ssdm name="empty_1153"/></StgValue>
</operation>

<operation id="3669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:215  %tmp_1079_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1079_i_i"/></StgValue>
</operation>

<operation id="3670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:222  %empty_1154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1079_i_i)

]]></Node>
<StgValue><ssdm name="empty_1154"/></StgValue>
</operation>

<operation id="3671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:223  %tmp_1080_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1080_i_i"/></StgValue>
</operation>

<operation id="3672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:230  %empty_1155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1080_i_i)

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>

<operation id="3673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:231  %tmp_1081_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1081_i_i"/></StgValue>
</operation>

<operation id="3674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:238  %empty_1156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1081_i_i)

]]></Node>
<StgValue><ssdm name="empty_1156"/></StgValue>
</operation>

<operation id="3675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:239  %tmp_1082_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1082_i_i"/></StgValue>
</operation>

<operation id="3676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:246  %empty_1157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1082_i_i)

]]></Node>
<StgValue><ssdm name="empty_1157"/></StgValue>
</operation>

<operation id="3677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:247  %tmp_1083_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1083_i_i"/></StgValue>
</operation>

<operation id="3678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:254  %empty_1158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1083_i_i)

]]></Node>
<StgValue><ssdm name="empty_1158"/></StgValue>
</operation>

<operation id="3679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:255  %tmp_1084_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1084_i_i"/></StgValue>
</operation>

<operation id="3680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:262  %empty_1159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1084_i_i)

]]></Node>
<StgValue><ssdm name="empty_1159"/></StgValue>
</operation>

<operation id="3681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:263  %tmp_1085_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1085_i_i"/></StgValue>
</operation>

<operation id="3682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:270  %empty_1160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1085_i_i)

]]></Node>
<StgValue><ssdm name="empty_1160"/></StgValue>
</operation>

<operation id="3683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:271  %tmp_1086_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1086_i_i"/></StgValue>
</operation>

<operation id="3684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:277  %tmp_63_0_28_i_i = zext i1 %tmp_62_0_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_0_28_i_i"/></StgValue>
</operation>

<operation id="3685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:278  %empty_1161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1086_i_i)

]]></Node>
<StgValue><ssdm name="empty_1161"/></StgValue>
</operation>

<operation id="3686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:279  %tmp_1087_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1087_i_i"/></StgValue>
</operation>

<operation id="3687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:286  %empty_1162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1087_i_i)

]]></Node>
<StgValue><ssdm name="empty_1162"/></StgValue>
</operation>

<operation id="3688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:287  %tmp_1088_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1088_i_i"/></StgValue>
</operation>

<operation id="3689" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:294  %tmp83 = add i16 %tmp_63_0_28_i_i, %p_accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="3690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:296  %tmp84_cast = zext i2 %tmp84 to i16

]]></Node>
<StgValue><ssdm name="tmp84_cast"/></StgValue>
</operation>

<operation id="3691" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:297  %tmp82 = add i16 %tmp83, %tmp84_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="3692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:303  %tmp85_cast = zext i3 %tmp85 to i16

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="3693" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:304  %tmp81 = add i16 %tmp82, %tmp85_cast

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="3694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:318  %tmp88_cast = zext i4 %tmp88 to i16

]]></Node>
<StgValue><ssdm name="tmp88_cast"/></StgValue>
</operation>

<operation id="3695" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:319  %tmp80 = add i16 %tmp81, %tmp88_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="3696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:350  %tmp95_cast = zext i5 %tmp95 to i16

]]></Node>
<StgValue><ssdm name="tmp95_cast"/></StgValue>
</operation>

<operation id="3697" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:351  %accu_0_0_V = add i16 %tmp80, %tmp95_cast

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="3698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:352  %empty_1163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1088_i_i)

]]></Node>
<StgValue><ssdm name="empty_1163"/></StgValue>
</operation>

<operation id="3699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:355  %tmp_1089_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1089_i_i"/></StgValue>
</operation>

<operation id="3700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:361  %empty_1164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1089_i_i)

]]></Node>
<StgValue><ssdm name="empty_1164"/></StgValue>
</operation>

<operation id="3701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:362  %tmp_1090_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1090_i_i"/></StgValue>
</operation>

<operation id="3702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:368  %empty_1165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1090_i_i)

]]></Node>
<StgValue><ssdm name="empty_1165"/></StgValue>
</operation>

<operation id="3703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:369  %tmp_1091_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1091_i_i"/></StgValue>
</operation>

<operation id="3704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:375  %empty_1166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1091_i_i)

]]></Node>
<StgValue><ssdm name="empty_1166"/></StgValue>
</operation>

<operation id="3705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:376  %tmp_1092_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1092_i_i"/></StgValue>
</operation>

<operation id="3706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:382  %empty_1167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1092_i_i)

]]></Node>
<StgValue><ssdm name="empty_1167"/></StgValue>
</operation>

<operation id="3707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:383  %tmp_1093_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1093_i_i"/></StgValue>
</operation>

<operation id="3708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:389  %empty_1168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1093_i_i)

]]></Node>
<StgValue><ssdm name="empty_1168"/></StgValue>
</operation>

<operation id="3709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:390  %tmp_1094_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1094_i_i"/></StgValue>
</operation>

<operation id="3710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:396  %empty_1169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1094_i_i)

]]></Node>
<StgValue><ssdm name="empty_1169"/></StgValue>
</operation>

<operation id="3711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:397  %tmp_1095_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1095_i_i"/></StgValue>
</operation>

<operation id="3712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:403  %empty_1170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1095_i_i)

]]></Node>
<StgValue><ssdm name="empty_1170"/></StgValue>
</operation>

<operation id="3713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:404  %tmp_1096_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1096_i_i"/></StgValue>
</operation>

<operation id="3714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:410  %empty_1171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1096_i_i)

]]></Node>
<StgValue><ssdm name="empty_1171"/></StgValue>
</operation>

<operation id="3715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:411  %tmp_1097_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1097_i_i"/></StgValue>
</operation>

<operation id="3716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:417  %empty_1172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1097_i_i)

]]></Node>
<StgValue><ssdm name="empty_1172"/></StgValue>
</operation>

<operation id="3717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:418  %tmp_1098_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1098_i_i"/></StgValue>
</operation>

<operation id="3718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:424  %empty_1173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1098_i_i)

]]></Node>
<StgValue><ssdm name="empty_1173"/></StgValue>
</operation>

<operation id="3719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:425  %tmp_1099_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1099_i_i"/></StgValue>
</operation>

<operation id="3720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:431  %empty_1176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1099_i_i)

]]></Node>
<StgValue><ssdm name="empty_1176"/></StgValue>
</operation>

<operation id="3721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:432  %tmp_1100_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1100_i_i"/></StgValue>
</operation>

<operation id="3722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:438  %empty_1177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1100_i_i)

]]></Node>
<StgValue><ssdm name="empty_1177"/></StgValue>
</operation>

<operation id="3723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:439  %tmp_1101_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1101_i_i"/></StgValue>
</operation>

<operation id="3724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:445  %empty_1178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1101_i_i)

]]></Node>
<StgValue><ssdm name="empty_1178"/></StgValue>
</operation>

<operation id="3725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:446  %tmp_1102_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1102_i_i"/></StgValue>
</operation>

<operation id="3726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:452  %empty_1179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1102_i_i)

]]></Node>
<StgValue><ssdm name="empty_1179"/></StgValue>
</operation>

<operation id="3727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:453  %tmp_1103_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1103_i_i"/></StgValue>
</operation>

<operation id="3728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:459  %empty_1180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1103_i_i)

]]></Node>
<StgValue><ssdm name="empty_1180"/></StgValue>
</operation>

<operation id="3729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:460  %tmp_1104_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1104_i_i"/></StgValue>
</operation>

<operation id="3730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:466  %empty_1181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1104_i_i)

]]></Node>
<StgValue><ssdm name="empty_1181"/></StgValue>
</operation>

<operation id="3731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:467  %tmp_1105_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1105_i_i"/></StgValue>
</operation>

<operation id="3732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:473  %empty_1182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1105_i_i)

]]></Node>
<StgValue><ssdm name="empty_1182"/></StgValue>
</operation>

<operation id="3733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:474  %tmp_1106_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1106_i_i"/></StgValue>
</operation>

<operation id="3734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:480  %empty_1183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1106_i_i)

]]></Node>
<StgValue><ssdm name="empty_1183"/></StgValue>
</operation>

<operation id="3735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:481  %tmp_1107_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1107_i_i"/></StgValue>
</operation>

<operation id="3736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:487  %empty_1184 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1107_i_i)

]]></Node>
<StgValue><ssdm name="empty_1184"/></StgValue>
</operation>

<operation id="3737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:488  %tmp_1108_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1108_i_i"/></StgValue>
</operation>

<operation id="3738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:494  %empty_1185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1108_i_i)

]]></Node>
<StgValue><ssdm name="empty_1185"/></StgValue>
</operation>

<operation id="3739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:495  %tmp_1109_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1109_i_i"/></StgValue>
</operation>

<operation id="3740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:501  %empty_1186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1109_i_i)

]]></Node>
<StgValue><ssdm name="empty_1186"/></StgValue>
</operation>

<operation id="3741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:502  %tmp_1110_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1110_i_i"/></StgValue>
</operation>

<operation id="3742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:508  %empty_1187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1110_i_i)

]]></Node>
<StgValue><ssdm name="empty_1187"/></StgValue>
</operation>

<operation id="3743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:509  %tmp_1111_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1111_i_i"/></StgValue>
</operation>

<operation id="3744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:515  %empty_1188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1111_i_i)

]]></Node>
<StgValue><ssdm name="empty_1188"/></StgValue>
</operation>

<operation id="3745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:516  %tmp_1112_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1112_i_i"/></StgValue>
</operation>

<operation id="3746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:522  %empty_1189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1112_i_i)

]]></Node>
<StgValue><ssdm name="empty_1189"/></StgValue>
</operation>

<operation id="3747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:523  %tmp_1113_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1113_i_i"/></StgValue>
</operation>

<operation id="3748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:529  %empty_1190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1113_i_i)

]]></Node>
<StgValue><ssdm name="empty_1190"/></StgValue>
</operation>

<operation id="3749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:530  %tmp_1114_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1114_i_i"/></StgValue>
</operation>

<operation id="3750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:536  %empty_1191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1114_i_i)

]]></Node>
<StgValue><ssdm name="empty_1191"/></StgValue>
</operation>

<operation id="3751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:537  %tmp_1115_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1115_i_i"/></StgValue>
</operation>

<operation id="3752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:543  %empty_1192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1115_i_i)

]]></Node>
<StgValue><ssdm name="empty_1192"/></StgValue>
</operation>

<operation id="3753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:544  %tmp_1116_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1116_i_i"/></StgValue>
</operation>

<operation id="3754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:550  %empty_1193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1116_i_i)

]]></Node>
<StgValue><ssdm name="empty_1193"/></StgValue>
</operation>

<operation id="3755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:551  %tmp_1117_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1117_i_i"/></StgValue>
</operation>

<operation id="3756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:557  %empty_1194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1117_i_i)

]]></Node>
<StgValue><ssdm name="empty_1194"/></StgValue>
</operation>

<operation id="3757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:558  %tmp_1118_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1118_i_i"/></StgValue>
</operation>

<operation id="3758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:563  %tmp_63_1_28_i_i = zext i1 %tmp_62_1_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_1_28_i_i"/></StgValue>
</operation>

<operation id="3759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:564  %empty_1195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1118_i_i)

]]></Node>
<StgValue><ssdm name="empty_1195"/></StgValue>
</operation>

<operation id="3760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:565  %tmp_1119_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1119_i_i"/></StgValue>
</operation>

<operation id="3761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:571  %empty_1196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1119_i_i)

]]></Node>
<StgValue><ssdm name="empty_1196"/></StgValue>
</operation>

<operation id="3762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:572  %tmp_1120_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1120_i_i"/></StgValue>
</operation>

<operation id="3763" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:578  %tmp176 = add i16 %tmp_63_1_28_i_i, %p_accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="3764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:580  %tmp177_cast = zext i2 %tmp177 to i16

]]></Node>
<StgValue><ssdm name="tmp177_cast"/></StgValue>
</operation>

<operation id="3765" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:581  %tmp175 = add i16 %tmp176, %tmp177_cast

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="3766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:587  %tmp178_cast = zext i3 %tmp178 to i16

]]></Node>
<StgValue><ssdm name="tmp178_cast"/></StgValue>
</operation>

<operation id="3767" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:588  %tmp174 = add i16 %tmp175, %tmp178_cast

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="3768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:602  %tmp181_cast = zext i4 %tmp181 to i16

]]></Node>
<StgValue><ssdm name="tmp181_cast"/></StgValue>
</operation>

<operation id="3769" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:603  %tmp173 = add i16 %tmp174, %tmp181_cast

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="3770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:634  %tmp188_cast = zext i5 %tmp188 to i16

]]></Node>
<StgValue><ssdm name="tmp188_cast"/></StgValue>
</operation>

<operation id="3771" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:635  %accu_0_1_V = add i16 %tmp173, %tmp188_cast

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="3772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:636  %empty_1197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1120_i_i)

]]></Node>
<StgValue><ssdm name="empty_1197"/></StgValue>
</operation>

<operation id="3773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:639  %tmp_1121_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1121_i_i"/></StgValue>
</operation>

<operation id="3774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:645  %empty_1198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1121_i_i)

]]></Node>
<StgValue><ssdm name="empty_1198"/></StgValue>
</operation>

<operation id="3775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:646  %tmp_1122_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1122_i_i"/></StgValue>
</operation>

<operation id="3776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:652  %empty_1199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1122_i_i)

]]></Node>
<StgValue><ssdm name="empty_1199"/></StgValue>
</operation>

<operation id="3777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:653  %tmp_1123_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1123_i_i"/></StgValue>
</operation>

<operation id="3778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:659  %empty_1200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1123_i_i)

]]></Node>
<StgValue><ssdm name="empty_1200"/></StgValue>
</operation>

<operation id="3779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:660  %tmp_1124_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1124_i_i"/></StgValue>
</operation>

<operation id="3780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:666  %empty_1201 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1124_i_i)

]]></Node>
<StgValue><ssdm name="empty_1201"/></StgValue>
</operation>

<operation id="3781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:667  %tmp_1125_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1125_i_i"/></StgValue>
</operation>

<operation id="3782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:673  %empty_1202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1125_i_i)

]]></Node>
<StgValue><ssdm name="empty_1202"/></StgValue>
</operation>

<operation id="3783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:674  %tmp_1126_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1126_i_i"/></StgValue>
</operation>

<operation id="3784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:680  %empty_1203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1126_i_i)

]]></Node>
<StgValue><ssdm name="empty_1203"/></StgValue>
</operation>

<operation id="3785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:681  %tmp_1127_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1127_i_i"/></StgValue>
</operation>

<operation id="3786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:687  %empty_1204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1127_i_i)

]]></Node>
<StgValue><ssdm name="empty_1204"/></StgValue>
</operation>

<operation id="3787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:688  %tmp_1128_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1128_i_i"/></StgValue>
</operation>

<operation id="3788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:694  %empty_1205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1128_i_i)

]]></Node>
<StgValue><ssdm name="empty_1205"/></StgValue>
</operation>

<operation id="3789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:695  %tmp_1129_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1129_i_i"/></StgValue>
</operation>

<operation id="3790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:701  %empty_1206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1129_i_i)

]]></Node>
<StgValue><ssdm name="empty_1206"/></StgValue>
</operation>

<operation id="3791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:702  %tmp_1130_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1130_i_i"/></StgValue>
</operation>

<operation id="3792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:708  %empty_1207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1130_i_i)

]]></Node>
<StgValue><ssdm name="empty_1207"/></StgValue>
</operation>

<operation id="3793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:709  %tmp_1131_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1131_i_i"/></StgValue>
</operation>

<operation id="3794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:715  %empty_1210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1131_i_i)

]]></Node>
<StgValue><ssdm name="empty_1210"/></StgValue>
</operation>

<operation id="3795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:716  %tmp_1132_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1132_i_i"/></StgValue>
</operation>

<operation id="3796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:722  %empty_1211 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1132_i_i)

]]></Node>
<StgValue><ssdm name="empty_1211"/></StgValue>
</operation>

<operation id="3797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:723  %tmp_1133_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1133_i_i"/></StgValue>
</operation>

<operation id="3798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:729  %empty_1212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1133_i_i)

]]></Node>
<StgValue><ssdm name="empty_1212"/></StgValue>
</operation>

<operation id="3799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:730  %tmp_1134_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1134_i_i"/></StgValue>
</operation>

<operation id="3800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:736  %empty_1213 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1134_i_i)

]]></Node>
<StgValue><ssdm name="empty_1213"/></StgValue>
</operation>

<operation id="3801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:737  %tmp_1135_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1135_i_i"/></StgValue>
</operation>

<operation id="3802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:743  %empty_1214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1135_i_i)

]]></Node>
<StgValue><ssdm name="empty_1214"/></StgValue>
</operation>

<operation id="3803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:744  %tmp_1136_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1136_i_i"/></StgValue>
</operation>

<operation id="3804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:750  %empty_1215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1136_i_i)

]]></Node>
<StgValue><ssdm name="empty_1215"/></StgValue>
</operation>

<operation id="3805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:751  %tmp_1137_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1137_i_i"/></StgValue>
</operation>

<operation id="3806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:757  %empty_1216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1137_i_i)

]]></Node>
<StgValue><ssdm name="empty_1216"/></StgValue>
</operation>

<operation id="3807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:758  %tmp_1138_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1138_i_i"/></StgValue>
</operation>

<operation id="3808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:764  %empty_1217 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1138_i_i)

]]></Node>
<StgValue><ssdm name="empty_1217"/></StgValue>
</operation>

<operation id="3809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:765  %tmp_1139_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1139_i_i"/></StgValue>
</operation>

<operation id="3810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:771  %empty_1218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1139_i_i)

]]></Node>
<StgValue><ssdm name="empty_1218"/></StgValue>
</operation>

<operation id="3811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:772  %tmp_1140_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1140_i_i"/></StgValue>
</operation>

<operation id="3812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:778  %empty_1219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1140_i_i)

]]></Node>
<StgValue><ssdm name="empty_1219"/></StgValue>
</operation>

<operation id="3813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:779  %tmp_1141_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1141_i_i"/></StgValue>
</operation>

<operation id="3814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:785  %empty_1220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1141_i_i)

]]></Node>
<StgValue><ssdm name="empty_1220"/></StgValue>
</operation>

<operation id="3815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:786  %tmp_1142_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1142_i_i"/></StgValue>
</operation>

<operation id="3816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:792  %empty_1221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1142_i_i)

]]></Node>
<StgValue><ssdm name="empty_1221"/></StgValue>
</operation>

<operation id="3817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:793  %tmp_1143_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1143_i_i"/></StgValue>
</operation>

<operation id="3818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:799  %empty_1222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1143_i_i)

]]></Node>
<StgValue><ssdm name="empty_1222"/></StgValue>
</operation>

<operation id="3819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:800  %tmp_1144_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1144_i_i"/></StgValue>
</operation>

<operation id="3820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:806  %empty_1223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1144_i_i)

]]></Node>
<StgValue><ssdm name="empty_1223"/></StgValue>
</operation>

<operation id="3821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:807  %tmp_1145_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1145_i_i"/></StgValue>
</operation>

<operation id="3822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:813  %empty_1224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1145_i_i)

]]></Node>
<StgValue><ssdm name="empty_1224"/></StgValue>
</operation>

<operation id="3823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:814  %tmp_1146_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1146_i_i"/></StgValue>
</operation>

<operation id="3824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:820  %empty_1225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1146_i_i)

]]></Node>
<StgValue><ssdm name="empty_1225"/></StgValue>
</operation>

<operation id="3825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:821  %tmp_1147_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1147_i_i"/></StgValue>
</operation>

<operation id="3826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:827  %empty_1226 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1147_i_i)

]]></Node>
<StgValue><ssdm name="empty_1226"/></StgValue>
</operation>

<operation id="3827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:828  %tmp_1148_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1148_i_i"/></StgValue>
</operation>

<operation id="3828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:834  %empty_1227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1148_i_i)

]]></Node>
<StgValue><ssdm name="empty_1227"/></StgValue>
</operation>

<operation id="3829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:835  %tmp_1149_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1149_i_i"/></StgValue>
</operation>

<operation id="3830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:841  %empty_1228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1149_i_i)

]]></Node>
<StgValue><ssdm name="empty_1228"/></StgValue>
</operation>

<operation id="3831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:842  %tmp_1150_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1150_i_i"/></StgValue>
</operation>

<operation id="3832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:847  %tmp_63_2_28_i_i = zext i1 %tmp_62_2_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_2_28_i_i"/></StgValue>
</operation>

<operation id="3833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:848  %empty_1229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1150_i_i)

]]></Node>
<StgValue><ssdm name="empty_1229"/></StgValue>
</operation>

<operation id="3834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:849  %tmp_1151_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1151_i_i"/></StgValue>
</operation>

<operation id="3835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:855  %empty_1230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1151_i_i)

]]></Node>
<StgValue><ssdm name="empty_1230"/></StgValue>
</operation>

<operation id="3836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:856  %tmp_1152_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1152_i_i"/></StgValue>
</operation>

<operation id="3837" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:862  %tmp269 = add i16 %tmp_63_2_28_i_i, %p_accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="3838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:864  %tmp270_cast = zext i2 %tmp270 to i16

]]></Node>
<StgValue><ssdm name="tmp270_cast"/></StgValue>
</operation>

<operation id="3839" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:865  %tmp268 = add i16 %tmp269, %tmp270_cast

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="3840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:871  %tmp271_cast = zext i3 %tmp271 to i16

]]></Node>
<StgValue><ssdm name="tmp271_cast"/></StgValue>
</operation>

<operation id="3841" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:872  %tmp267 = add i16 %tmp268, %tmp271_cast

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="3842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:886  %tmp274_cast = zext i4 %tmp274 to i16

]]></Node>
<StgValue><ssdm name="tmp274_cast"/></StgValue>
</operation>

<operation id="3843" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:887  %tmp266 = add i16 %tmp267, %tmp274_cast

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="3844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:918  %tmp281_cast = zext i5 %tmp281 to i16

]]></Node>
<StgValue><ssdm name="tmp281_cast"/></StgValue>
</operation>

<operation id="3845" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:919  %accu_0_2_V = add i16 %tmp266, %tmp281_cast

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="3846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:920  %empty_1231 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1152_i_i)

]]></Node>
<StgValue><ssdm name="empty_1231"/></StgValue>
</operation>

<operation id="3847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:923  %tmp_1153_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1153_i_i"/></StgValue>
</operation>

<operation id="3848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:929  %empty_1232 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1153_i_i)

]]></Node>
<StgValue><ssdm name="empty_1232"/></StgValue>
</operation>

<operation id="3849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:930  %tmp_1154_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1154_i_i"/></StgValue>
</operation>

<operation id="3850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:936  %empty_1233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1154_i_i)

]]></Node>
<StgValue><ssdm name="empty_1233"/></StgValue>
</operation>

<operation id="3851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:937  %tmp_1155_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1155_i_i"/></StgValue>
</operation>

<operation id="3852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:943  %empty_1234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1155_i_i)

]]></Node>
<StgValue><ssdm name="empty_1234"/></StgValue>
</operation>

<operation id="3853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:944  %tmp_1156_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1156_i_i"/></StgValue>
</operation>

<operation id="3854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:950  %empty_1235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1156_i_i)

]]></Node>
<StgValue><ssdm name="empty_1235"/></StgValue>
</operation>

<operation id="3855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:951  %tmp_1157_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1157_i_i"/></StgValue>
</operation>

<operation id="3856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:957  %empty_1236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1157_i_i)

]]></Node>
<StgValue><ssdm name="empty_1236"/></StgValue>
</operation>

<operation id="3857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:958  %tmp_1158_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1158_i_i"/></StgValue>
</operation>

<operation id="3858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:964  %empty_1237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1158_i_i)

]]></Node>
<StgValue><ssdm name="empty_1237"/></StgValue>
</operation>

<operation id="3859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:965  %tmp_1159_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1159_i_i"/></StgValue>
</operation>

<operation id="3860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:971  %empty_1238 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1159_i_i)

]]></Node>
<StgValue><ssdm name="empty_1238"/></StgValue>
</operation>

<operation id="3861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:972  %tmp_1160_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1160_i_i"/></StgValue>
</operation>

<operation id="3862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:978  %empty_1239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1160_i_i)

]]></Node>
<StgValue><ssdm name="empty_1239"/></StgValue>
</operation>

<operation id="3863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:979  %tmp_1161_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1161_i_i"/></StgValue>
</operation>

<operation id="3864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:985  %empty_1240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1161_i_i)

]]></Node>
<StgValue><ssdm name="empty_1240"/></StgValue>
</operation>

<operation id="3865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:986  %tmp_1162_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1162_i_i"/></StgValue>
</operation>

<operation id="3866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:992  %empty_1241 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1162_i_i)

]]></Node>
<StgValue><ssdm name="empty_1241"/></StgValue>
</operation>

<operation id="3867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:993  %tmp_1163_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1163_i_i"/></StgValue>
</operation>

<operation id="3868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:999  %empty_1244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1163_i_i)

]]></Node>
<StgValue><ssdm name="empty_1244"/></StgValue>
</operation>

<operation id="3869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1000  %tmp_1164_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1164_i_i"/></StgValue>
</operation>

<operation id="3870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1006  %empty_1245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1164_i_i)

]]></Node>
<StgValue><ssdm name="empty_1245"/></StgValue>
</operation>

<operation id="3871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1007  %tmp_1165_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1165_i_i"/></StgValue>
</operation>

<operation id="3872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1013  %empty_1246 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1165_i_i)

]]></Node>
<StgValue><ssdm name="empty_1246"/></StgValue>
</operation>

<operation id="3873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1014  %tmp_1166_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1166_i_i"/></StgValue>
</operation>

<operation id="3874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1020  %empty_1247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1166_i_i)

]]></Node>
<StgValue><ssdm name="empty_1247"/></StgValue>
</operation>

<operation id="3875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1021  %tmp_1167_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1167_i_i"/></StgValue>
</operation>

<operation id="3876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1027  %empty_1248 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1167_i_i)

]]></Node>
<StgValue><ssdm name="empty_1248"/></StgValue>
</operation>

<operation id="3877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1028  %tmp_1168_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1168_i_i"/></StgValue>
</operation>

<operation id="3878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1034  %empty_1249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1168_i_i)

]]></Node>
<StgValue><ssdm name="empty_1249"/></StgValue>
</operation>

<operation id="3879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1035  %tmp_1169_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1169_i_i"/></StgValue>
</operation>

<operation id="3880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1041  %empty_1250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1169_i_i)

]]></Node>
<StgValue><ssdm name="empty_1250"/></StgValue>
</operation>

<operation id="3881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1042  %tmp_1170_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1170_i_i"/></StgValue>
</operation>

<operation id="3882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1048  %empty_1251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1170_i_i)

]]></Node>
<StgValue><ssdm name="empty_1251"/></StgValue>
</operation>

<operation id="3883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1049  %tmp_1171_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1171_i_i"/></StgValue>
</operation>

<operation id="3884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1055  %empty_1252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1171_i_i)

]]></Node>
<StgValue><ssdm name="empty_1252"/></StgValue>
</operation>

<operation id="3885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1056  %tmp_1172_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1172_i_i"/></StgValue>
</operation>

<operation id="3886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1062  %empty_1253 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1172_i_i)

]]></Node>
<StgValue><ssdm name="empty_1253"/></StgValue>
</operation>

<operation id="3887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1063  %tmp_1173_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1173_i_i"/></StgValue>
</operation>

<operation id="3888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1069  %empty_1254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1173_i_i)

]]></Node>
<StgValue><ssdm name="empty_1254"/></StgValue>
</operation>

<operation id="3889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1070  %tmp_1174_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1174_i_i"/></StgValue>
</operation>

<operation id="3890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1076  %empty_1255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1174_i_i)

]]></Node>
<StgValue><ssdm name="empty_1255"/></StgValue>
</operation>

<operation id="3891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1077  %tmp_1175_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1175_i_i"/></StgValue>
</operation>

<operation id="3892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1083  %empty_1256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1175_i_i)

]]></Node>
<StgValue><ssdm name="empty_1256"/></StgValue>
</operation>

<operation id="3893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1084  %tmp_1176_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1176_i_i"/></StgValue>
</operation>

<operation id="3894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1090  %empty_1257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1176_i_i)

]]></Node>
<StgValue><ssdm name="empty_1257"/></StgValue>
</operation>

<operation id="3895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1091  %tmp_1177_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1177_i_i"/></StgValue>
</operation>

<operation id="3896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1097  %empty_1258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1177_i_i)

]]></Node>
<StgValue><ssdm name="empty_1258"/></StgValue>
</operation>

<operation id="3897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1098  %tmp_1178_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1178_i_i"/></StgValue>
</operation>

<operation id="3898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1104  %empty_1259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1178_i_i)

]]></Node>
<StgValue><ssdm name="empty_1259"/></StgValue>
</operation>

<operation id="3899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1105  %tmp_1179_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1179_i_i"/></StgValue>
</operation>

<operation id="3900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1111  %empty_1260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1179_i_i)

]]></Node>
<StgValue><ssdm name="empty_1260"/></StgValue>
</operation>

<operation id="3901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1112  %tmp_1180_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1180_i_i"/></StgValue>
</operation>

<operation id="3902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1118  %empty_1261 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1180_i_i)

]]></Node>
<StgValue><ssdm name="empty_1261"/></StgValue>
</operation>

<operation id="3903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1119  %tmp_1181_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1181_i_i"/></StgValue>
</operation>

<operation id="3904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1125  %empty_1262 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1181_i_i)

]]></Node>
<StgValue><ssdm name="empty_1262"/></StgValue>
</operation>

<operation id="3905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1126  %tmp_1182_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1182_i_i"/></StgValue>
</operation>

<operation id="3906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1131  %tmp_63_3_28_i_i = zext i1 %tmp_62_3_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_3_28_i_i"/></StgValue>
</operation>

<operation id="3907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1132  %empty_1263 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1182_i_i)

]]></Node>
<StgValue><ssdm name="empty_1263"/></StgValue>
</operation>

<operation id="3908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1133  %tmp_1183_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1183_i_i"/></StgValue>
</operation>

<operation id="3909" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1139  %empty_1264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1183_i_i)

]]></Node>
<StgValue><ssdm name="empty_1264"/></StgValue>
</operation>

<operation id="3910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1140  %tmp_1184_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1184_i_i"/></StgValue>
</operation>

<operation id="3911" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1146  %tmp362 = add i16 %tmp_63_3_28_i_i, %p_accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="3912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1148  %tmp363_cast = zext i2 %tmp363 to i16

]]></Node>
<StgValue><ssdm name="tmp363_cast"/></StgValue>
</operation>

<operation id="3913" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1149  %tmp361 = add i16 %tmp362, %tmp363_cast

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="3914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1155  %tmp364_cast = zext i3 %tmp364 to i16

]]></Node>
<StgValue><ssdm name="tmp364_cast"/></StgValue>
</operation>

<operation id="3915" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1156  %tmp360 = add i16 %tmp361, %tmp364_cast

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="3916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1170  %tmp367_cast = zext i4 %tmp367 to i16

]]></Node>
<StgValue><ssdm name="tmp367_cast"/></StgValue>
</operation>

<operation id="3917" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1171  %tmp359 = add i16 %tmp360, %tmp367_cast

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="3918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1202  %tmp374_cast = zext i5 %tmp374 to i16

]]></Node>
<StgValue><ssdm name="tmp374_cast"/></StgValue>
</operation>

<operation id="3919" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1203  %accu_0_3_V = add i16 %tmp359, %tmp374_cast

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="3920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1204  %empty_1265 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1184_i_i)

]]></Node>
<StgValue><ssdm name="empty_1265"/></StgValue>
</operation>

<operation id="3921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1207  %tmp_1185_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1185_i_i"/></StgValue>
</operation>

<operation id="3922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1213  %empty_1266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1185_i_i)

]]></Node>
<StgValue><ssdm name="empty_1266"/></StgValue>
</operation>

<operation id="3923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1214  %tmp_1186_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1186_i_i"/></StgValue>
</operation>

<operation id="3924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1220  %empty_1267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1186_i_i)

]]></Node>
<StgValue><ssdm name="empty_1267"/></StgValue>
</operation>

<operation id="3925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1221  %tmp_1187_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1187_i_i"/></StgValue>
</operation>

<operation id="3926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1227  %empty_1268 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1187_i_i)

]]></Node>
<StgValue><ssdm name="empty_1268"/></StgValue>
</operation>

<operation id="3927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1228  %tmp_1188_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1188_i_i"/></StgValue>
</operation>

<operation id="3928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1234  %empty_1269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1188_i_i)

]]></Node>
<StgValue><ssdm name="empty_1269"/></StgValue>
</operation>

<operation id="3929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1235  %tmp_1189_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1189_i_i"/></StgValue>
</operation>

<operation id="3930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1241  %empty_1270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1189_i_i)

]]></Node>
<StgValue><ssdm name="empty_1270"/></StgValue>
</operation>

<operation id="3931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1242  %tmp_1190_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1190_i_i"/></StgValue>
</operation>

<operation id="3932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1248  %empty_1271 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1190_i_i)

]]></Node>
<StgValue><ssdm name="empty_1271"/></StgValue>
</operation>

<operation id="3933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1249  %tmp_1191_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1191_i_i"/></StgValue>
</operation>

<operation id="3934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1255  %empty_1272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1191_i_i)

]]></Node>
<StgValue><ssdm name="empty_1272"/></StgValue>
</operation>

<operation id="3935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1256  %tmp_1192_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1192_i_i"/></StgValue>
</operation>

<operation id="3936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1262  %empty_1273 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1192_i_i)

]]></Node>
<StgValue><ssdm name="empty_1273"/></StgValue>
</operation>

<operation id="3937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1263  %tmp_1193_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1193_i_i"/></StgValue>
</operation>

<operation id="3938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1269  %empty_1274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1193_i_i)

]]></Node>
<StgValue><ssdm name="empty_1274"/></StgValue>
</operation>

<operation id="3939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1270  %tmp_1194_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1194_i_i"/></StgValue>
</operation>

<operation id="3940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1276  %empty_1275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1194_i_i)

]]></Node>
<StgValue><ssdm name="empty_1275"/></StgValue>
</operation>

<operation id="3941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1277  %tmp_1195_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1195_i_i"/></StgValue>
</operation>

<operation id="3942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1283  %empty_1278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1195_i_i)

]]></Node>
<StgValue><ssdm name="empty_1278"/></StgValue>
</operation>

<operation id="3943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1284  %tmp_1196_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1196_i_i"/></StgValue>
</operation>

<operation id="3944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1290  %empty_1279 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1196_i_i)

]]></Node>
<StgValue><ssdm name="empty_1279"/></StgValue>
</operation>

<operation id="3945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1291  %tmp_1197_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1197_i_i"/></StgValue>
</operation>

<operation id="3946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1297  %empty_1280 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1197_i_i)

]]></Node>
<StgValue><ssdm name="empty_1280"/></StgValue>
</operation>

<operation id="3947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1298  %tmp_1198_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1198_i_i"/></StgValue>
</operation>

<operation id="3948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1304  %empty_1281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1198_i_i)

]]></Node>
<StgValue><ssdm name="empty_1281"/></StgValue>
</operation>

<operation id="3949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1305  %tmp_1199_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1199_i_i"/></StgValue>
</operation>

<operation id="3950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1311  %empty_1282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1199_i_i)

]]></Node>
<StgValue><ssdm name="empty_1282"/></StgValue>
</operation>

<operation id="3951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1312  %tmp_1200_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1200_i_i"/></StgValue>
</operation>

<operation id="3952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1318  %empty_1283 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1200_i_i)

]]></Node>
<StgValue><ssdm name="empty_1283"/></StgValue>
</operation>

<operation id="3953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1319  %tmp_1201_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1201_i_i"/></StgValue>
</operation>

<operation id="3954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1325  %empty_1284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1201_i_i)

]]></Node>
<StgValue><ssdm name="empty_1284"/></StgValue>
</operation>

<operation id="3955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1326  %tmp_1202_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1202_i_i"/></StgValue>
</operation>

<operation id="3956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1332  %empty_1285 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1202_i_i)

]]></Node>
<StgValue><ssdm name="empty_1285"/></StgValue>
</operation>

<operation id="3957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1333  %tmp_1203_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1203_i_i"/></StgValue>
</operation>

<operation id="3958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1339  %empty_1286 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1203_i_i)

]]></Node>
<StgValue><ssdm name="empty_1286"/></StgValue>
</operation>

<operation id="3959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1340  %tmp_1204_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1204_i_i"/></StgValue>
</operation>

<operation id="3960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1346  %empty_1287 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1204_i_i)

]]></Node>
<StgValue><ssdm name="empty_1287"/></StgValue>
</operation>

<operation id="3961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1347  %tmp_1205_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1205_i_i"/></StgValue>
</operation>

<operation id="3962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1353  %empty_1288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1205_i_i)

]]></Node>
<StgValue><ssdm name="empty_1288"/></StgValue>
</operation>

<operation id="3963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1354  %tmp_1206_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1206_i_i"/></StgValue>
</operation>

<operation id="3964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1360  %empty_1289 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1206_i_i)

]]></Node>
<StgValue><ssdm name="empty_1289"/></StgValue>
</operation>

<operation id="3965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1361  %tmp_1207_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1207_i_i"/></StgValue>
</operation>

<operation id="3966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1367  %empty_1290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1207_i_i)

]]></Node>
<StgValue><ssdm name="empty_1290"/></StgValue>
</operation>

<operation id="3967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1368  %tmp_1208_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1208_i_i"/></StgValue>
</operation>

<operation id="3968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1374  %empty_1291 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1208_i_i)

]]></Node>
<StgValue><ssdm name="empty_1291"/></StgValue>
</operation>

<operation id="3969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1375  %tmp_1209_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1209_i_i"/></StgValue>
</operation>

<operation id="3970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1381  %empty_1292 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1209_i_i)

]]></Node>
<StgValue><ssdm name="empty_1292"/></StgValue>
</operation>

<operation id="3971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1382  %tmp_1210_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1210_i_i"/></StgValue>
</operation>

<operation id="3972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1388  %empty_1293 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1210_i_i)

]]></Node>
<StgValue><ssdm name="empty_1293"/></StgValue>
</operation>

<operation id="3973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1389  %tmp_1211_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1211_i_i"/></StgValue>
</operation>

<operation id="3974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1395  %empty_1294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1211_i_i)

]]></Node>
<StgValue><ssdm name="empty_1294"/></StgValue>
</operation>

<operation id="3975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1396  %tmp_1212_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1212_i_i"/></StgValue>
</operation>

<operation id="3976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1402  %empty_1295 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1212_i_i)

]]></Node>
<StgValue><ssdm name="empty_1295"/></StgValue>
</operation>

<operation id="3977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1403  %tmp_1213_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1213_i_i"/></StgValue>
</operation>

<operation id="3978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1409  %empty_1296 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1213_i_i)

]]></Node>
<StgValue><ssdm name="empty_1296"/></StgValue>
</operation>

<operation id="3979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1410  %tmp_1214_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1214_i_i"/></StgValue>
</operation>

<operation id="3980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1415  %tmp_63_4_28_i_i = zext i1 %tmp_62_4_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_4_28_i_i"/></StgValue>
</operation>

<operation id="3981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1416  %empty_1297 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1214_i_i)

]]></Node>
<StgValue><ssdm name="empty_1297"/></StgValue>
</operation>

<operation id="3982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1417  %tmp_1215_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1215_i_i"/></StgValue>
</operation>

<operation id="3983" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1423  %empty_1298 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1215_i_i)

]]></Node>
<StgValue><ssdm name="empty_1298"/></StgValue>
</operation>

<operation id="3984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1424  %tmp_1216_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1216_i_i"/></StgValue>
</operation>

<operation id="3985" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1430  %tmp455 = add i16 %tmp_63_4_28_i_i, %p_accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="tmp455"/></StgValue>
</operation>

<operation id="3986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1432  %tmp456_cast = zext i2 %tmp456 to i16

]]></Node>
<StgValue><ssdm name="tmp456_cast"/></StgValue>
</operation>

<operation id="3987" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1433  %tmp454 = add i16 %tmp455, %tmp456_cast

]]></Node>
<StgValue><ssdm name="tmp454"/></StgValue>
</operation>

<operation id="3988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1439  %tmp457_cast = zext i3 %tmp457 to i16

]]></Node>
<StgValue><ssdm name="tmp457_cast"/></StgValue>
</operation>

<operation id="3989" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1440  %tmp453 = add i16 %tmp454, %tmp457_cast

]]></Node>
<StgValue><ssdm name="tmp453"/></StgValue>
</operation>

<operation id="3990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1454  %tmp460_cast = zext i4 %tmp460 to i16

]]></Node>
<StgValue><ssdm name="tmp460_cast"/></StgValue>
</operation>

<operation id="3991" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1455  %tmp452 = add i16 %tmp453, %tmp460_cast

]]></Node>
<StgValue><ssdm name="tmp452"/></StgValue>
</operation>

<operation id="3992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1486  %tmp467_cast = zext i5 %tmp467 to i16

]]></Node>
<StgValue><ssdm name="tmp467_cast"/></StgValue>
</operation>

<operation id="3993" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1487  %accu_0_4_V = add i16 %tmp452, %tmp467_cast

]]></Node>
<StgValue><ssdm name="accu_0_4_V"/></StgValue>
</operation>

<operation id="3994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1488  %empty_1299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1216_i_i)

]]></Node>
<StgValue><ssdm name="empty_1299"/></StgValue>
</operation>

<operation id="3995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1491  %tmp_1217_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1217_i_i"/></StgValue>
</operation>

<operation id="3996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1497  %empty_1300 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1217_i_i)

]]></Node>
<StgValue><ssdm name="empty_1300"/></StgValue>
</operation>

<operation id="3997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1498  %tmp_1218_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1218_i_i"/></StgValue>
</operation>

<operation id="3998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1504  %empty_1301 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1218_i_i)

]]></Node>
<StgValue><ssdm name="empty_1301"/></StgValue>
</operation>

<operation id="3999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1505  %tmp_1219_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1219_i_i"/></StgValue>
</operation>

<operation id="4000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1511  %empty_1302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1219_i_i)

]]></Node>
<StgValue><ssdm name="empty_1302"/></StgValue>
</operation>

<operation id="4001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1512  %tmp_1220_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1220_i_i"/></StgValue>
</operation>

<operation id="4002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1518  %empty_1303 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1220_i_i)

]]></Node>
<StgValue><ssdm name="empty_1303"/></StgValue>
</operation>

<operation id="4003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1519  %tmp_1221_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1221_i_i"/></StgValue>
</operation>

<operation id="4004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1525  %empty_1304 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1221_i_i)

]]></Node>
<StgValue><ssdm name="empty_1304"/></StgValue>
</operation>

<operation id="4005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1526  %tmp_1222_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1222_i_i"/></StgValue>
</operation>

<operation id="4006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1532  %empty_1305 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1222_i_i)

]]></Node>
<StgValue><ssdm name="empty_1305"/></StgValue>
</operation>

<operation id="4007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1533  %tmp_1223_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1223_i_i"/></StgValue>
</operation>

<operation id="4008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1539  %empty_1306 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1223_i_i)

]]></Node>
<StgValue><ssdm name="empty_1306"/></StgValue>
</operation>

<operation id="4009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1540  %tmp_1224_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1224_i_i"/></StgValue>
</operation>

<operation id="4010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1546  %empty_1307 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1224_i_i)

]]></Node>
<StgValue><ssdm name="empty_1307"/></StgValue>
</operation>

<operation id="4011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1547  %tmp_1225_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1225_i_i"/></StgValue>
</operation>

<operation id="4012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1553  %empty_1308 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1225_i_i)

]]></Node>
<StgValue><ssdm name="empty_1308"/></StgValue>
</operation>

<operation id="4013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1554  %tmp_1226_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1226_i_i"/></StgValue>
</operation>

<operation id="4014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1560  %empty_1309 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1226_i_i)

]]></Node>
<StgValue><ssdm name="empty_1309"/></StgValue>
</operation>

<operation id="4015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1561  %tmp_1227_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1227_i_i"/></StgValue>
</operation>

<operation id="4016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1567  %empty_1312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1227_i_i)

]]></Node>
<StgValue><ssdm name="empty_1312"/></StgValue>
</operation>

<operation id="4017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1568  %tmp_1228_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1228_i_i"/></StgValue>
</operation>

<operation id="4018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1574  %empty_1313 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1228_i_i)

]]></Node>
<StgValue><ssdm name="empty_1313"/></StgValue>
</operation>

<operation id="4019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1575  %tmp_1229_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1229_i_i"/></StgValue>
</operation>

<operation id="4020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1581  %empty_1314 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1229_i_i)

]]></Node>
<StgValue><ssdm name="empty_1314"/></StgValue>
</operation>

<operation id="4021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1582  %tmp_1230_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1230_i_i"/></StgValue>
</operation>

<operation id="4022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1588  %empty_1315 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1230_i_i)

]]></Node>
<StgValue><ssdm name="empty_1315"/></StgValue>
</operation>

<operation id="4023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1589  %tmp_1231_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1231_i_i"/></StgValue>
</operation>

<operation id="4024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1595  %empty_1316 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1231_i_i)

]]></Node>
<StgValue><ssdm name="empty_1316"/></StgValue>
</operation>

<operation id="4025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1596  %tmp_1232_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1232_i_i"/></StgValue>
</operation>

<operation id="4026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1602  %empty_1317 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1232_i_i)

]]></Node>
<StgValue><ssdm name="empty_1317"/></StgValue>
</operation>

<operation id="4027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1603  %tmp_1233_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1233_i_i"/></StgValue>
</operation>

<operation id="4028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1609  %empty_1318 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1233_i_i)

]]></Node>
<StgValue><ssdm name="empty_1318"/></StgValue>
</operation>

<operation id="4029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1610  %tmp_1234_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1234_i_i"/></StgValue>
</operation>

<operation id="4030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1616  %empty_1319 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1234_i_i)

]]></Node>
<StgValue><ssdm name="empty_1319"/></StgValue>
</operation>

<operation id="4031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1617  %tmp_1235_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1235_i_i"/></StgValue>
</operation>

<operation id="4032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1623  %empty_1320 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1235_i_i)

]]></Node>
<StgValue><ssdm name="empty_1320"/></StgValue>
</operation>

<operation id="4033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1624  %tmp_1236_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1236_i_i"/></StgValue>
</operation>

<operation id="4034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1630  %empty_1321 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1236_i_i)

]]></Node>
<StgValue><ssdm name="empty_1321"/></StgValue>
</operation>

<operation id="4035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1631  %tmp_1237_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1237_i_i"/></StgValue>
</operation>

<operation id="4036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1637  %empty_1322 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1237_i_i)

]]></Node>
<StgValue><ssdm name="empty_1322"/></StgValue>
</operation>

<operation id="4037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1638  %tmp_1238_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1238_i_i"/></StgValue>
</operation>

<operation id="4038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1644  %empty_1323 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1238_i_i)

]]></Node>
<StgValue><ssdm name="empty_1323"/></StgValue>
</operation>

<operation id="4039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1645  %tmp_1239_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1239_i_i"/></StgValue>
</operation>

<operation id="4040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1651  %empty_1324 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1239_i_i)

]]></Node>
<StgValue><ssdm name="empty_1324"/></StgValue>
</operation>

<operation id="4041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1652  %tmp_1240_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1240_i_i"/></StgValue>
</operation>

<operation id="4042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1658  %empty_1325 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1240_i_i)

]]></Node>
<StgValue><ssdm name="empty_1325"/></StgValue>
</operation>

<operation id="4043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1659  %tmp_1241_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1241_i_i"/></StgValue>
</operation>

<operation id="4044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1665  %empty_1326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1241_i_i)

]]></Node>
<StgValue><ssdm name="empty_1326"/></StgValue>
</operation>

<operation id="4045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1666  %tmp_1242_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1242_i_i"/></StgValue>
</operation>

<operation id="4046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1672  %empty_1327 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1242_i_i)

]]></Node>
<StgValue><ssdm name="empty_1327"/></StgValue>
</operation>

<operation id="4047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1673  %tmp_1243_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1243_i_i"/></StgValue>
</operation>

<operation id="4048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1679  %empty_1328 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1243_i_i)

]]></Node>
<StgValue><ssdm name="empty_1328"/></StgValue>
</operation>

<operation id="4049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1680  %tmp_1244_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1244_i_i"/></StgValue>
</operation>

<operation id="4050" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1686  %empty_1329 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1244_i_i)

]]></Node>
<StgValue><ssdm name="empty_1329"/></StgValue>
</operation>

<operation id="4051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1687  %tmp_1245_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1245_i_i"/></StgValue>
</operation>

<operation id="4052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1693  %empty_1330 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1245_i_i)

]]></Node>
<StgValue><ssdm name="empty_1330"/></StgValue>
</operation>

<operation id="4053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1694  %tmp_1246_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1246_i_i"/></StgValue>
</operation>

<operation id="4054" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1699  %tmp_63_5_28_i_i = zext i1 %tmp_62_5_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_5_28_i_i"/></StgValue>
</operation>

<operation id="4055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1700  %empty_1331 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1246_i_i)

]]></Node>
<StgValue><ssdm name="empty_1331"/></StgValue>
</operation>

<operation id="4056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1701  %tmp_1247_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1247_i_i"/></StgValue>
</operation>

<operation id="4057" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1707  %empty_1332 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1247_i_i)

]]></Node>
<StgValue><ssdm name="empty_1332"/></StgValue>
</operation>

<operation id="4058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1708  %tmp_1248_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1248_i_i"/></StgValue>
</operation>

<operation id="4059" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1714  %tmp548 = add i16 %tmp_63_5_28_i_i, %p_accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="tmp548"/></StgValue>
</operation>

<operation id="4060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1716  %tmp549_cast = zext i2 %tmp549 to i16

]]></Node>
<StgValue><ssdm name="tmp549_cast"/></StgValue>
</operation>

<operation id="4061" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1717  %tmp547 = add i16 %tmp548, %tmp549_cast

]]></Node>
<StgValue><ssdm name="tmp547"/></StgValue>
</operation>

<operation id="4062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1723  %tmp550_cast = zext i3 %tmp550 to i16

]]></Node>
<StgValue><ssdm name="tmp550_cast"/></StgValue>
</operation>

<operation id="4063" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1724  %tmp546 = add i16 %tmp547, %tmp550_cast

]]></Node>
<StgValue><ssdm name="tmp546"/></StgValue>
</operation>

<operation id="4064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1738  %tmp553_cast = zext i4 %tmp553 to i16

]]></Node>
<StgValue><ssdm name="tmp553_cast"/></StgValue>
</operation>

<operation id="4065" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1739  %tmp545 = add i16 %tmp546, %tmp553_cast

]]></Node>
<StgValue><ssdm name="tmp545"/></StgValue>
</operation>

<operation id="4066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1770  %tmp560_cast = zext i5 %tmp560 to i16

]]></Node>
<StgValue><ssdm name="tmp560_cast"/></StgValue>
</operation>

<operation id="4067" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1771  %accu_0_5_V = add i16 %tmp545, %tmp560_cast

]]></Node>
<StgValue><ssdm name="accu_0_5_V"/></StgValue>
</operation>

<operation id="4068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1772  %empty_1333 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1248_i_i)

]]></Node>
<StgValue><ssdm name="empty_1333"/></StgValue>
</operation>

<operation id="4069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1775  %tmp_1249_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1249_i_i"/></StgValue>
</operation>

<operation id="4070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1781  %empty_1334 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1249_i_i)

]]></Node>
<StgValue><ssdm name="empty_1334"/></StgValue>
</operation>

<operation id="4071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1782  %tmp_1250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1250_i_i"/></StgValue>
</operation>

<operation id="4072" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1788  %empty_1335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1250_i_i)

]]></Node>
<StgValue><ssdm name="empty_1335"/></StgValue>
</operation>

<operation id="4073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1789  %tmp_1251_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1251_i_i"/></StgValue>
</operation>

<operation id="4074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1795  %empty_1336 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1251_i_i)

]]></Node>
<StgValue><ssdm name="empty_1336"/></StgValue>
</operation>

<operation id="4075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1796  %tmp_1252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1252_i_i"/></StgValue>
</operation>

<operation id="4076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1802  %empty_1337 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1252_i_i)

]]></Node>
<StgValue><ssdm name="empty_1337"/></StgValue>
</operation>

<operation id="4077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1803  %tmp_1253_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1253_i_i"/></StgValue>
</operation>

<operation id="4078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1809  %empty_1338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1253_i_i)

]]></Node>
<StgValue><ssdm name="empty_1338"/></StgValue>
</operation>

<operation id="4079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1810  %tmp_1254_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1254_i_i"/></StgValue>
</operation>

<operation id="4080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1816  %empty_1339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1254_i_i)

]]></Node>
<StgValue><ssdm name="empty_1339"/></StgValue>
</operation>

<operation id="4081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1817  %tmp_1255_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1255_i_i"/></StgValue>
</operation>

<operation id="4082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1823  %empty_1340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1255_i_i)

]]></Node>
<StgValue><ssdm name="empty_1340"/></StgValue>
</operation>

<operation id="4083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1824  %tmp_1256_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1256_i_i"/></StgValue>
</operation>

<operation id="4084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1830  %empty_1341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1256_i_i)

]]></Node>
<StgValue><ssdm name="empty_1341"/></StgValue>
</operation>

<operation id="4085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1831  %tmp_1257_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1257_i_i"/></StgValue>
</operation>

<operation id="4086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1837  %empty_1342 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1257_i_i)

]]></Node>
<StgValue><ssdm name="empty_1342"/></StgValue>
</operation>

<operation id="4087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1838  %tmp_1258_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1258_i_i"/></StgValue>
</operation>

<operation id="4088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1844  %empty_1343 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1258_i_i)

]]></Node>
<StgValue><ssdm name="empty_1343"/></StgValue>
</operation>

<operation id="4089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1845  %tmp_1259_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1259_i_i"/></StgValue>
</operation>

<operation id="4090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1851  %empty_1346 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1259_i_i)

]]></Node>
<StgValue><ssdm name="empty_1346"/></StgValue>
</operation>

<operation id="4091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1852  %tmp_1260_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1260_i_i"/></StgValue>
</operation>

<operation id="4092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1858  %empty_1347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1260_i_i)

]]></Node>
<StgValue><ssdm name="empty_1347"/></StgValue>
</operation>

<operation id="4093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1859  %tmp_1261_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1261_i_i"/></StgValue>
</operation>

<operation id="4094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1865  %empty_1348 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1261_i_i)

]]></Node>
<StgValue><ssdm name="empty_1348"/></StgValue>
</operation>

<operation id="4095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1866  %tmp_1262_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1262_i_i"/></StgValue>
</operation>

<operation id="4096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1872  %empty_1349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1262_i_i)

]]></Node>
<StgValue><ssdm name="empty_1349"/></StgValue>
</operation>

<operation id="4097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1873  %tmp_1263_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1263_i_i"/></StgValue>
</operation>

<operation id="4098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1879  %empty_1350 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1263_i_i)

]]></Node>
<StgValue><ssdm name="empty_1350"/></StgValue>
</operation>

<operation id="4099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1880  %tmp_1264_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1264_i_i"/></StgValue>
</operation>

<operation id="4100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1886  %empty_1351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1264_i_i)

]]></Node>
<StgValue><ssdm name="empty_1351"/></StgValue>
</operation>

<operation id="4101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1887  %tmp_1265_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1265_i_i"/></StgValue>
</operation>

<operation id="4102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1893  %empty_1352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1265_i_i)

]]></Node>
<StgValue><ssdm name="empty_1352"/></StgValue>
</operation>

<operation id="4103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1894  %tmp_1266_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1266_i_i"/></StgValue>
</operation>

<operation id="4104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1900  %empty_1353 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1266_i_i)

]]></Node>
<StgValue><ssdm name="empty_1353"/></StgValue>
</operation>

<operation id="4105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1901  %tmp_1267_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1267_i_i"/></StgValue>
</operation>

<operation id="4106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1907  %empty_1354 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1267_i_i)

]]></Node>
<StgValue><ssdm name="empty_1354"/></StgValue>
</operation>

<operation id="4107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1908  %tmp_1268_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1268_i_i"/></StgValue>
</operation>

<operation id="4108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1914  %empty_1355 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1268_i_i)

]]></Node>
<StgValue><ssdm name="empty_1355"/></StgValue>
</operation>

<operation id="4109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1915  %tmp_1269_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1269_i_i"/></StgValue>
</operation>

<operation id="4110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1921  %empty_1356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1269_i_i)

]]></Node>
<StgValue><ssdm name="empty_1356"/></StgValue>
</operation>

<operation id="4111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1922  %tmp_1270_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1270_i_i"/></StgValue>
</operation>

<operation id="4112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1928  %empty_1357 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1270_i_i)

]]></Node>
<StgValue><ssdm name="empty_1357"/></StgValue>
</operation>

<operation id="4113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1929  %tmp_1271_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1271_i_i"/></StgValue>
</operation>

<operation id="4114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1935  %empty_1358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1271_i_i)

]]></Node>
<StgValue><ssdm name="empty_1358"/></StgValue>
</operation>

<operation id="4115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1936  %tmp_1272_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1272_i_i"/></StgValue>
</operation>

<operation id="4116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1942  %empty_1359 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1272_i_i)

]]></Node>
<StgValue><ssdm name="empty_1359"/></StgValue>
</operation>

<operation id="4117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1943  %tmp_1273_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1273_i_i"/></StgValue>
</operation>

<operation id="4118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1949  %empty_1360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1273_i_i)

]]></Node>
<StgValue><ssdm name="empty_1360"/></StgValue>
</operation>

<operation id="4119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1950  %tmp_1274_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1274_i_i"/></StgValue>
</operation>

<operation id="4120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1956  %empty_1361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1274_i_i)

]]></Node>
<StgValue><ssdm name="empty_1361"/></StgValue>
</operation>

<operation id="4121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1957  %tmp_1275_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1275_i_i"/></StgValue>
</operation>

<operation id="4122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1963  %empty_1362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1275_i_i)

]]></Node>
<StgValue><ssdm name="empty_1362"/></StgValue>
</operation>

<operation id="4123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1964  %tmp_1276_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1276_i_i"/></StgValue>
</operation>

<operation id="4124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1970  %empty_1363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1276_i_i)

]]></Node>
<StgValue><ssdm name="empty_1363"/></StgValue>
</operation>

<operation id="4125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1971  %tmp_1277_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1277_i_i"/></StgValue>
</operation>

<operation id="4126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1977  %empty_1364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1277_i_i)

]]></Node>
<StgValue><ssdm name="empty_1364"/></StgValue>
</operation>

<operation id="4127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1978  %tmp_1278_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1278_i_i"/></StgValue>
</operation>

<operation id="4128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1983  %tmp_63_6_28_i_i = zext i1 %tmp_62_6_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_6_28_i_i"/></StgValue>
</operation>

<operation id="4129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1984  %empty_1365 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1278_i_i)

]]></Node>
<StgValue><ssdm name="empty_1365"/></StgValue>
</operation>

<operation id="4130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1985  %tmp_1279_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1279_i_i"/></StgValue>
</operation>

<operation id="4131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1991  %empty_1366 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1279_i_i)

]]></Node>
<StgValue><ssdm name="empty_1366"/></StgValue>
</operation>

<operation id="4132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1992  %tmp_1280_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1280_i_i"/></StgValue>
</operation>

<operation id="4133" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1998  %tmp641 = add i16 %tmp_63_6_28_i_i, %p_accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="tmp641"/></StgValue>
</operation>

<operation id="4134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2000  %tmp642_cast = zext i2 %tmp642 to i16

]]></Node>
<StgValue><ssdm name="tmp642_cast"/></StgValue>
</operation>

<operation id="4135" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2001  %tmp640 = add i16 %tmp641, %tmp642_cast

]]></Node>
<StgValue><ssdm name="tmp640"/></StgValue>
</operation>

<operation id="4136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2007  %tmp643_cast = zext i3 %tmp643 to i16

]]></Node>
<StgValue><ssdm name="tmp643_cast"/></StgValue>
</operation>

<operation id="4137" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2008  %tmp639 = add i16 %tmp640, %tmp643_cast

]]></Node>
<StgValue><ssdm name="tmp639"/></StgValue>
</operation>

<operation id="4138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2022  %tmp646_cast = zext i4 %tmp646 to i16

]]></Node>
<StgValue><ssdm name="tmp646_cast"/></StgValue>
</operation>

<operation id="4139" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2023  %tmp638 = add i16 %tmp639, %tmp646_cast

]]></Node>
<StgValue><ssdm name="tmp638"/></StgValue>
</operation>

<operation id="4140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2054  %tmp653_cast = zext i5 %tmp653 to i16

]]></Node>
<StgValue><ssdm name="tmp653_cast"/></StgValue>
</operation>

<operation id="4141" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2055  %accu_0_6_V = add i16 %tmp638, %tmp653_cast

]]></Node>
<StgValue><ssdm name="accu_0_6_V"/></StgValue>
</operation>

<operation id="4142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2056  %empty_1367 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1280_i_i)

]]></Node>
<StgValue><ssdm name="empty_1367"/></StgValue>
</operation>

<operation id="4143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2059  %tmp_1281_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1281_i_i"/></StgValue>
</operation>

<operation id="4144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2065  %empty_1368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1281_i_i)

]]></Node>
<StgValue><ssdm name="empty_1368"/></StgValue>
</operation>

<operation id="4145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2066  %tmp_1282_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1282_i_i"/></StgValue>
</operation>

<operation id="4146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2072  %empty_1369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1282_i_i)

]]></Node>
<StgValue><ssdm name="empty_1369"/></StgValue>
</operation>

<operation id="4147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2073  %tmp_1283_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1283_i_i"/></StgValue>
</operation>

<operation id="4148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2079  %empty_1370 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1283_i_i)

]]></Node>
<StgValue><ssdm name="empty_1370"/></StgValue>
</operation>

<operation id="4149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2080  %tmp_1284_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1284_i_i"/></StgValue>
</operation>

<operation id="4150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2086  %empty_1371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1284_i_i)

]]></Node>
<StgValue><ssdm name="empty_1371"/></StgValue>
</operation>

<operation id="4151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2087  %tmp_1285_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1285_i_i"/></StgValue>
</operation>

<operation id="4152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2093  %empty_1372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1285_i_i)

]]></Node>
<StgValue><ssdm name="empty_1372"/></StgValue>
</operation>

<operation id="4153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2094  %tmp_1286_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1286_i_i"/></StgValue>
</operation>

<operation id="4154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2100  %empty_1373 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1286_i_i)

]]></Node>
<StgValue><ssdm name="empty_1373"/></StgValue>
</operation>

<operation id="4155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2101  %tmp_1287_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1287_i_i"/></StgValue>
</operation>

<operation id="4156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2107  %empty_1374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1287_i_i)

]]></Node>
<StgValue><ssdm name="empty_1374"/></StgValue>
</operation>

<operation id="4157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2108  %tmp_1288_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1288_i_i"/></StgValue>
</operation>

<operation id="4158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2114  %empty_1375 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1288_i_i)

]]></Node>
<StgValue><ssdm name="empty_1375"/></StgValue>
</operation>

<operation id="4159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2115  %tmp_1289_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1289_i_i"/></StgValue>
</operation>

<operation id="4160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2121  %empty_1376 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1289_i_i)

]]></Node>
<StgValue><ssdm name="empty_1376"/></StgValue>
</operation>

<operation id="4161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2122  %tmp_1290_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1290_i_i"/></StgValue>
</operation>

<operation id="4162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2128  %empty_1377 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1290_i_i)

]]></Node>
<StgValue><ssdm name="empty_1377"/></StgValue>
</operation>

<operation id="4163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2129  %tmp_1291_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1291_i_i"/></StgValue>
</operation>

<operation id="4164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2135  %empty_1380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1291_i_i)

]]></Node>
<StgValue><ssdm name="empty_1380"/></StgValue>
</operation>

<operation id="4165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2136  %tmp_1292_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1292_i_i"/></StgValue>
</operation>

<operation id="4166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2142  %empty_1381 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1292_i_i)

]]></Node>
<StgValue><ssdm name="empty_1381"/></StgValue>
</operation>

<operation id="4167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2143  %tmp_1293_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1293_i_i"/></StgValue>
</operation>

<operation id="4168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2149  %empty_1382 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1293_i_i)

]]></Node>
<StgValue><ssdm name="empty_1382"/></StgValue>
</operation>

<operation id="4169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2150  %tmp_1294_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1294_i_i"/></StgValue>
</operation>

<operation id="4170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2156  %empty_1383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1294_i_i)

]]></Node>
<StgValue><ssdm name="empty_1383"/></StgValue>
</operation>

<operation id="4171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2157  %tmp_1295_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1295_i_i"/></StgValue>
</operation>

<operation id="4172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2163  %empty_1384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1295_i_i)

]]></Node>
<StgValue><ssdm name="empty_1384"/></StgValue>
</operation>

<operation id="4173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2164  %tmp_1296_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1296_i_i"/></StgValue>
</operation>

<operation id="4174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2170  %empty_1385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1296_i_i)

]]></Node>
<StgValue><ssdm name="empty_1385"/></StgValue>
</operation>

<operation id="4175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2171  %tmp_1297_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1297_i_i"/></StgValue>
</operation>

<operation id="4176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2177  %empty_1386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1297_i_i)

]]></Node>
<StgValue><ssdm name="empty_1386"/></StgValue>
</operation>

<operation id="4177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2178  %tmp_1298_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1298_i_i"/></StgValue>
</operation>

<operation id="4178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2184  %empty_1387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1298_i_i)

]]></Node>
<StgValue><ssdm name="empty_1387"/></StgValue>
</operation>

<operation id="4179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2185  %tmp_1299_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1299_i_i"/></StgValue>
</operation>

<operation id="4180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2191  %empty_1388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1299_i_i)

]]></Node>
<StgValue><ssdm name="empty_1388"/></StgValue>
</operation>

<operation id="4181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2192  %tmp_1300_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1300_i_i"/></StgValue>
</operation>

<operation id="4182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2198  %empty_1389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1300_i_i)

]]></Node>
<StgValue><ssdm name="empty_1389"/></StgValue>
</operation>

<operation id="4183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2199  %tmp_1301_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1301_i_i"/></StgValue>
</operation>

<operation id="4184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2205  %empty_1390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1301_i_i)

]]></Node>
<StgValue><ssdm name="empty_1390"/></StgValue>
</operation>

<operation id="4185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2206  %tmp_1302_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1302_i_i"/></StgValue>
</operation>

<operation id="4186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2212  %empty_1391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1302_i_i)

]]></Node>
<StgValue><ssdm name="empty_1391"/></StgValue>
</operation>

<operation id="4187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2213  %tmp_1303_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1303_i_i"/></StgValue>
</operation>

<operation id="4188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2219  %empty_1392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1303_i_i)

]]></Node>
<StgValue><ssdm name="empty_1392"/></StgValue>
</operation>

<operation id="4189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2220  %tmp_1304_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1304_i_i"/></StgValue>
</operation>

<operation id="4190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2226  %empty_1393 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1304_i_i)

]]></Node>
<StgValue><ssdm name="empty_1393"/></StgValue>
</operation>

<operation id="4191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2227  %tmp_1305_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1305_i_i"/></StgValue>
</operation>

<operation id="4192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2233  %empty_1394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1305_i_i)

]]></Node>
<StgValue><ssdm name="empty_1394"/></StgValue>
</operation>

<operation id="4193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2234  %tmp_1306_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1306_i_i"/></StgValue>
</operation>

<operation id="4194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2240  %empty_1395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1306_i_i)

]]></Node>
<StgValue><ssdm name="empty_1395"/></StgValue>
</operation>

<operation id="4195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2241  %tmp_1307_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1307_i_i"/></StgValue>
</operation>

<operation id="4196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2247  %empty_1396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1307_i_i)

]]></Node>
<StgValue><ssdm name="empty_1396"/></StgValue>
</operation>

<operation id="4197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2248  %tmp_1308_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1308_i_i"/></StgValue>
</operation>

<operation id="4198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2254  %empty_1397 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1308_i_i)

]]></Node>
<StgValue><ssdm name="empty_1397"/></StgValue>
</operation>

<operation id="4199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2255  %tmp_1309_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1309_i_i"/></StgValue>
</operation>

<operation id="4200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2261  %empty_1398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1309_i_i)

]]></Node>
<StgValue><ssdm name="empty_1398"/></StgValue>
</operation>

<operation id="4201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2262  %tmp_1310_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1310_i_i"/></StgValue>
</operation>

<operation id="4202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2267  %tmp_63_7_28_i_i = zext i1 %tmp_62_7_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_7_28_i_i"/></StgValue>
</operation>

<operation id="4203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2268  %empty_1399 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1310_i_i)

]]></Node>
<StgValue><ssdm name="empty_1399"/></StgValue>
</operation>

<operation id="4204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2269  %tmp_1311_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1311_i_i"/></StgValue>
</operation>

<operation id="4205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2275  %empty_1400 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1311_i_i)

]]></Node>
<StgValue><ssdm name="empty_1400"/></StgValue>
</operation>

<operation id="4206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2276  %tmp_1312_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1312_i_i"/></StgValue>
</operation>

<operation id="4207" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2282  %tmp734 = add i16 %tmp_63_7_28_i_i, %p_accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="tmp734"/></StgValue>
</operation>

<operation id="4208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2284  %tmp735_cast = zext i2 %tmp735 to i16

]]></Node>
<StgValue><ssdm name="tmp735_cast"/></StgValue>
</operation>

<operation id="4209" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2285  %tmp733 = add i16 %tmp734, %tmp735_cast

]]></Node>
<StgValue><ssdm name="tmp733"/></StgValue>
</operation>

<operation id="4210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2291  %tmp736_cast = zext i3 %tmp736 to i16

]]></Node>
<StgValue><ssdm name="tmp736_cast"/></StgValue>
</operation>

<operation id="4211" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2292  %tmp732 = add i16 %tmp733, %tmp736_cast

]]></Node>
<StgValue><ssdm name="tmp732"/></StgValue>
</operation>

<operation id="4212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2306  %tmp739_cast = zext i4 %tmp739 to i16

]]></Node>
<StgValue><ssdm name="tmp739_cast"/></StgValue>
</operation>

<operation id="4213" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2307  %tmp731 = add i16 %tmp732, %tmp739_cast

]]></Node>
<StgValue><ssdm name="tmp731"/></StgValue>
</operation>

<operation id="4214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2338  %tmp746_cast = zext i5 %tmp746 to i16

]]></Node>
<StgValue><ssdm name="tmp746_cast"/></StgValue>
</operation>

<operation id="4215" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2339  %accu_0_7_V = add i16 %tmp731, %tmp746_cast

]]></Node>
<StgValue><ssdm name="accu_0_7_V"/></StgValue>
</operation>

<operation id="4216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2340  %empty_1401 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1312_i_i)

]]></Node>
<StgValue><ssdm name="empty_1401"/></StgValue>
</operation>

<operation id="4217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2343  %tmp_1313_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1313_i_i"/></StgValue>
</operation>

<operation id="4218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2349  %empty_1402 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1313_i_i)

]]></Node>
<StgValue><ssdm name="empty_1402"/></StgValue>
</operation>

<operation id="4219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2350  %tmp_1314_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1314_i_i"/></StgValue>
</operation>

<operation id="4220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2356  %empty_1403 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1314_i_i)

]]></Node>
<StgValue><ssdm name="empty_1403"/></StgValue>
</operation>

<operation id="4221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2357  %tmp_1315_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1315_i_i"/></StgValue>
</operation>

<operation id="4222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2363  %empty_1404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1315_i_i)

]]></Node>
<StgValue><ssdm name="empty_1404"/></StgValue>
</operation>

<operation id="4223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2364  %tmp_1316_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1316_i_i"/></StgValue>
</operation>

<operation id="4224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2370  %empty_1405 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1316_i_i)

]]></Node>
<StgValue><ssdm name="empty_1405"/></StgValue>
</operation>

<operation id="4225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2371  %tmp_1317_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1317_i_i"/></StgValue>
</operation>

<operation id="4226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2377  %empty_1406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1317_i_i)

]]></Node>
<StgValue><ssdm name="empty_1406"/></StgValue>
</operation>

<operation id="4227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2378  %tmp_1318_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1318_i_i"/></StgValue>
</operation>

<operation id="4228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2384  %empty_1407 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1318_i_i)

]]></Node>
<StgValue><ssdm name="empty_1407"/></StgValue>
</operation>

<operation id="4229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2385  %tmp_1319_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1319_i_i"/></StgValue>
</operation>

<operation id="4230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2391  %empty_1408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1319_i_i)

]]></Node>
<StgValue><ssdm name="empty_1408"/></StgValue>
</operation>

<operation id="4231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2392  %tmp_1320_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1320_i_i"/></StgValue>
</operation>

<operation id="4232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2398  %empty_1409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1320_i_i)

]]></Node>
<StgValue><ssdm name="empty_1409"/></StgValue>
</operation>

<operation id="4233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2399  %tmp_1321_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1321_i_i"/></StgValue>
</operation>

<operation id="4234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2405  %empty_1410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1321_i_i)

]]></Node>
<StgValue><ssdm name="empty_1410"/></StgValue>
</operation>

<operation id="4235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2406  %tmp_1322_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1322_i_i"/></StgValue>
</operation>

<operation id="4236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2412  %empty_1411 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1322_i_i)

]]></Node>
<StgValue><ssdm name="empty_1411"/></StgValue>
</operation>

<operation id="4237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2413  %tmp_1323_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1323_i_i"/></StgValue>
</operation>

<operation id="4238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2419  %empty_1414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1323_i_i)

]]></Node>
<StgValue><ssdm name="empty_1414"/></StgValue>
</operation>

<operation id="4239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2420  %tmp_1324_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1324_i_i"/></StgValue>
</operation>

<operation id="4240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2426  %empty_1415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1324_i_i)

]]></Node>
<StgValue><ssdm name="empty_1415"/></StgValue>
</operation>

<operation id="4241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2427  %tmp_1325_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1325_i_i"/></StgValue>
</operation>

<operation id="4242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2433  %empty_1416 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1325_i_i)

]]></Node>
<StgValue><ssdm name="empty_1416"/></StgValue>
</operation>

<operation id="4243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2434  %tmp_1326_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1326_i_i"/></StgValue>
</operation>

<operation id="4244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2440  %empty_1417 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1326_i_i)

]]></Node>
<StgValue><ssdm name="empty_1417"/></StgValue>
</operation>

<operation id="4245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2441  %tmp_1327_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1327_i_i"/></StgValue>
</operation>

<operation id="4246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2447  %empty_1418 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1327_i_i)

]]></Node>
<StgValue><ssdm name="empty_1418"/></StgValue>
</operation>

<operation id="4247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2448  %tmp_1328_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1328_i_i"/></StgValue>
</operation>

<operation id="4248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2454  %empty_1419 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1328_i_i)

]]></Node>
<StgValue><ssdm name="empty_1419"/></StgValue>
</operation>

<operation id="4249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2455  %tmp_1329_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1329_i_i"/></StgValue>
</operation>

<operation id="4250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2461  %empty_1420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1329_i_i)

]]></Node>
<StgValue><ssdm name="empty_1420"/></StgValue>
</operation>

<operation id="4251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2462  %tmp_1330_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1330_i_i"/></StgValue>
</operation>

<operation id="4252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2468  %empty_1421 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1330_i_i)

]]></Node>
<StgValue><ssdm name="empty_1421"/></StgValue>
</operation>

<operation id="4253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2469  %tmp_1331_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1331_i_i"/></StgValue>
</operation>

<operation id="4254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2475  %empty_1422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1331_i_i)

]]></Node>
<StgValue><ssdm name="empty_1422"/></StgValue>
</operation>

<operation id="4255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2476  %tmp_1332_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1332_i_i"/></StgValue>
</operation>

<operation id="4256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2482  %empty_1423 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1332_i_i)

]]></Node>
<StgValue><ssdm name="empty_1423"/></StgValue>
</operation>

<operation id="4257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2483  %tmp_1333_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1333_i_i"/></StgValue>
</operation>

<operation id="4258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2489  %empty_1424 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1333_i_i)

]]></Node>
<StgValue><ssdm name="empty_1424"/></StgValue>
</operation>

<operation id="4259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2490  %tmp_1334_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1334_i_i"/></StgValue>
</operation>

<operation id="4260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2496  %empty_1425 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1334_i_i)

]]></Node>
<StgValue><ssdm name="empty_1425"/></StgValue>
</operation>

<operation id="4261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2497  %tmp_1335_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1335_i_i"/></StgValue>
</operation>

<operation id="4262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2503  %empty_1426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1335_i_i)

]]></Node>
<StgValue><ssdm name="empty_1426"/></StgValue>
</operation>

<operation id="4263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2504  %tmp_1336_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1336_i_i"/></StgValue>
</operation>

<operation id="4264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2510  %empty_1427 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1336_i_i)

]]></Node>
<StgValue><ssdm name="empty_1427"/></StgValue>
</operation>

<operation id="4265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2511  %tmp_1337_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1337_i_i"/></StgValue>
</operation>

<operation id="4266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2517  %empty_1428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1337_i_i)

]]></Node>
<StgValue><ssdm name="empty_1428"/></StgValue>
</operation>

<operation id="4267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2518  %tmp_1338_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1338_i_i"/></StgValue>
</operation>

<operation id="4268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2524  %empty_1429 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1338_i_i)

]]></Node>
<StgValue><ssdm name="empty_1429"/></StgValue>
</operation>

<operation id="4269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2525  %tmp_1339_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1339_i_i"/></StgValue>
</operation>

<operation id="4270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2531  %empty_1430 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1339_i_i)

]]></Node>
<StgValue><ssdm name="empty_1430"/></StgValue>
</operation>

<operation id="4271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2532  %tmp_1340_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1340_i_i"/></StgValue>
</operation>

<operation id="4272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2538  %empty_1431 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1340_i_i)

]]></Node>
<StgValue><ssdm name="empty_1431"/></StgValue>
</operation>

<operation id="4273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2539  %tmp_1341_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1341_i_i"/></StgValue>
</operation>

<operation id="4274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2545  %empty_1432 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1341_i_i)

]]></Node>
<StgValue><ssdm name="empty_1432"/></StgValue>
</operation>

<operation id="4275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2546  %tmp_1342_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1342_i_i"/></StgValue>
</operation>

<operation id="4276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2551  %tmp_63_8_28_i_i = zext i1 %tmp_62_8_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_8_28_i_i"/></StgValue>
</operation>

<operation id="4277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2552  %empty_1433 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1342_i_i)

]]></Node>
<StgValue><ssdm name="empty_1433"/></StgValue>
</operation>

<operation id="4278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2553  %tmp_1343_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1343_i_i"/></StgValue>
</operation>

<operation id="4279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2559  %empty_1434 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1343_i_i)

]]></Node>
<StgValue><ssdm name="empty_1434"/></StgValue>
</operation>

<operation id="4280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2560  %tmp_1344_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1344_i_i"/></StgValue>
</operation>

<operation id="4281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2566  %tmp827 = add i16 %tmp_63_8_28_i_i, %p_accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="tmp827"/></StgValue>
</operation>

<operation id="4282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2568  %tmp828_cast = zext i2 %tmp828 to i16

]]></Node>
<StgValue><ssdm name="tmp828_cast"/></StgValue>
</operation>

<operation id="4283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2569  %tmp826 = add i16 %tmp827, %tmp828_cast

]]></Node>
<StgValue><ssdm name="tmp826"/></StgValue>
</operation>

<operation id="4284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2575  %tmp829_cast = zext i3 %tmp829 to i16

]]></Node>
<StgValue><ssdm name="tmp829_cast"/></StgValue>
</operation>

<operation id="4285" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2576  %tmp825 = add i16 %tmp826, %tmp829_cast

]]></Node>
<StgValue><ssdm name="tmp825"/></StgValue>
</operation>

<operation id="4286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2590  %tmp832_cast = zext i4 %tmp832 to i16

]]></Node>
<StgValue><ssdm name="tmp832_cast"/></StgValue>
</operation>

<operation id="4287" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2591  %tmp824 = add i16 %tmp825, %tmp832_cast

]]></Node>
<StgValue><ssdm name="tmp824"/></StgValue>
</operation>

<operation id="4288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2622  %tmp839_cast = zext i5 %tmp839 to i16

]]></Node>
<StgValue><ssdm name="tmp839_cast"/></StgValue>
</operation>

<operation id="4289" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2623  %accu_0_8_V = add i16 %tmp824, %tmp839_cast

]]></Node>
<StgValue><ssdm name="accu_0_8_V"/></StgValue>
</operation>

<operation id="4290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2624  %empty_1435 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1344_i_i)

]]></Node>
<StgValue><ssdm name="empty_1435"/></StgValue>
</operation>

<operation id="4291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2627  %tmp_1345_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1345_i_i"/></StgValue>
</operation>

<operation id="4292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2633  %empty_1436 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1345_i_i)

]]></Node>
<StgValue><ssdm name="empty_1436"/></StgValue>
</operation>

<operation id="4293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2634  %tmp_1346_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1346_i_i"/></StgValue>
</operation>

<operation id="4294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2640  %empty_1437 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1346_i_i)

]]></Node>
<StgValue><ssdm name="empty_1437"/></StgValue>
</operation>

<operation id="4295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2641  %tmp_1347_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1347_i_i"/></StgValue>
</operation>

<operation id="4296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2647  %empty_1438 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1347_i_i)

]]></Node>
<StgValue><ssdm name="empty_1438"/></StgValue>
</operation>

<operation id="4297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2648  %tmp_1348_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1348_i_i"/></StgValue>
</operation>

<operation id="4298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2654  %empty_1439 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1348_i_i)

]]></Node>
<StgValue><ssdm name="empty_1439"/></StgValue>
</operation>

<operation id="4299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2655  %tmp_1349_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1349_i_i"/></StgValue>
</operation>

<operation id="4300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2661  %empty_1440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1349_i_i)

]]></Node>
<StgValue><ssdm name="empty_1440"/></StgValue>
</operation>

<operation id="4301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2662  %tmp_1350_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1350_i_i"/></StgValue>
</operation>

<operation id="4302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2668  %empty_1441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1350_i_i)

]]></Node>
<StgValue><ssdm name="empty_1441"/></StgValue>
</operation>

<operation id="4303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2669  %tmp_1351_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1351_i_i"/></StgValue>
</operation>

<operation id="4304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2675  %empty_1442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1351_i_i)

]]></Node>
<StgValue><ssdm name="empty_1442"/></StgValue>
</operation>

<operation id="4305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2676  %tmp_1352_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1352_i_i"/></StgValue>
</operation>

<operation id="4306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2682  %empty_1443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1352_i_i)

]]></Node>
<StgValue><ssdm name="empty_1443"/></StgValue>
</operation>

<operation id="4307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2683  %tmp_1353_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1353_i_i"/></StgValue>
</operation>

<operation id="4308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2689  %empty_1444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1353_i_i)

]]></Node>
<StgValue><ssdm name="empty_1444"/></StgValue>
</operation>

<operation id="4309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2690  %tmp_1354_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1354_i_i"/></StgValue>
</operation>

<operation id="4310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2696  %empty_1445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1354_i_i)

]]></Node>
<StgValue><ssdm name="empty_1445"/></StgValue>
</operation>

<operation id="4311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2697  %tmp_1355_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1355_i_i"/></StgValue>
</operation>

<operation id="4312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2703  %empty_1448 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1355_i_i)

]]></Node>
<StgValue><ssdm name="empty_1448"/></StgValue>
</operation>

<operation id="4313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2704  %tmp_1356_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1356_i_i"/></StgValue>
</operation>

<operation id="4314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2710  %empty_1449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1356_i_i)

]]></Node>
<StgValue><ssdm name="empty_1449"/></StgValue>
</operation>

<operation id="4315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2711  %tmp_1357_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1357_i_i"/></StgValue>
</operation>

<operation id="4316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2717  %empty_1450 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1357_i_i)

]]></Node>
<StgValue><ssdm name="empty_1450"/></StgValue>
</operation>

<operation id="4317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2718  %tmp_1358_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1358_i_i"/></StgValue>
</operation>

<operation id="4318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2724  %empty_1451 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1358_i_i)

]]></Node>
<StgValue><ssdm name="empty_1451"/></StgValue>
</operation>

<operation id="4319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2725  %tmp_1359_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1359_i_i"/></StgValue>
</operation>

<operation id="4320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2731  %empty_1452 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1359_i_i)

]]></Node>
<StgValue><ssdm name="empty_1452"/></StgValue>
</operation>

<operation id="4321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2732  %tmp_1360_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1360_i_i"/></StgValue>
</operation>

<operation id="4322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2738  %empty_1453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1360_i_i)

]]></Node>
<StgValue><ssdm name="empty_1453"/></StgValue>
</operation>

<operation id="4323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2739  %tmp_1361_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1361_i_i"/></StgValue>
</operation>

<operation id="4324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2745  %empty_1454 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1361_i_i)

]]></Node>
<StgValue><ssdm name="empty_1454"/></StgValue>
</operation>

<operation id="4325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2746  %tmp_1362_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1362_i_i"/></StgValue>
</operation>

<operation id="4326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2752  %empty_1455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1362_i_i)

]]></Node>
<StgValue><ssdm name="empty_1455"/></StgValue>
</operation>

<operation id="4327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2753  %tmp_1363_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1363_i_i"/></StgValue>
</operation>

<operation id="4328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2759  %empty_1456 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1363_i_i)

]]></Node>
<StgValue><ssdm name="empty_1456"/></StgValue>
</operation>

<operation id="4329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2760  %tmp_1364_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1364_i_i"/></StgValue>
</operation>

<operation id="4330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2766  %empty_1457 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1364_i_i)

]]></Node>
<StgValue><ssdm name="empty_1457"/></StgValue>
</operation>

<operation id="4331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2767  %tmp_1365_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1365_i_i"/></StgValue>
</operation>

<operation id="4332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2773  %empty_1458 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1365_i_i)

]]></Node>
<StgValue><ssdm name="empty_1458"/></StgValue>
</operation>

<operation id="4333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2774  %tmp_1366_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1366_i_i"/></StgValue>
</operation>

<operation id="4334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2780  %empty_1459 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1366_i_i)

]]></Node>
<StgValue><ssdm name="empty_1459"/></StgValue>
</operation>

<operation id="4335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2781  %tmp_1367_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1367_i_i"/></StgValue>
</operation>

<operation id="4336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2787  %empty_1460 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1367_i_i)

]]></Node>
<StgValue><ssdm name="empty_1460"/></StgValue>
</operation>

<operation id="4337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2788  %tmp_1368_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1368_i_i"/></StgValue>
</operation>

<operation id="4338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2794  %empty_1461 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1368_i_i)

]]></Node>
<StgValue><ssdm name="empty_1461"/></StgValue>
</operation>

<operation id="4339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2795  %tmp_1369_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1369_i_i"/></StgValue>
</operation>

<operation id="4340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2801  %empty_1462 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1369_i_i)

]]></Node>
<StgValue><ssdm name="empty_1462"/></StgValue>
</operation>

<operation id="4341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2802  %tmp_1370_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1370_i_i"/></StgValue>
</operation>

<operation id="4342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2808  %empty_1463 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1370_i_i)

]]></Node>
<StgValue><ssdm name="empty_1463"/></StgValue>
</operation>

<operation id="4343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2809  %tmp_1371_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1371_i_i"/></StgValue>
</operation>

<operation id="4344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2815  %empty_1464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1371_i_i)

]]></Node>
<StgValue><ssdm name="empty_1464"/></StgValue>
</operation>

<operation id="4345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2816  %tmp_1372_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1372_i_i"/></StgValue>
</operation>

<operation id="4346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2822  %empty_1465 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1372_i_i)

]]></Node>
<StgValue><ssdm name="empty_1465"/></StgValue>
</operation>

<operation id="4347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2823  %tmp_1373_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1373_i_i"/></StgValue>
</operation>

<operation id="4348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2829  %empty_1466 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1373_i_i)

]]></Node>
<StgValue><ssdm name="empty_1466"/></StgValue>
</operation>

<operation id="4349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2830  %tmp_1374_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1374_i_i"/></StgValue>
</operation>

<operation id="4350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2835  %tmp_63_9_28_i_i = zext i1 %tmp_62_9_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_9_28_i_i"/></StgValue>
</operation>

<operation id="4351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2836  %empty_1467 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1374_i_i)

]]></Node>
<StgValue><ssdm name="empty_1467"/></StgValue>
</operation>

<operation id="4352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2837  %tmp_1375_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1375_i_i"/></StgValue>
</operation>

<operation id="4353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2843  %empty_1468 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1375_i_i)

]]></Node>
<StgValue><ssdm name="empty_1468"/></StgValue>
</operation>

<operation id="4354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2844  %tmp_1376_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1376_i_i"/></StgValue>
</operation>

<operation id="4355" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2850  %tmp920 = add i16 %tmp_63_9_28_i_i, %p_accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="tmp920"/></StgValue>
</operation>

<operation id="4356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2852  %tmp921_cast = zext i2 %tmp921 to i16

]]></Node>
<StgValue><ssdm name="tmp921_cast"/></StgValue>
</operation>

<operation id="4357" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2853  %tmp919 = add i16 %tmp920, %tmp921_cast

]]></Node>
<StgValue><ssdm name="tmp919"/></StgValue>
</operation>

<operation id="4358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2859  %tmp922_cast = zext i3 %tmp922 to i16

]]></Node>
<StgValue><ssdm name="tmp922_cast"/></StgValue>
</operation>

<operation id="4359" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2860  %tmp918 = add i16 %tmp919, %tmp922_cast

]]></Node>
<StgValue><ssdm name="tmp918"/></StgValue>
</operation>

<operation id="4360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2874  %tmp925_cast = zext i4 %tmp925 to i16

]]></Node>
<StgValue><ssdm name="tmp925_cast"/></StgValue>
</operation>

<operation id="4361" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2875  %tmp917 = add i16 %tmp918, %tmp925_cast

]]></Node>
<StgValue><ssdm name="tmp917"/></StgValue>
</operation>

<operation id="4362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2906  %tmp932_cast = zext i5 %tmp932 to i16

]]></Node>
<StgValue><ssdm name="tmp932_cast"/></StgValue>
</operation>

<operation id="4363" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2907  %accu_0_9_V = add i16 %tmp917, %tmp932_cast

]]></Node>
<StgValue><ssdm name="accu_0_9_V"/></StgValue>
</operation>

<operation id="4364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2908  %empty_1469 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1376_i_i)

]]></Node>
<StgValue><ssdm name="empty_1469"/></StgValue>
</operation>

<operation id="4365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2911  %tmp_1377_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1377_i_i"/></StgValue>
</operation>

<operation id="4366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2917  %empty_1470 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1377_i_i)

]]></Node>
<StgValue><ssdm name="empty_1470"/></StgValue>
</operation>

<operation id="4367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2918  %tmp_1378_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1378_i_i"/></StgValue>
</operation>

<operation id="4368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2924  %empty_1471 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1378_i_i)

]]></Node>
<StgValue><ssdm name="empty_1471"/></StgValue>
</operation>

<operation id="4369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2925  %tmp_1379_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1379_i_i"/></StgValue>
</operation>

<operation id="4370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2931  %empty_1472 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1379_i_i)

]]></Node>
<StgValue><ssdm name="empty_1472"/></StgValue>
</operation>

<operation id="4371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2932  %tmp_1380_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1380_i_i"/></StgValue>
</operation>

<operation id="4372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2938  %empty_1473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1380_i_i)

]]></Node>
<StgValue><ssdm name="empty_1473"/></StgValue>
</operation>

<operation id="4373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2939  %tmp_1381_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1381_i_i"/></StgValue>
</operation>

<operation id="4374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2945  %empty_1474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1381_i_i)

]]></Node>
<StgValue><ssdm name="empty_1474"/></StgValue>
</operation>

<operation id="4375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2946  %tmp_1382_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1382_i_i"/></StgValue>
</operation>

<operation id="4376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2952  %empty_1475 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1382_i_i)

]]></Node>
<StgValue><ssdm name="empty_1475"/></StgValue>
</operation>

<operation id="4377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2953  %tmp_1383_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1383_i_i"/></StgValue>
</operation>

<operation id="4378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2959  %empty_1476 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1383_i_i)

]]></Node>
<StgValue><ssdm name="empty_1476"/></StgValue>
</operation>

<operation id="4379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2960  %tmp_1384_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1384_i_i"/></StgValue>
</operation>

<operation id="4380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2966  %empty_1477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1384_i_i)

]]></Node>
<StgValue><ssdm name="empty_1477"/></StgValue>
</operation>

<operation id="4381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2967  %tmp_1385_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1385_i_i"/></StgValue>
</operation>

<operation id="4382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2973  %empty_1478 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1385_i_i)

]]></Node>
<StgValue><ssdm name="empty_1478"/></StgValue>
</operation>

<operation id="4383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2974  %tmp_1386_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1386_i_i"/></StgValue>
</operation>

<operation id="4384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2980  %empty_1479 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1386_i_i)

]]></Node>
<StgValue><ssdm name="empty_1479"/></StgValue>
</operation>

<operation id="4385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2981  %tmp_1387_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1387_i_i"/></StgValue>
</operation>

<operation id="4386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2987  %empty_1482 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1387_i_i)

]]></Node>
<StgValue><ssdm name="empty_1482"/></StgValue>
</operation>

<operation id="4387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2988  %tmp_1388_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1388_i_i"/></StgValue>
</operation>

<operation id="4388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2994  %empty_1483 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1388_i_i)

]]></Node>
<StgValue><ssdm name="empty_1483"/></StgValue>
</operation>

<operation id="4389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2995  %tmp_1389_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1389_i_i"/></StgValue>
</operation>

<operation id="4390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3001  %empty_1484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1389_i_i)

]]></Node>
<StgValue><ssdm name="empty_1484"/></StgValue>
</operation>

<operation id="4391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3002  %tmp_1390_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1390_i_i"/></StgValue>
</operation>

<operation id="4392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3008  %empty_1485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1390_i_i)

]]></Node>
<StgValue><ssdm name="empty_1485"/></StgValue>
</operation>

<operation id="4393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3009  %tmp_1391_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1391_i_i"/></StgValue>
</operation>

<operation id="4394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3015  %empty_1486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1391_i_i)

]]></Node>
<StgValue><ssdm name="empty_1486"/></StgValue>
</operation>

<operation id="4395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3016  %tmp_1392_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1392_i_i"/></StgValue>
</operation>

<operation id="4396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3022  %empty_1487 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1392_i_i)

]]></Node>
<StgValue><ssdm name="empty_1487"/></StgValue>
</operation>

<operation id="4397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3023  %tmp_1393_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1393_i_i"/></StgValue>
</operation>

<operation id="4398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3029  %empty_1488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1393_i_i)

]]></Node>
<StgValue><ssdm name="empty_1488"/></StgValue>
</operation>

<operation id="4399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3030  %tmp_1394_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1394_i_i"/></StgValue>
</operation>

<operation id="4400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3036  %empty_1489 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1394_i_i)

]]></Node>
<StgValue><ssdm name="empty_1489"/></StgValue>
</operation>

<operation id="4401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3037  %tmp_1395_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1395_i_i"/></StgValue>
</operation>

<operation id="4402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3043  %empty_1490 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1395_i_i)

]]></Node>
<StgValue><ssdm name="empty_1490"/></StgValue>
</operation>

<operation id="4403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3044  %tmp_1396_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1396_i_i"/></StgValue>
</operation>

<operation id="4404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3050  %empty_1491 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1396_i_i)

]]></Node>
<StgValue><ssdm name="empty_1491"/></StgValue>
</operation>

<operation id="4405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3051  %tmp_1397_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1397_i_i"/></StgValue>
</operation>

<operation id="4406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3057  %empty_1492 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1397_i_i)

]]></Node>
<StgValue><ssdm name="empty_1492"/></StgValue>
</operation>

<operation id="4407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3058  %tmp_1398_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1398_i_i"/></StgValue>
</operation>

<operation id="4408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3064  %empty_1493 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1398_i_i)

]]></Node>
<StgValue><ssdm name="empty_1493"/></StgValue>
</operation>

<operation id="4409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3065  %tmp_1399_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1399_i_i"/></StgValue>
</operation>

<operation id="4410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3071  %empty_1494 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1399_i_i)

]]></Node>
<StgValue><ssdm name="empty_1494"/></StgValue>
</operation>

<operation id="4411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3072  %tmp_1400_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1400_i_i"/></StgValue>
</operation>

<operation id="4412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3078  %empty_1495 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1400_i_i)

]]></Node>
<StgValue><ssdm name="empty_1495"/></StgValue>
</operation>

<operation id="4413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3079  %tmp_1401_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1401_i_i"/></StgValue>
</operation>

<operation id="4414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3085  %empty_1496 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1401_i_i)

]]></Node>
<StgValue><ssdm name="empty_1496"/></StgValue>
</operation>

<operation id="4415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3086  %tmp_1402_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1402_i_i"/></StgValue>
</operation>

<operation id="4416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3092  %empty_1497 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1402_i_i)

]]></Node>
<StgValue><ssdm name="empty_1497"/></StgValue>
</operation>

<operation id="4417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3093  %tmp_1403_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1403_i_i"/></StgValue>
</operation>

<operation id="4418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3099  %empty_1498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1403_i_i)

]]></Node>
<StgValue><ssdm name="empty_1498"/></StgValue>
</operation>

<operation id="4419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3100  %tmp_1404_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1404_i_i"/></StgValue>
</operation>

<operation id="4420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3106  %empty_1499 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1404_i_i)

]]></Node>
<StgValue><ssdm name="empty_1499"/></StgValue>
</operation>

<operation id="4421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3107  %tmp_1405_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1405_i_i"/></StgValue>
</operation>

<operation id="4422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3113  %empty_1500 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1405_i_i)

]]></Node>
<StgValue><ssdm name="empty_1500"/></StgValue>
</operation>

<operation id="4423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3114  %tmp_1406_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1406_i_i"/></StgValue>
</operation>

<operation id="4424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3119  %tmp_63_10_28_i_i = zext i1 %tmp_62_10_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_10_28_i_i"/></StgValue>
</operation>

<operation id="4425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3120  %empty_1501 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1406_i_i)

]]></Node>
<StgValue><ssdm name="empty_1501"/></StgValue>
</operation>

<operation id="4426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3121  %tmp_1407_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1407_i_i"/></StgValue>
</operation>

<operation id="4427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3127  %empty_1502 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1407_i_i)

]]></Node>
<StgValue><ssdm name="empty_1502"/></StgValue>
</operation>

<operation id="4428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3128  %tmp_1408_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1408_i_i"/></StgValue>
</operation>

<operation id="4429" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3134  %tmp1013 = add i16 %tmp_63_10_28_i_i, %p_accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="tmp1013"/></StgValue>
</operation>

<operation id="4430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3136  %tmp1014_cast = zext i2 %tmp1014 to i16

]]></Node>
<StgValue><ssdm name="tmp1014_cast"/></StgValue>
</operation>

<operation id="4431" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3137  %tmp1012 = add i16 %tmp1013, %tmp1014_cast

]]></Node>
<StgValue><ssdm name="tmp1012"/></StgValue>
</operation>

<operation id="4432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3143  %tmp1015_cast = zext i3 %tmp1015 to i16

]]></Node>
<StgValue><ssdm name="tmp1015_cast"/></StgValue>
</operation>

<operation id="4433" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3144  %tmp1011 = add i16 %tmp1012, %tmp1015_cast

]]></Node>
<StgValue><ssdm name="tmp1011"/></StgValue>
</operation>

<operation id="4434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3158  %tmp1018_cast = zext i4 %tmp1018 to i16

]]></Node>
<StgValue><ssdm name="tmp1018_cast"/></StgValue>
</operation>

<operation id="4435" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3159  %tmp1010 = add i16 %tmp1011, %tmp1018_cast

]]></Node>
<StgValue><ssdm name="tmp1010"/></StgValue>
</operation>

<operation id="4436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3190  %tmp1025_cast = zext i5 %tmp1025 to i16

]]></Node>
<StgValue><ssdm name="tmp1025_cast"/></StgValue>
</operation>

<operation id="4437" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3191  %accu_0_10_V = add i16 %tmp1010, %tmp1025_cast

]]></Node>
<StgValue><ssdm name="accu_0_10_V"/></StgValue>
</operation>

<operation id="4438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3192  %empty_1503 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1408_i_i)

]]></Node>
<StgValue><ssdm name="empty_1503"/></StgValue>
</operation>

<operation id="4439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3195  %tmp_1409_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1409_i_i"/></StgValue>
</operation>

<operation id="4440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3201  %empty_1504 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1409_i_i)

]]></Node>
<StgValue><ssdm name="empty_1504"/></StgValue>
</operation>

<operation id="4441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3202  %tmp_1410_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1410_i_i"/></StgValue>
</operation>

<operation id="4442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3208  %empty_1505 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1410_i_i)

]]></Node>
<StgValue><ssdm name="empty_1505"/></StgValue>
</operation>

<operation id="4443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3209  %tmp_1411_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1411_i_i"/></StgValue>
</operation>

<operation id="4444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3215  %empty_1506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1411_i_i)

]]></Node>
<StgValue><ssdm name="empty_1506"/></StgValue>
</operation>

<operation id="4445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3216  %tmp_1412_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1412_i_i"/></StgValue>
</operation>

<operation id="4446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3222  %empty_1507 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1412_i_i)

]]></Node>
<StgValue><ssdm name="empty_1507"/></StgValue>
</operation>

<operation id="4447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3223  %tmp_1413_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1413_i_i"/></StgValue>
</operation>

<operation id="4448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3229  %empty_1508 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1413_i_i)

]]></Node>
<StgValue><ssdm name="empty_1508"/></StgValue>
</operation>

<operation id="4449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3230  %tmp_1414_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1414_i_i"/></StgValue>
</operation>

<operation id="4450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3236  %empty_1509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1414_i_i)

]]></Node>
<StgValue><ssdm name="empty_1509"/></StgValue>
</operation>

<operation id="4451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3237  %tmp_1415_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1415_i_i"/></StgValue>
</operation>

<operation id="4452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3243  %empty_1510 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1415_i_i)

]]></Node>
<StgValue><ssdm name="empty_1510"/></StgValue>
</operation>

<operation id="4453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3244  %tmp_1416_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1416_i_i"/></StgValue>
</operation>

<operation id="4454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3250  %empty_1511 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1416_i_i)

]]></Node>
<StgValue><ssdm name="empty_1511"/></StgValue>
</operation>

<operation id="4455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3251  %tmp_1417_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1417_i_i"/></StgValue>
</operation>

<operation id="4456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3257  %empty_1512 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1417_i_i)

]]></Node>
<StgValue><ssdm name="empty_1512"/></StgValue>
</operation>

<operation id="4457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3258  %tmp_1418_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1418_i_i"/></StgValue>
</operation>

<operation id="4458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3264  %empty_1513 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1418_i_i)

]]></Node>
<StgValue><ssdm name="empty_1513"/></StgValue>
</operation>

<operation id="4459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3265  %tmp_1419_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1419_i_i"/></StgValue>
</operation>

<operation id="4460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3271  %empty_1516 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1419_i_i)

]]></Node>
<StgValue><ssdm name="empty_1516"/></StgValue>
</operation>

<operation id="4461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3272  %tmp_1420_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1420_i_i"/></StgValue>
</operation>

<operation id="4462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3278  %empty_1517 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1420_i_i)

]]></Node>
<StgValue><ssdm name="empty_1517"/></StgValue>
</operation>

<operation id="4463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3279  %tmp_1421_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1421_i_i"/></StgValue>
</operation>

<operation id="4464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3285  %empty_1518 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1421_i_i)

]]></Node>
<StgValue><ssdm name="empty_1518"/></StgValue>
</operation>

<operation id="4465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3286  %tmp_1422_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1422_i_i"/></StgValue>
</operation>

<operation id="4466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3292  %empty_1519 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1422_i_i)

]]></Node>
<StgValue><ssdm name="empty_1519"/></StgValue>
</operation>

<operation id="4467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3293  %tmp_1423_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1423_i_i"/></StgValue>
</operation>

<operation id="4468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3299  %empty_1520 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1423_i_i)

]]></Node>
<StgValue><ssdm name="empty_1520"/></StgValue>
</operation>

<operation id="4469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3300  %tmp_1424_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1424_i_i"/></StgValue>
</operation>

<operation id="4470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3306  %empty_1521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1424_i_i)

]]></Node>
<StgValue><ssdm name="empty_1521"/></StgValue>
</operation>

<operation id="4471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3307  %tmp_1425_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1425_i_i"/></StgValue>
</operation>

<operation id="4472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3313  %empty_1522 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1425_i_i)

]]></Node>
<StgValue><ssdm name="empty_1522"/></StgValue>
</operation>

<operation id="4473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3314  %tmp_1426_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1426_i_i"/></StgValue>
</operation>

<operation id="4474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3320  %empty_1523 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1426_i_i)

]]></Node>
<StgValue><ssdm name="empty_1523"/></StgValue>
</operation>

<operation id="4475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3321  %tmp_1427_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1427_i_i"/></StgValue>
</operation>

<operation id="4476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3327  %empty_1524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1427_i_i)

]]></Node>
<StgValue><ssdm name="empty_1524"/></StgValue>
</operation>

<operation id="4477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3328  %tmp_1428_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1428_i_i"/></StgValue>
</operation>

<operation id="4478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3334  %empty_1525 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1428_i_i)

]]></Node>
<StgValue><ssdm name="empty_1525"/></StgValue>
</operation>

<operation id="4479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3335  %tmp_1429_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1429_i_i"/></StgValue>
</operation>

<operation id="4480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3341  %empty_1526 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1429_i_i)

]]></Node>
<StgValue><ssdm name="empty_1526"/></StgValue>
</operation>

<operation id="4481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3342  %tmp_1430_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1430_i_i"/></StgValue>
</operation>

<operation id="4482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3348  %empty_1527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1430_i_i)

]]></Node>
<StgValue><ssdm name="empty_1527"/></StgValue>
</operation>

<operation id="4483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3349  %tmp_1431_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1431_i_i"/></StgValue>
</operation>

<operation id="4484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3355  %empty_1528 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1431_i_i)

]]></Node>
<StgValue><ssdm name="empty_1528"/></StgValue>
</operation>

<operation id="4485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3356  %tmp_1432_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1432_i_i"/></StgValue>
</operation>

<operation id="4486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3362  %empty_1529 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1432_i_i)

]]></Node>
<StgValue><ssdm name="empty_1529"/></StgValue>
</operation>

<operation id="4487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3363  %tmp_1433_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1433_i_i"/></StgValue>
</operation>

<operation id="4488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3369  %empty_1530 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1433_i_i)

]]></Node>
<StgValue><ssdm name="empty_1530"/></StgValue>
</operation>

<operation id="4489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3370  %tmp_1434_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1434_i_i"/></StgValue>
</operation>

<operation id="4490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3376  %empty_1531 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1434_i_i)

]]></Node>
<StgValue><ssdm name="empty_1531"/></StgValue>
</operation>

<operation id="4491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3377  %tmp_1435_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1435_i_i"/></StgValue>
</operation>

<operation id="4492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3383  %empty_1532 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1435_i_i)

]]></Node>
<StgValue><ssdm name="empty_1532"/></StgValue>
</operation>

<operation id="4493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3384  %tmp_1436_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1436_i_i"/></StgValue>
</operation>

<operation id="4494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3390  %empty_1533 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1436_i_i)

]]></Node>
<StgValue><ssdm name="empty_1533"/></StgValue>
</operation>

<operation id="4495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3391  %tmp_1437_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1437_i_i"/></StgValue>
</operation>

<operation id="4496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3397  %empty_1534 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1437_i_i)

]]></Node>
<StgValue><ssdm name="empty_1534"/></StgValue>
</operation>

<operation id="4497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3398  %tmp_1438_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1438_i_i"/></StgValue>
</operation>

<operation id="4498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3403  %tmp_63_11_28_i_i = zext i1 %tmp_62_11_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_11_28_i_i"/></StgValue>
</operation>

<operation id="4499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3404  %empty_1535 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1438_i_i)

]]></Node>
<StgValue><ssdm name="empty_1535"/></StgValue>
</operation>

<operation id="4500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3405  %tmp_1439_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1439_i_i"/></StgValue>
</operation>

<operation id="4501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3411  %empty_1536 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1439_i_i)

]]></Node>
<StgValue><ssdm name="empty_1536"/></StgValue>
</operation>

<operation id="4502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3412  %tmp_1440_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1440_i_i"/></StgValue>
</operation>

<operation id="4503" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3418  %tmp1073 = add i16 %tmp_63_11_28_i_i, %p_accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="tmp1073"/></StgValue>
</operation>

<operation id="4504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3420  %tmp1107_cast = zext i2 %tmp1074 to i16

]]></Node>
<StgValue><ssdm name="tmp1107_cast"/></StgValue>
</operation>

<operation id="4505" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3421  %tmp1075 = add i16 %tmp1073, %tmp1107_cast

]]></Node>
<StgValue><ssdm name="tmp1075"/></StgValue>
</operation>

<operation id="4506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3427  %tmp1108_cast = zext i3 %tmp1078 to i16

]]></Node>
<StgValue><ssdm name="tmp1108_cast"/></StgValue>
</operation>

<operation id="4507" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3428  %tmp1079 = add i16 %tmp1075, %tmp1108_cast

]]></Node>
<StgValue><ssdm name="tmp1079"/></StgValue>
</operation>

<operation id="4508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3442  %tmp1111_cast = zext i4 %tmp1086 to i16

]]></Node>
<StgValue><ssdm name="tmp1111_cast"/></StgValue>
</operation>

<operation id="4509" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3443  %tmp1087 = add i16 %tmp1079, %tmp1111_cast

]]></Node>
<StgValue><ssdm name="tmp1087"/></StgValue>
</operation>

<operation id="4510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3474  %tmp1118_cast = zext i5 %tmp1103 to i16

]]></Node>
<StgValue><ssdm name="tmp1118_cast"/></StgValue>
</operation>

<operation id="4511" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3475  %accu_0_11_V = add i16 %tmp1087, %tmp1118_cast

]]></Node>
<StgValue><ssdm name="accu_0_11_V"/></StgValue>
</operation>

<operation id="4512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3476  %empty_1537 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1440_i_i)

]]></Node>
<StgValue><ssdm name="empty_1537"/></StgValue>
</operation>

<operation id="4513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3479  %tmp_1441_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1441_i_i"/></StgValue>
</operation>

<operation id="4514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3485  %empty_1538 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1441_i_i)

]]></Node>
<StgValue><ssdm name="empty_1538"/></StgValue>
</operation>

<operation id="4515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3486  %tmp_1442_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1442_i_i"/></StgValue>
</operation>

<operation id="4516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3492  %empty_1539 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1442_i_i)

]]></Node>
<StgValue><ssdm name="empty_1539"/></StgValue>
</operation>

<operation id="4517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3493  %tmp_1443_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1443_i_i"/></StgValue>
</operation>

<operation id="4518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3499  %empty_1540 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1443_i_i)

]]></Node>
<StgValue><ssdm name="empty_1540"/></StgValue>
</operation>

<operation id="4519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3500  %tmp_1444_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1444_i_i"/></StgValue>
</operation>

<operation id="4520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3506  %empty_1541 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1444_i_i)

]]></Node>
<StgValue><ssdm name="empty_1541"/></StgValue>
</operation>

<operation id="4521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3507  %tmp_1445_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1445_i_i"/></StgValue>
</operation>

<operation id="4522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3513  %empty_1542 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1445_i_i)

]]></Node>
<StgValue><ssdm name="empty_1542"/></StgValue>
</operation>

<operation id="4523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3514  %tmp_1446_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1446_i_i"/></StgValue>
</operation>

<operation id="4524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3520  %empty_1543 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1446_i_i)

]]></Node>
<StgValue><ssdm name="empty_1543"/></StgValue>
</operation>

<operation id="4525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3521  %tmp_1447_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1447_i_i"/></StgValue>
</operation>

<operation id="4526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3527  %empty_1544 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1447_i_i)

]]></Node>
<StgValue><ssdm name="empty_1544"/></StgValue>
</operation>

<operation id="4527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3528  %tmp_1448_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1448_i_i"/></StgValue>
</operation>

<operation id="4528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3534  %empty_1545 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1448_i_i)

]]></Node>
<StgValue><ssdm name="empty_1545"/></StgValue>
</operation>

<operation id="4529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3535  %tmp_1449_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1449_i_i"/></StgValue>
</operation>

<operation id="4530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3541  %empty_1546 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1449_i_i)

]]></Node>
<StgValue><ssdm name="empty_1546"/></StgValue>
</operation>

<operation id="4531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3542  %tmp_1450_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1450_i_i"/></StgValue>
</operation>

<operation id="4532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3548  %empty_1547 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1450_i_i)

]]></Node>
<StgValue><ssdm name="empty_1547"/></StgValue>
</operation>

<operation id="4533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3549  %tmp_1451_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1451_i_i"/></StgValue>
</operation>

<operation id="4534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3555  %empty_1550 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1451_i_i)

]]></Node>
<StgValue><ssdm name="empty_1550"/></StgValue>
</operation>

<operation id="4535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3556  %tmp_1452_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1452_i_i"/></StgValue>
</operation>

<operation id="4536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3562  %empty_1551 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1452_i_i)

]]></Node>
<StgValue><ssdm name="empty_1551"/></StgValue>
</operation>

<operation id="4537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3563  %tmp_1453_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1453_i_i"/></StgValue>
</operation>

<operation id="4538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3569  %empty_1552 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1453_i_i)

]]></Node>
<StgValue><ssdm name="empty_1552"/></StgValue>
</operation>

<operation id="4539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3570  %tmp_1454_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1454_i_i"/></StgValue>
</operation>

<operation id="4540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3576  %empty_1553 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1454_i_i)

]]></Node>
<StgValue><ssdm name="empty_1553"/></StgValue>
</operation>

<operation id="4541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3577  %tmp_1455_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1455_i_i"/></StgValue>
</operation>

<operation id="4542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3583  %empty_1554 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1455_i_i)

]]></Node>
<StgValue><ssdm name="empty_1554"/></StgValue>
</operation>

<operation id="4543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3584  %tmp_1456_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1456_i_i"/></StgValue>
</operation>

<operation id="4544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3590  %empty_1555 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1456_i_i)

]]></Node>
<StgValue><ssdm name="empty_1555"/></StgValue>
</operation>

<operation id="4545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3591  %tmp_1457_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1457_i_i"/></StgValue>
</operation>

<operation id="4546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3597  %empty_1556 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1457_i_i)

]]></Node>
<StgValue><ssdm name="empty_1556"/></StgValue>
</operation>

<operation id="4547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3598  %tmp_1458_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1458_i_i"/></StgValue>
</operation>

<operation id="4548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3604  %empty_1557 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1458_i_i)

]]></Node>
<StgValue><ssdm name="empty_1557"/></StgValue>
</operation>

<operation id="4549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3605  %tmp_1459_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1459_i_i"/></StgValue>
</operation>

<operation id="4550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3611  %empty_1558 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1459_i_i)

]]></Node>
<StgValue><ssdm name="empty_1558"/></StgValue>
</operation>

<operation id="4551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3612  %tmp_1460_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1460_i_i"/></StgValue>
</operation>

<operation id="4552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3618  %empty_1559 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1460_i_i)

]]></Node>
<StgValue><ssdm name="empty_1559"/></StgValue>
</operation>

<operation id="4553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3619  %tmp_1461_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1461_i_i"/></StgValue>
</operation>

<operation id="4554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3625  %empty_1560 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1461_i_i)

]]></Node>
<StgValue><ssdm name="empty_1560"/></StgValue>
</operation>

<operation id="4555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3626  %tmp_1462_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1462_i_i"/></StgValue>
</operation>

<operation id="4556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3632  %empty_1561 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1462_i_i)

]]></Node>
<StgValue><ssdm name="empty_1561"/></StgValue>
</operation>

<operation id="4557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3633  %tmp_1463_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1463_i_i"/></StgValue>
</operation>

<operation id="4558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3639  %empty_1562 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1463_i_i)

]]></Node>
<StgValue><ssdm name="empty_1562"/></StgValue>
</operation>

<operation id="4559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3640  %tmp_1464_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1464_i_i"/></StgValue>
</operation>

<operation id="4560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3646  %empty_1563 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1464_i_i)

]]></Node>
<StgValue><ssdm name="empty_1563"/></StgValue>
</operation>

<operation id="4561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3647  %tmp_1465_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1465_i_i"/></StgValue>
</operation>

<operation id="4562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3653  %empty_1564 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1465_i_i)

]]></Node>
<StgValue><ssdm name="empty_1564"/></StgValue>
</operation>

<operation id="4563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3654  %tmp_1466_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1466_i_i"/></StgValue>
</operation>

<operation id="4564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3660  %empty_1565 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1466_i_i)

]]></Node>
<StgValue><ssdm name="empty_1565"/></StgValue>
</operation>

<operation id="4565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3661  %tmp_1467_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1467_i_i"/></StgValue>
</operation>

<operation id="4566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3667  %empty_1566 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1467_i_i)

]]></Node>
<StgValue><ssdm name="empty_1566"/></StgValue>
</operation>

<operation id="4567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3668  %tmp_1468_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1468_i_i"/></StgValue>
</operation>

<operation id="4568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3674  %empty_1567 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1468_i_i)

]]></Node>
<StgValue><ssdm name="empty_1567"/></StgValue>
</operation>

<operation id="4569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3675  %tmp_1469_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1469_i_i"/></StgValue>
</operation>

<operation id="4570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3681  %empty_1568 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1469_i_i)

]]></Node>
<StgValue><ssdm name="empty_1568"/></StgValue>
</operation>

<operation id="4571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3682  %tmp_1470_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1470_i_i"/></StgValue>
</operation>

<operation id="4572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3687  %tmp_63_12_28_i_i = zext i1 %tmp_62_12_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_12_28_i_i"/></StgValue>
</operation>

<operation id="4573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3688  %empty_1569 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1470_i_i)

]]></Node>
<StgValue><ssdm name="empty_1569"/></StgValue>
</operation>

<operation id="4574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3689  %tmp_1471_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1471_i_i"/></StgValue>
</operation>

<operation id="4575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3695  %empty_1570 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1471_i_i)

]]></Node>
<StgValue><ssdm name="empty_1570"/></StgValue>
</operation>

<operation id="4576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3696  %tmp_1472_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1472_i_i"/></StgValue>
</operation>

<operation id="4577" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3702  %tmp1136 = add i16 %tmp_63_12_28_i_i, %p_accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="tmp1136"/></StgValue>
</operation>

<operation id="4578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3704  %tmp1200_cast = zext i2 %tmp1137 to i16

]]></Node>
<StgValue><ssdm name="tmp1200_cast"/></StgValue>
</operation>

<operation id="4579" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3705  %tmp1138 = add i16 %tmp1136, %tmp1200_cast

]]></Node>
<StgValue><ssdm name="tmp1138"/></StgValue>
</operation>

<operation id="4580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3711  %tmp1201_cast = zext i3 %tmp1141 to i16

]]></Node>
<StgValue><ssdm name="tmp1201_cast"/></StgValue>
</operation>

<operation id="4581" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3712  %tmp1142 = add i16 %tmp1138, %tmp1201_cast

]]></Node>
<StgValue><ssdm name="tmp1142"/></StgValue>
</operation>

<operation id="4582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3726  %tmp1204_cast = zext i4 %tmp1149 to i16

]]></Node>
<StgValue><ssdm name="tmp1204_cast"/></StgValue>
</operation>

<operation id="4583" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3727  %tmp1150 = add i16 %tmp1142, %tmp1204_cast

]]></Node>
<StgValue><ssdm name="tmp1150"/></StgValue>
</operation>

<operation id="4584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3758  %tmp1211_cast = zext i5 %tmp1166 to i16

]]></Node>
<StgValue><ssdm name="tmp1211_cast"/></StgValue>
</operation>

<operation id="4585" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3759  %accu_0_12_V = add i16 %tmp1150, %tmp1211_cast

]]></Node>
<StgValue><ssdm name="accu_0_12_V"/></StgValue>
</operation>

<operation id="4586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3760  %empty_1571 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1472_i_i)

]]></Node>
<StgValue><ssdm name="empty_1571"/></StgValue>
</operation>

<operation id="4587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3763  %tmp_1473_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1473_i_i"/></StgValue>
</operation>

<operation id="4588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3769  %empty_1572 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1473_i_i)

]]></Node>
<StgValue><ssdm name="empty_1572"/></StgValue>
</operation>

<operation id="4589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3770  %tmp_1474_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1474_i_i"/></StgValue>
</operation>

<operation id="4590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3776  %empty_1573 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1474_i_i)

]]></Node>
<StgValue><ssdm name="empty_1573"/></StgValue>
</operation>

<operation id="4591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3777  %tmp_1475_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1475_i_i"/></StgValue>
</operation>

<operation id="4592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3783  %empty_1574 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1475_i_i)

]]></Node>
<StgValue><ssdm name="empty_1574"/></StgValue>
</operation>

<operation id="4593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3784  %tmp_1476_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1476_i_i"/></StgValue>
</operation>

<operation id="4594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3790  %empty_1575 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1476_i_i)

]]></Node>
<StgValue><ssdm name="empty_1575"/></StgValue>
</operation>

<operation id="4595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3791  %tmp_1477_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1477_i_i"/></StgValue>
</operation>

<operation id="4596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3797  %empty_1576 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1477_i_i)

]]></Node>
<StgValue><ssdm name="empty_1576"/></StgValue>
</operation>

<operation id="4597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3798  %tmp_1478_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1478_i_i"/></StgValue>
</operation>

<operation id="4598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3804  %empty_1577 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1478_i_i)

]]></Node>
<StgValue><ssdm name="empty_1577"/></StgValue>
</operation>

<operation id="4599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3805  %tmp_1479_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1479_i_i"/></StgValue>
</operation>

<operation id="4600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3811  %empty_1578 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1479_i_i)

]]></Node>
<StgValue><ssdm name="empty_1578"/></StgValue>
</operation>

<operation id="4601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3812  %tmp_1480_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1480_i_i"/></StgValue>
</operation>

<operation id="4602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3818  %empty_1579 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1480_i_i)

]]></Node>
<StgValue><ssdm name="empty_1579"/></StgValue>
</operation>

<operation id="4603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3819  %tmp_1481_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1481_i_i"/></StgValue>
</operation>

<operation id="4604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3825  %empty_1580 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1481_i_i)

]]></Node>
<StgValue><ssdm name="empty_1580"/></StgValue>
</operation>

<operation id="4605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3826  %tmp_1482_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1482_i_i"/></StgValue>
</operation>

<operation id="4606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3832  %empty_1581 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1482_i_i)

]]></Node>
<StgValue><ssdm name="empty_1581"/></StgValue>
</operation>

<operation id="4607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3833  %tmp_1483_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1483_i_i"/></StgValue>
</operation>

<operation id="4608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3839  %empty_1584 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1483_i_i)

]]></Node>
<StgValue><ssdm name="empty_1584"/></StgValue>
</operation>

<operation id="4609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3840  %tmp_1484_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1484_i_i"/></StgValue>
</operation>

<operation id="4610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3846  %empty_1585 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1484_i_i)

]]></Node>
<StgValue><ssdm name="empty_1585"/></StgValue>
</operation>

<operation id="4611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3847  %tmp_1485_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1485_i_i"/></StgValue>
</operation>

<operation id="4612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3853  %empty_1586 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1485_i_i)

]]></Node>
<StgValue><ssdm name="empty_1586"/></StgValue>
</operation>

<operation id="4613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3854  %tmp_1486_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1486_i_i"/></StgValue>
</operation>

<operation id="4614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3860  %empty_1587 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1486_i_i)

]]></Node>
<StgValue><ssdm name="empty_1587"/></StgValue>
</operation>

<operation id="4615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3861  %tmp_1487_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1487_i_i"/></StgValue>
</operation>

<operation id="4616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3867  %empty_1588 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1487_i_i)

]]></Node>
<StgValue><ssdm name="empty_1588"/></StgValue>
</operation>

<operation id="4617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3868  %tmp_1488_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1488_i_i"/></StgValue>
</operation>

<operation id="4618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3874  %empty_1589 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1488_i_i)

]]></Node>
<StgValue><ssdm name="empty_1589"/></StgValue>
</operation>

<operation id="4619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3875  %tmp_1489_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1489_i_i"/></StgValue>
</operation>

<operation id="4620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3881  %empty_1590 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1489_i_i)

]]></Node>
<StgValue><ssdm name="empty_1590"/></StgValue>
</operation>

<operation id="4621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3882  %tmp_1490_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1490_i_i"/></StgValue>
</operation>

<operation id="4622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3888  %empty_1591 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1490_i_i)

]]></Node>
<StgValue><ssdm name="empty_1591"/></StgValue>
</operation>

<operation id="4623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3889  %tmp_1491_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1491_i_i"/></StgValue>
</operation>

<operation id="4624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3895  %empty_1592 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1491_i_i)

]]></Node>
<StgValue><ssdm name="empty_1592"/></StgValue>
</operation>

<operation id="4625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3896  %tmp_1492_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1492_i_i"/></StgValue>
</operation>

<operation id="4626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3902  %empty_1593 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1492_i_i)

]]></Node>
<StgValue><ssdm name="empty_1593"/></StgValue>
</operation>

<operation id="4627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3903  %tmp_1493_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1493_i_i"/></StgValue>
</operation>

<operation id="4628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3909  %empty_1594 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1493_i_i)

]]></Node>
<StgValue><ssdm name="empty_1594"/></StgValue>
</operation>

<operation id="4629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3910  %tmp_1494_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1494_i_i"/></StgValue>
</operation>

<operation id="4630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3916  %empty_1595 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1494_i_i)

]]></Node>
<StgValue><ssdm name="empty_1595"/></StgValue>
</operation>

<operation id="4631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3917  %tmp_1495_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1495_i_i"/></StgValue>
</operation>

<operation id="4632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3923  %empty_1596 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1495_i_i)

]]></Node>
<StgValue><ssdm name="empty_1596"/></StgValue>
</operation>

<operation id="4633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3924  %tmp_1496_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1496_i_i"/></StgValue>
</operation>

<operation id="4634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3930  %empty_1597 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1496_i_i)

]]></Node>
<StgValue><ssdm name="empty_1597"/></StgValue>
</operation>

<operation id="4635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3931  %tmp_1497_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1497_i_i"/></StgValue>
</operation>

<operation id="4636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3937  %empty_1598 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1497_i_i)

]]></Node>
<StgValue><ssdm name="empty_1598"/></StgValue>
</operation>

<operation id="4637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3938  %tmp_1498_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1498_i_i"/></StgValue>
</operation>

<operation id="4638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3944  %empty_1599 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1498_i_i)

]]></Node>
<StgValue><ssdm name="empty_1599"/></StgValue>
</operation>

<operation id="4639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3945  %tmp_1499_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1499_i_i"/></StgValue>
</operation>

<operation id="4640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3951  %empty_1600 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1499_i_i)

]]></Node>
<StgValue><ssdm name="empty_1600"/></StgValue>
</operation>

<operation id="4641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3952  %tmp_1500_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1500_i_i"/></StgValue>
</operation>

<operation id="4642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3958  %empty_1601 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1500_i_i)

]]></Node>
<StgValue><ssdm name="empty_1601"/></StgValue>
</operation>

<operation id="4643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3959  %tmp_1501_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1501_i_i"/></StgValue>
</operation>

<operation id="4644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3965  %empty_1602 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1501_i_i)

]]></Node>
<StgValue><ssdm name="empty_1602"/></StgValue>
</operation>

<operation id="4645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3966  %tmp_1502_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1502_i_i"/></StgValue>
</operation>

<operation id="4646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3971  %tmp_63_13_28_i_i = zext i1 %tmp_62_13_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_13_28_i_i"/></StgValue>
</operation>

<operation id="4647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3972  %empty_1603 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1502_i_i)

]]></Node>
<StgValue><ssdm name="empty_1603"/></StgValue>
</operation>

<operation id="4648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3973  %tmp_1503_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1503_i_i"/></StgValue>
</operation>

<operation id="4649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3979  %empty_1604 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1503_i_i)

]]></Node>
<StgValue><ssdm name="empty_1604"/></StgValue>
</operation>

<operation id="4650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3980  %tmp_1504_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1504_i_i"/></StgValue>
</operation>

<operation id="4651" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3986  %tmp1199 = add i16 %tmp_63_13_28_i_i, %p_accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="tmp1199"/></StgValue>
</operation>

<operation id="4652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3988  %tmp1293_cast = zext i2 %tmp1200 to i16

]]></Node>
<StgValue><ssdm name="tmp1293_cast"/></StgValue>
</operation>

<operation id="4653" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3989  %tmp1201 = add i16 %tmp1199, %tmp1293_cast

]]></Node>
<StgValue><ssdm name="tmp1201"/></StgValue>
</operation>

<operation id="4654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3995  %tmp1294_cast = zext i3 %tmp1204 to i16

]]></Node>
<StgValue><ssdm name="tmp1294_cast"/></StgValue>
</operation>

<operation id="4655" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3996  %tmp1205 = add i16 %tmp1201, %tmp1294_cast

]]></Node>
<StgValue><ssdm name="tmp1205"/></StgValue>
</operation>

<operation id="4656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4010  %tmp1297_cast = zext i4 %tmp1212 to i16

]]></Node>
<StgValue><ssdm name="tmp1297_cast"/></StgValue>
</operation>

<operation id="4657" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4011  %tmp1213 = add i16 %tmp1205, %tmp1297_cast

]]></Node>
<StgValue><ssdm name="tmp1213"/></StgValue>
</operation>

<operation id="4658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4042  %tmp1304_cast = zext i5 %tmp1229 to i16

]]></Node>
<StgValue><ssdm name="tmp1304_cast"/></StgValue>
</operation>

<operation id="4659" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4043  %accu_0_13_V = add i16 %tmp1213, %tmp1304_cast

]]></Node>
<StgValue><ssdm name="accu_0_13_V"/></StgValue>
</operation>

<operation id="4660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4044  %empty_1605 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1504_i_i)

]]></Node>
<StgValue><ssdm name="empty_1605"/></StgValue>
</operation>

<operation id="4661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4047  %tmp_1505_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1505_i_i"/></StgValue>
</operation>

<operation id="4662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4053  %empty_1606 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1505_i_i)

]]></Node>
<StgValue><ssdm name="empty_1606"/></StgValue>
</operation>

<operation id="4663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4054  %tmp_1506_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1506_i_i"/></StgValue>
</operation>

<operation id="4664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4060  %empty_1607 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1506_i_i)

]]></Node>
<StgValue><ssdm name="empty_1607"/></StgValue>
</operation>

<operation id="4665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4061  %tmp_1507_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1507_i_i"/></StgValue>
</operation>

<operation id="4666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4067  %empty_1608 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1507_i_i)

]]></Node>
<StgValue><ssdm name="empty_1608"/></StgValue>
</operation>

<operation id="4667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4068  %tmp_1508_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1508_i_i"/></StgValue>
</operation>

<operation id="4668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4074  %empty_1609 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1508_i_i)

]]></Node>
<StgValue><ssdm name="empty_1609"/></StgValue>
</operation>

<operation id="4669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4075  %tmp_1509_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1509_i_i"/></StgValue>
</operation>

<operation id="4670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4081  %empty_1610 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1509_i_i)

]]></Node>
<StgValue><ssdm name="empty_1610"/></StgValue>
</operation>

<operation id="4671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4082  %tmp_1510_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1510_i_i"/></StgValue>
</operation>

<operation id="4672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4088  %empty_1611 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1510_i_i)

]]></Node>
<StgValue><ssdm name="empty_1611"/></StgValue>
</operation>

<operation id="4673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4089  %tmp_1511_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1511_i_i"/></StgValue>
</operation>

<operation id="4674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4095  %empty_1612 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1511_i_i)

]]></Node>
<StgValue><ssdm name="empty_1612"/></StgValue>
</operation>

<operation id="4675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4096  %tmp_1512_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1512_i_i"/></StgValue>
</operation>

<operation id="4676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4102  %empty_1613 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1512_i_i)

]]></Node>
<StgValue><ssdm name="empty_1613"/></StgValue>
</operation>

<operation id="4677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4103  %tmp_1513_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1513_i_i"/></StgValue>
</operation>

<operation id="4678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4109  %empty_1614 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1513_i_i)

]]></Node>
<StgValue><ssdm name="empty_1614"/></StgValue>
</operation>

<operation id="4679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4110  %tmp_1514_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1514_i_i"/></StgValue>
</operation>

<operation id="4680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4116  %empty_1615 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1514_i_i)

]]></Node>
<StgValue><ssdm name="empty_1615"/></StgValue>
</operation>

<operation id="4681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4117  %tmp_1515_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1515_i_i"/></StgValue>
</operation>

<operation id="4682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4123  %empty_1618 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1515_i_i)

]]></Node>
<StgValue><ssdm name="empty_1618"/></StgValue>
</operation>

<operation id="4683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4124  %tmp_1516_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1516_i_i"/></StgValue>
</operation>

<operation id="4684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4130  %empty_1619 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1516_i_i)

]]></Node>
<StgValue><ssdm name="empty_1619"/></StgValue>
</operation>

<operation id="4685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4131  %tmp_1517_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1517_i_i"/></StgValue>
</operation>

<operation id="4686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4137  %empty_1620 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1517_i_i)

]]></Node>
<StgValue><ssdm name="empty_1620"/></StgValue>
</operation>

<operation id="4687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4138  %tmp_1518_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1518_i_i"/></StgValue>
</operation>

<operation id="4688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4144  %empty_1621 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1518_i_i)

]]></Node>
<StgValue><ssdm name="empty_1621"/></StgValue>
</operation>

<operation id="4689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4145  %tmp_1519_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1519_i_i"/></StgValue>
</operation>

<operation id="4690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4151  %empty_1622 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1519_i_i)

]]></Node>
<StgValue><ssdm name="empty_1622"/></StgValue>
</operation>

<operation id="4691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4152  %tmp_1520_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1520_i_i"/></StgValue>
</operation>

<operation id="4692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4158  %empty_1623 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1520_i_i)

]]></Node>
<StgValue><ssdm name="empty_1623"/></StgValue>
</operation>

<operation id="4693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4159  %tmp_1521_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1521_i_i"/></StgValue>
</operation>

<operation id="4694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4165  %empty_1624 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1521_i_i)

]]></Node>
<StgValue><ssdm name="empty_1624"/></StgValue>
</operation>

<operation id="4695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4166  %tmp_1522_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1522_i_i"/></StgValue>
</operation>

<operation id="4696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4172  %empty_1625 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1522_i_i)

]]></Node>
<StgValue><ssdm name="empty_1625"/></StgValue>
</operation>

<operation id="4697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4173  %tmp_1523_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1523_i_i"/></StgValue>
</operation>

<operation id="4698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4179  %empty_1626 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1523_i_i)

]]></Node>
<StgValue><ssdm name="empty_1626"/></StgValue>
</operation>

<operation id="4699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4180  %tmp_1524_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1524_i_i"/></StgValue>
</operation>

<operation id="4700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4186  %empty_1627 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1524_i_i)

]]></Node>
<StgValue><ssdm name="empty_1627"/></StgValue>
</operation>

<operation id="4701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4187  %tmp_1525_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1525_i_i"/></StgValue>
</operation>

<operation id="4702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4193  %empty_1628 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1525_i_i)

]]></Node>
<StgValue><ssdm name="empty_1628"/></StgValue>
</operation>

<operation id="4703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4194  %tmp_1526_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1526_i_i"/></StgValue>
</operation>

<operation id="4704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4200  %empty_1629 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1526_i_i)

]]></Node>
<StgValue><ssdm name="empty_1629"/></StgValue>
</operation>

<operation id="4705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4201  %tmp_1527_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1527_i_i"/></StgValue>
</operation>

<operation id="4706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4207  %empty_1630 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1527_i_i)

]]></Node>
<StgValue><ssdm name="empty_1630"/></StgValue>
</operation>

<operation id="4707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4208  %tmp_1528_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1528_i_i"/></StgValue>
</operation>

<operation id="4708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4214  %empty_1631 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1528_i_i)

]]></Node>
<StgValue><ssdm name="empty_1631"/></StgValue>
</operation>

<operation id="4709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4215  %tmp_1529_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1529_i_i"/></StgValue>
</operation>

<operation id="4710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4221  %empty_1632 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1529_i_i)

]]></Node>
<StgValue><ssdm name="empty_1632"/></StgValue>
</operation>

<operation id="4711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4222  %tmp_1530_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1530_i_i"/></StgValue>
</operation>

<operation id="4712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4228  %empty_1633 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1530_i_i)

]]></Node>
<StgValue><ssdm name="empty_1633"/></StgValue>
</operation>

<operation id="4713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4229  %tmp_1531_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1531_i_i"/></StgValue>
</operation>

<operation id="4714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4235  %empty_1634 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1531_i_i)

]]></Node>
<StgValue><ssdm name="empty_1634"/></StgValue>
</operation>

<operation id="4715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4236  %tmp_1532_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1532_i_i"/></StgValue>
</operation>

<operation id="4716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4242  %empty_1635 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1532_i_i)

]]></Node>
<StgValue><ssdm name="empty_1635"/></StgValue>
</operation>

<operation id="4717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4243  %tmp_1533_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1533_i_i"/></StgValue>
</operation>

<operation id="4718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4249  %empty_1636 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1533_i_i)

]]></Node>
<StgValue><ssdm name="empty_1636"/></StgValue>
</operation>

<operation id="4719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4250  %tmp_1534_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1534_i_i"/></StgValue>
</operation>

<operation id="4720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4255  %tmp_63_14_28_i_i = zext i1 %tmp_62_14_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_14_28_i_i"/></StgValue>
</operation>

<operation id="4721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4256  %empty_1637 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1534_i_i)

]]></Node>
<StgValue><ssdm name="empty_1637"/></StgValue>
</operation>

<operation id="4722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4257  %tmp_1535_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1535_i_i"/></StgValue>
</operation>

<operation id="4723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4263  %empty_1638 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1535_i_i)

]]></Node>
<StgValue><ssdm name="empty_1638"/></StgValue>
</operation>

<operation id="4724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4264  %tmp_1536_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1536_i_i"/></StgValue>
</operation>

<operation id="4725" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4270  %tmp1262 = add i16 %tmp_63_14_28_i_i, %p_accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="tmp1262"/></StgValue>
</operation>

<operation id="4726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4272  %tmp1386_cast = zext i2 %tmp1263 to i16

]]></Node>
<StgValue><ssdm name="tmp1386_cast"/></StgValue>
</operation>

<operation id="4727" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4273  %tmp1264 = add i16 %tmp1262, %tmp1386_cast

]]></Node>
<StgValue><ssdm name="tmp1264"/></StgValue>
</operation>

<operation id="4728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4279  %tmp1387_cast = zext i3 %tmp1267 to i16

]]></Node>
<StgValue><ssdm name="tmp1387_cast"/></StgValue>
</operation>

<operation id="4729" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4280  %tmp1268 = add i16 %tmp1264, %tmp1387_cast

]]></Node>
<StgValue><ssdm name="tmp1268"/></StgValue>
</operation>

<operation id="4730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4294  %tmp1390_cast = zext i4 %tmp1275 to i16

]]></Node>
<StgValue><ssdm name="tmp1390_cast"/></StgValue>
</operation>

<operation id="4731" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4295  %tmp1276 = add i16 %tmp1268, %tmp1390_cast

]]></Node>
<StgValue><ssdm name="tmp1276"/></StgValue>
</operation>

<operation id="4732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4326  %tmp1397_cast = zext i5 %tmp1292 to i16

]]></Node>
<StgValue><ssdm name="tmp1397_cast"/></StgValue>
</operation>

<operation id="4733" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4327  %accu_0_14_V = add i16 %tmp1276, %tmp1397_cast

]]></Node>
<StgValue><ssdm name="accu_0_14_V"/></StgValue>
</operation>

<operation id="4734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4328  %empty_1639 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1536_i_i)

]]></Node>
<StgValue><ssdm name="empty_1639"/></StgValue>
</operation>

<operation id="4735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4331  %tmp_1537_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1537_i_i"/></StgValue>
</operation>

<operation id="4736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4337  %empty_1640 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1537_i_i)

]]></Node>
<StgValue><ssdm name="empty_1640"/></StgValue>
</operation>

<operation id="4737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4338  %tmp_1538_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1538_i_i"/></StgValue>
</operation>

<operation id="4738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4344  %empty_1641 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1538_i_i)

]]></Node>
<StgValue><ssdm name="empty_1641"/></StgValue>
</operation>

<operation id="4739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4345  %tmp_1539_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1539_i_i"/></StgValue>
</operation>

<operation id="4740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4351  %empty_1642 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1539_i_i)

]]></Node>
<StgValue><ssdm name="empty_1642"/></StgValue>
</operation>

<operation id="4741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4352  %tmp_1540_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1540_i_i"/></StgValue>
</operation>

<operation id="4742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4358  %empty_1643 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1540_i_i)

]]></Node>
<StgValue><ssdm name="empty_1643"/></StgValue>
</operation>

<operation id="4743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4359  %tmp_1541_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1541_i_i"/></StgValue>
</operation>

<operation id="4744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4365  %empty_1644 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1541_i_i)

]]></Node>
<StgValue><ssdm name="empty_1644"/></StgValue>
</operation>

<operation id="4745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4366  %tmp_1542_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1542_i_i"/></StgValue>
</operation>

<operation id="4746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4372  %empty_1645 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1542_i_i)

]]></Node>
<StgValue><ssdm name="empty_1645"/></StgValue>
</operation>

<operation id="4747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4373  %tmp_1543_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1543_i_i"/></StgValue>
</operation>

<operation id="4748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4379  %empty_1646 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1543_i_i)

]]></Node>
<StgValue><ssdm name="empty_1646"/></StgValue>
</operation>

<operation id="4749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4380  %tmp_1544_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1544_i_i"/></StgValue>
</operation>

<operation id="4750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4386  %empty_1647 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1544_i_i)

]]></Node>
<StgValue><ssdm name="empty_1647"/></StgValue>
</operation>

<operation id="4751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4387  %tmp_1545_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1545_i_i"/></StgValue>
</operation>

<operation id="4752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4393  %empty_1648 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1545_i_i)

]]></Node>
<StgValue><ssdm name="empty_1648"/></StgValue>
</operation>

<operation id="4753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4394  %tmp_1546_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1546_i_i"/></StgValue>
</operation>

<operation id="4754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4400  %empty_1649 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1546_i_i)

]]></Node>
<StgValue><ssdm name="empty_1649"/></StgValue>
</operation>

<operation id="4755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4401  %tmp_1547_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1547_i_i"/></StgValue>
</operation>

<operation id="4756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4407  %empty_1652 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1547_i_i)

]]></Node>
<StgValue><ssdm name="empty_1652"/></StgValue>
</operation>

<operation id="4757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4408  %tmp_1548_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1548_i_i"/></StgValue>
</operation>

<operation id="4758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4414  %empty_1653 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1548_i_i)

]]></Node>
<StgValue><ssdm name="empty_1653"/></StgValue>
</operation>

<operation id="4759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4415  %tmp_1549_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1549_i_i"/></StgValue>
</operation>

<operation id="4760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4421  %empty_1654 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1549_i_i)

]]></Node>
<StgValue><ssdm name="empty_1654"/></StgValue>
</operation>

<operation id="4761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4422  %tmp_1550_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1550_i_i"/></StgValue>
</operation>

<operation id="4762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4428  %empty_1655 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1550_i_i)

]]></Node>
<StgValue><ssdm name="empty_1655"/></StgValue>
</operation>

<operation id="4763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4429  %tmp_1551_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1551_i_i"/></StgValue>
</operation>

<operation id="4764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4435  %empty_1656 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1551_i_i)

]]></Node>
<StgValue><ssdm name="empty_1656"/></StgValue>
</operation>

<operation id="4765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4436  %tmp_1552_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1552_i_i"/></StgValue>
</operation>

<operation id="4766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4442  %empty_1657 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1552_i_i)

]]></Node>
<StgValue><ssdm name="empty_1657"/></StgValue>
</operation>

<operation id="4767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4443  %tmp_1553_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1553_i_i"/></StgValue>
</operation>

<operation id="4768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4449  %empty_1658 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1553_i_i)

]]></Node>
<StgValue><ssdm name="empty_1658"/></StgValue>
</operation>

<operation id="4769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4450  %tmp_1554_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1554_i_i"/></StgValue>
</operation>

<operation id="4770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4456  %empty_1659 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1554_i_i)

]]></Node>
<StgValue><ssdm name="empty_1659"/></StgValue>
</operation>

<operation id="4771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4457  %tmp_1555_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1555_i_i"/></StgValue>
</operation>

<operation id="4772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4463  %empty_1660 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1555_i_i)

]]></Node>
<StgValue><ssdm name="empty_1660"/></StgValue>
</operation>

<operation id="4773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4464  %tmp_1556_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1556_i_i"/></StgValue>
</operation>

<operation id="4774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4470  %empty_1661 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1556_i_i)

]]></Node>
<StgValue><ssdm name="empty_1661"/></StgValue>
</operation>

<operation id="4775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4471  %tmp_1557_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1557_i_i"/></StgValue>
</operation>

<operation id="4776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4477  %empty_1662 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1557_i_i)

]]></Node>
<StgValue><ssdm name="empty_1662"/></StgValue>
</operation>

<operation id="4777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4478  %tmp_1558_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1558_i_i"/></StgValue>
</operation>

<operation id="4778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4484  %empty_1663 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1558_i_i)

]]></Node>
<StgValue><ssdm name="empty_1663"/></StgValue>
</operation>

<operation id="4779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4485  %tmp_1559_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1559_i_i"/></StgValue>
</operation>

<operation id="4780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4491  %empty_1664 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1559_i_i)

]]></Node>
<StgValue><ssdm name="empty_1664"/></StgValue>
</operation>

<operation id="4781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4492  %tmp_1560_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1560_i_i"/></StgValue>
</operation>

<operation id="4782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4498  %empty_1665 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1560_i_i)

]]></Node>
<StgValue><ssdm name="empty_1665"/></StgValue>
</operation>

<operation id="4783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4499  %tmp_1561_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1561_i_i"/></StgValue>
</operation>

<operation id="4784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4505  %empty_1666 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1561_i_i)

]]></Node>
<StgValue><ssdm name="empty_1666"/></StgValue>
</operation>

<operation id="4785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4506  %tmp_1562_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1562_i_i"/></StgValue>
</operation>

<operation id="4786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4512  %empty_1667 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1562_i_i)

]]></Node>
<StgValue><ssdm name="empty_1667"/></StgValue>
</operation>

<operation id="4787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4513  %tmp_1563_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1563_i_i"/></StgValue>
</operation>

<operation id="4788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4519  %empty_1668 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1563_i_i)

]]></Node>
<StgValue><ssdm name="empty_1668"/></StgValue>
</operation>

<operation id="4789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4520  %tmp_1564_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1564_i_i"/></StgValue>
</operation>

<operation id="4790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4526  %empty_1669 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1564_i_i)

]]></Node>
<StgValue><ssdm name="empty_1669"/></StgValue>
</operation>

<operation id="4791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4527  %tmp_1565_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1565_i_i"/></StgValue>
</operation>

<operation id="4792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4533  %empty_1670 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1565_i_i)

]]></Node>
<StgValue><ssdm name="empty_1670"/></StgValue>
</operation>

<operation id="4793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4534  %tmp_1566_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1566_i_i"/></StgValue>
</operation>

<operation id="4794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4539  %tmp_63_15_28_i_i = zext i1 %tmp_62_15_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_63_15_28_i_i"/></StgValue>
</operation>

<operation id="4795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4540  %empty_1671 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1566_i_i)

]]></Node>
<StgValue><ssdm name="empty_1671"/></StgValue>
</operation>

<operation id="4796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4541  %tmp_1567_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1567_i_i"/></StgValue>
</operation>

<operation id="4797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4547  %empty_1672 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1567_i_i)

]]></Node>
<StgValue><ssdm name="empty_1672"/></StgValue>
</operation>

<operation id="4798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4548  %tmp_1568_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1568_i_i"/></StgValue>
</operation>

<operation id="4799" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4554  %tmp1325 = add i16 %tmp_63_15_28_i_i, %p_accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="tmp1325"/></StgValue>
</operation>

<operation id="4800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4556  %tmp1479_cast = zext i2 %tmp1326 to i16

]]></Node>
<StgValue><ssdm name="tmp1479_cast"/></StgValue>
</operation>

<operation id="4801" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4557  %tmp1327 = add i16 %tmp1325, %tmp1479_cast

]]></Node>
<StgValue><ssdm name="tmp1327"/></StgValue>
</operation>

<operation id="4802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4563  %tmp1480_cast = zext i3 %tmp1330 to i16

]]></Node>
<StgValue><ssdm name="tmp1480_cast"/></StgValue>
</operation>

<operation id="4803" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4564  %tmp1331 = add i16 %tmp1327, %tmp1480_cast

]]></Node>
<StgValue><ssdm name="tmp1331"/></StgValue>
</operation>

<operation id="4804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4578  %tmp1483_cast = zext i4 %tmp1338 to i16

]]></Node>
<StgValue><ssdm name="tmp1483_cast"/></StgValue>
</operation>

<operation id="4805" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4579  %tmp1339 = add i16 %tmp1331, %tmp1483_cast

]]></Node>
<StgValue><ssdm name="tmp1339"/></StgValue>
</operation>

<operation id="4806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4610  %tmp1490_cast = zext i5 %tmp1355 to i16

]]></Node>
<StgValue><ssdm name="tmp1490_cast"/></StgValue>
</operation>

<operation id="4807" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4611  %accu_0_15_V = add i16 %tmp1339, %tmp1490_cast

]]></Node>
<StgValue><ssdm name="accu_0_15_V"/></StgValue>
</operation>

<operation id="4808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4612  %empty_1673 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1568_i_i)

]]></Node>
<StgValue><ssdm name="empty_1673"/></StgValue>
</operation>

<operation id="4809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4616  store i16 %accu_0_15_V, i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4617  store i16 %accu_0_14_V, i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4618  store i16 %accu_0_13_V, i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4619  store i16 %accu_0_12_V, i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4620  store i16 %accu_0_11_V, i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4621  store i16 %accu_0_10_V, i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4622  store i16 %accu_0_9_V, i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4623  store i16 %accu_0_8_V, i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4624  store i16 %accu_0_7_V, i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4625  store i16 %accu_0_6_V, i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4626  store i16 %accu_0_5_V, i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4627  store i16 %accu_0_4_V, i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4628  store i16 %accu_0_3_V, i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4629  store i16 %accu_0_2_V, i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4630  store i16 %accu_0_1_V, i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4631  store i16 %accu_0_0_V, i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4825" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4818" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:3  %threshs2_m_threshold_17 = load i16* %threshs2_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_17"/></StgValue>
</operation>

<operation id="4826" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4821" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:6  %threshs2_m_threshold_19 = load i16* %threshs2_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_19"/></StgValue>
</operation>

<operation id="4827" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4824" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:9  %threshs2_m_threshold_21 = load i16* %threshs2_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_21"/></StgValue>
</operation>

<operation id="4828" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4827" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:12  %threshs2_m_threshold_23 = load i16* %threshs2_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_23"/></StgValue>
</operation>

<operation id="4829" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4830" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:15  %threshs2_m_threshold_25 = load i16* %threshs2_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_25"/></StgValue>
</operation>

<operation id="4830" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4833" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:18  %threshs2_m_threshold_27 = load i16* %threshs2_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_27"/></StgValue>
</operation>

<operation id="4831" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4836" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:21  %threshs2_m_threshold_29 = load i16* %threshs2_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_29"/></StgValue>
</operation>

<operation id="4832" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4839" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:24  %threshs2_m_threshold_31 = load i16* %threshs2_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_31"/></StgValue>
</operation>

<operation id="4833" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4842" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:27  %threshs2_m_threshold_33 = load i16* %threshs2_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_33"/></StgValue>
</operation>

<operation id="4834" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4845" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:30  %threshs2_m_threshold_35 = load i16* %threshs2_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_35"/></StgValue>
</operation>

<operation id="4835" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4848" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:33  %threshs2_m_threshold_37 = load i16* %threshs2_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_37"/></StgValue>
</operation>

<operation id="4836" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4851" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:36  %threshs2_m_threshold_39 = load i16* %threshs2_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_39"/></StgValue>
</operation>

<operation id="4837" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4854" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:39  %threshs2_m_threshold_41 = load i16* %threshs2_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_41"/></StgValue>
</operation>

<operation id="4838" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4857" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:42  %threshs2_m_threshold_43 = load i16* %threshs2_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_43"/></StgValue>
</operation>

<operation id="4839" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4860" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:45  %threshs2_m_threshold_45 = load i16* %threshs2_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_45"/></StgValue>
</operation>

<operation id="4840" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4863" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:48  %threshs2_m_threshold_47 = load i16* %threshs2_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs2_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="4841" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4819" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:4  %tmp_i_i_i = icmp slt i16 %threshs2_m_threshold_17, %accu_0_0_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="4842" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4822" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:7  %tmp_i1233_i_i = icmp slt i16 %threshs2_m_threshold_19, %accu_0_1_V

]]></Node>
<StgValue><ssdm name="tmp_i1233_i_i"/></StgValue>
</operation>

<operation id="4843" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4825" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:10  %tmp_i1234_i_i = icmp slt i16 %threshs2_m_threshold_21, %accu_0_2_V

]]></Node>
<StgValue><ssdm name="tmp_i1234_i_i"/></StgValue>
</operation>

<operation id="4844" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4828" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:13  %tmp_i1235_i_i = icmp slt i16 %threshs2_m_threshold_23, %accu_0_3_V

]]></Node>
<StgValue><ssdm name="tmp_i1235_i_i"/></StgValue>
</operation>

<operation id="4845" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4831" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:16  %tmp_i1236_i_i = icmp slt i16 %threshs2_m_threshold_25, %accu_0_4_V

]]></Node>
<StgValue><ssdm name="tmp_i1236_i_i"/></StgValue>
</operation>

<operation id="4846" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4834" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:19  %tmp_i1237_i_i = icmp slt i16 %threshs2_m_threshold_27, %accu_0_5_V

]]></Node>
<StgValue><ssdm name="tmp_i1237_i_i"/></StgValue>
</operation>

<operation id="4847" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4837" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:22  %tmp_i1238_i_i = icmp slt i16 %threshs2_m_threshold_29, %accu_0_6_V

]]></Node>
<StgValue><ssdm name="tmp_i1238_i_i"/></StgValue>
</operation>

<operation id="4848" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4840" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:25  %tmp_i1239_i_i = icmp slt i16 %threshs2_m_threshold_31, %accu_0_7_V

]]></Node>
<StgValue><ssdm name="tmp_i1239_i_i"/></StgValue>
</operation>

<operation id="4849" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4843" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:28  %tmp_i1240_i_i = icmp slt i16 %threshs2_m_threshold_33, %accu_0_8_V

]]></Node>
<StgValue><ssdm name="tmp_i1240_i_i"/></StgValue>
</operation>

<operation id="4850" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4846" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:31  %tmp_i1241_i_i = icmp slt i16 %threshs2_m_threshold_35, %accu_0_9_V

]]></Node>
<StgValue><ssdm name="tmp_i1241_i_i"/></StgValue>
</operation>

<operation id="4851" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4849" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:34  %tmp_i1242_i_i = icmp slt i16 %threshs2_m_threshold_37, %accu_0_10_V

]]></Node>
<StgValue><ssdm name="tmp_i1242_i_i"/></StgValue>
</operation>

<operation id="4852" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4852" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:37  %tmp_i1243_i_i = icmp slt i16 %threshs2_m_threshold_39, %accu_0_11_V

]]></Node>
<StgValue><ssdm name="tmp_i1243_i_i"/></StgValue>
</operation>

<operation id="4853" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4855" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:40  %tmp_i1244_i_i = icmp slt i16 %threshs2_m_threshold_41, %accu_0_12_V

]]></Node>
<StgValue><ssdm name="tmp_i1244_i_i"/></StgValue>
</operation>

<operation id="4854" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:43  %tmp_i1245_i_i = icmp slt i16 %threshs2_m_threshold_43, %accu_0_13_V

]]></Node>
<StgValue><ssdm name="tmp_i1245_i_i"/></StgValue>
</operation>

<operation id="4855" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4861" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:46  %tmp_i1246_i_i = icmp slt i16 %threshs2_m_threshold_45, %accu_0_14_V

]]></Node>
<StgValue><ssdm name="tmp_i1246_i_i"/></StgValue>
</operation>

<operation id="4856" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4864" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:49  %tmp_i1247_i_i = icmp slt i16 %threshs2_m_threshold_47, %accu_0_15_V

]]></Node>
<StgValue><ssdm name="tmp_i1247_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="4857" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4865" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.preheader11.0.i.i:50  %tmp_V_840 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_i1247_i_i, i1 %tmp_i1246_i_i, i1 %tmp_i1245_i_i, i1 %tmp_i1244_i_i, i1 %tmp_i1243_i_i, i1 %tmp_i1242_i_i, i1 %tmp_i1241_i_i, i1 %tmp_i1240_i_i, i1 %tmp_i1239_i_i, i1 %tmp_i1238_i_i, i1 %tmp_i1237_i_i, i1 %tmp_i1236_i_i, i1 %tmp_i1235_i_i, i1 %tmp_i1234_i_i, i1 %tmp_i1233_i_i, i1 %tmp_i_i_i)

]]></Node>
<StgValue><ssdm name="tmp_V_840"/></StgValue>
</operation>

<operation id="4858" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader11.0.i.i:51  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_840)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4859" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="tmp_21_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4874" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.0.i.i:59  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="4860" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
