// Seed: 2448322759
module module_0 ();
  assign id_1 = 1 == 1;
  reg id_2 = 1 ? id_1 : 1;
  generate
    for (id_3 = id_3 == 1'd0; "" ~^ 1; id_3 = id_1) begin : LABEL_0
      always @(posedge 1 ^ id_2 or id_3) begin : LABEL_0
        id_1 = 1 > 1'b0 - 1;
        id_2 = #id_4 1;
      end
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  initial assume (id_5);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
