# SystemVerilog Tasks Solutions
SystemVerilog task solutions covering verification plan, compiler directives, data types, hierarchical design, procedural/OOP coding, randomization, coverage, and UVM basics (hierarchy, phases, factory, resources, TLM, sequences).

---

# SystemVerilog Tasks Solutions

This repository contains solutions and notes for SystemVerilog practice tasks, covering language basics, OOP, randomization, coverage, and UVM methodology. Useful for learning and revising SystemVerilog concepts in verification projects.

## ðŸ“‚ Task List

- **Task 1**: Verification Plan  
- **Task 2**: Compiler Directives  
- **Task 3**: Data Types  
- **Task 4**: Hierarchical Structures  
- **Task 5**: Procedural Code  
- **Task 6**: Class-Based Env Interfaces  
- **Task 7**: Classes Exercises  
- **Task 8**: Randomization Exercises  
- **Task 9**: Coverage Exercises  
- **Task 10**: UVM Hierarchy Overview  
- **Task 11**: UVM Phases  
- **Task 12**: UVM Factory  
- **Task 13**: UVM Resources  
- **Task 14**: UVM TLM  
- **Task 15**: UVM Sequences  

---

