// Seed: 158669997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  parameter id_13 = -1;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1;
  assign id_1 = id_1;
  integer id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3, id_4;
  assign id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_17;
  always $display(-1, -1, id_1, id_8);
  parameter id_18 = id_15;
  assign id_17 = id_7;
  assign id_1  = id_18;
  always begin : LABEL_0
    if ({-1 - {1 ^ id_6 + id_6 ? 1 : -1} & 1, id_18} == id_17)
      wait (1)
        if (-1) begin : LABEL_0
          @(posedge 1);
          id_10 = id_17 ? -1 : id_1;
        end else id_11 <= id_7;
    id_1 <= -1;
  end
  wire id_19, id_20, id_21, id_22;
  module_0 modCall_1 (
      id_20,
      id_4,
      id_20,
      id_4,
      id_21
  );
endmodule
