module proj1(a,b,c,d,A,B,C,D,E,F,G);
   input a,b,c,d;
   output A,B,C,D,E,F,G;

   wire   w1,w2,w3,w4,w5,w6,w7,w8,w9,w10,w11,w12,w13,w14,w15,w16,w17;

   not n1 (w1,a);// ~a
   not n2 (w2,b);// ~b
   not n3 (w3,c);// ~c
   not n4 (w4,d);// ~d
//AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
   and a1 (w5,c,w1);
   and a2 (w6,w1,b,d);
   and a3 (w7,w2,w3,w4);
   or o1 (A,w5,w6,w7);
//BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB
   xor xo1 (w8,c,d);
   not n5 (w9,w8);
   or o2 (B,w9,w2,a);
//CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
   or o3 (C,a,b,w3,d);
//DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD
   and a4 (w10,w1,w2,c);
   and a5 (w11,w1,c,w4);
   and a6 (w12,w1,b,w3,d);
   or o4 (D,w7,w10,w11,w12);
//EEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEE
   and a7 (w13,c,w4);
   or o5 (E,w7,w13,a);
//FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
   and a8 (w14,w3,w4);
   and a9 (w15,b,w4);
   and a10 (w16,b,w3);
   or o6 (F,w14,w15,w16,a);
//GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG
   xor xo2 (w17,b,c);
   or o7 (G,w13,w17,a);
endmodule // proj1
