
*** Running vivado
    with args -log design_1_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.859 ; gain = 330.488 ; free physical = 8333 ; free virtual = 27976
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/synth/design_1_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_384c' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/hdl/bd_384c.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_384c_g_inst_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/synth/bd_384c_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_384c_g_inst_0_gigantic_mux' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/bd_384c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_g_inst_0_gigantic_mux' (1#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/bd_384c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_g_inst_0' (2#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/synth/bd_384c_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_384c_ila_lib_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_0/synth/bd_384c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_ila_lib_0' (48#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_0/synth/bd_384c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_ar_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_5/synth/bd_384c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_ar_0' (50#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_5/synth/bd_384c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_aw_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_2/synth/bd_384c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_aw_0' (51#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_2/synth/bd_384c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_b_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_4/synth/bd_384c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_b_0' (52#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_4/synth/bd_384c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_r_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_6/synth/bd_384c_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_r_0' (53#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_6/synth/bd_384c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_384c_slot_0_w_0' [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_3/synth/bd_384c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c_slot_0_w_0' (54#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_3/synth/bd_384c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_384c' (55#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/bd_0/hdl/bd_384c.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0' (56#1) [/home/yamaguchi/CPU-Adelie/loopback/loopback.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0/synth/design_1_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1582.676 ; gain = 647.305 ; free physical = 8060 ; free virtual = 27713
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1582.676 ; gain = 647.305 ; free physical = 8060 ; free virtual = 27713
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1801.602 ; gain = 0.004 ; free physical = 7930 ; free virtual = 27584
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1801.602 ; gain = 866.230 ; free physical = 7934 ; free virtual = 27580
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1801.602 ; gain = 866.230 ; free physical = 7934 ; free virtual = 27580
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1801.602 ; gain = 866.230 ; free physical = 7934 ; free virtual = 27580
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1801.602 ; gain = 866.230 ; free physical = 7941 ; free virtual = 27578
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1801.605 ; gain = 866.234 ; free physical = 7984 ; free virtual = 27589
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1969.691 ; gain = 1034.320 ; free physical = 7793 ; free virtual = 27398
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1971.691 ; gain = 1036.320 ; free physical = 7791 ; free virtual = 27396
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.840 ; gain = 1067.469 ; free physical = 7761 ; free virtual = 27366
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    40|
|2     |CFGLUT5  |   115|
|3     |LUT1     |    21|
|4     |LUT2     |    51|
|5     |LUT3     |   115|
|6     |LUT4     |   174|
|7     |LUT5     |   105|
|8     |LUT6     |   495|
|9     |MUXF7    |    10|
|10    |RAMB18E2 |     1|
|11    |RAMB36E2 |     2|
|12    |SRL16E   |    91|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1604|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2002.844 ; gain = 1067.473 ; free physical = 7761 ; free virtual = 27366
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 2016.840 ; gain = 887.449 ; free physical = 7671 ; free virtual = 27268
