# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DLX_v2.srcs/sources_1/alu/ALU.vhd" \
"../../../../DLX_v2.srcs/sources_1/DLX.vhd" \
"../../../../DLX_v2.srcs/sources_1/D_Flip_Flop.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/booth_encoder.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/comparator.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/constants.vhd" \
"../../../../DLX_v2.srcs/sources_1/control_unit.vhd" \
"../../../../DLX_v2.srcs/sim_1/registerfile/rf_and_mem_constants.vhd" \
"../../../../DLX_v2.srcs/sim_1/data_memory/data_memory.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/encoder.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/logic_unit.vhd" \
"../../../../DLX_v2.srcs/sources_1/multiplexer.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/multiplier.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/mux5_1.vhd" \
"../../../../DLX_v2.srcs/sim_1/program_memory/program_memory.vhd" \
"../../../../DLX_v2.srcs/sources_1/alu/multiplier/rca_mult.vhd" \
"../../../../DLX_v2.srcs/sim_1/registerfile/registerfile.vhd" \
"../../../../DLX_v2.srcs/sim_1/DLX_tb.vhd" \

# Do not sort compile order
nosort
