<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OrganosiProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH_MC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH_PIPELINE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DATAPATH_PIPELINE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DATAPATH_PIPELINE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Forward.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Forward.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Forward.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hazard.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hazard.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hazard.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR_PIPELINE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR_PIPELINE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_PIPELINE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR_PIPELINE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR_PIPELINE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR_PIPELINE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_PIPELINE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_PIPELINE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top_PIPELINE.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="forward_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="forward_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="forward_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="forward_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590463138" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590463138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590464761" xil_pn:in_ck="-3753810718701218412" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590464761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CONTROL_PIPELINE.vhd"/>
      <outfile xil_pn:name="DATAPATH_PIPELINE.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Decoder5To32.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="Forward.vhd"/>
      <outfile xil_pn:name="Hazard.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MainMemory.vhd"/>
      <outfile xil_pn:name="PROC_PIPELINE.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SingleRegister.vhd"/>
      <outfile xil_pn:name="forward_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590463229" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7098511666862628758" xil_pn:start_ts="1590463229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590463229" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7474856405985600184" xil_pn:start_ts="1590463229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590463138" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4744095396785043646" xil_pn:start_ts="1590463138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590463229" xil_pn:in_ck="-3753810718701218412" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590463229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="CONTROL_PIPELINE.vhd"/>
      <outfile xil_pn:name="DATAPATH_PIPELINE.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Decoder5To32.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="Forward.vhd"/>
      <outfile xil_pn:name="Hazard.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MainMemory.vhd"/>
      <outfile xil_pn:name="PROC_PIPELINE.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SingleRegister.vhd"/>
      <outfile xil_pn:name="forward_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1590463236" xil_pn:in_ck="-3753810718701218412" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7097176290856856644" xil_pn:start_ts="1590463229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="forward_test_beh.prj"/>
      <outfile xil_pn:name="forward_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590463236" xil_pn:in_ck="-5082292765614797981" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8574568889132269265" xil_pn:start_ts="1590463236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="forward_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4357357515984256586" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4744095396785043646" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6388907106765280728" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1590520689" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3753596801865332408" xil_pn:start_ts="1590520689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1590520696" xil_pn:in_ck="-9074950162164095460" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6257750597498037445" xil_pn:start_ts="1590520689">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_PIPELINE.lso"/>
      <outfile xil_pn:name="PROCESSOR_PIPELINE.prj"/>
      <outfile xil_pn:name="PROCESSOR_PIPELINE.syr"/>
      <outfile xil_pn:name="PROCESSOR_PIPELINE.xst"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
