$date
	Sun Oct 23 18:47:27 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module main_tb $end
$var wire 1 ! output_o $end
$var reg 1 " input_in_a $end
$var reg 1 # input_in_b $end
$scope module MAIN $end
$var wire 1 ! v676ecb $end
$var wire 1 # va57306 $end
$var wire 1 " va9742d $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$var wire 1 & w0 $end
$scope module v6e33e9 $end
$var wire 1 $ v0e28cb $end
$var wire 1 % v3ca442 $end
$var wire 1 & vcbab45 $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$scope module vf4938a $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#500
1(
1%
1#
#700
1!
1&
1)
1'
1$
1"
#900
0!
0&
0)
0(
0%
0#
#1100
0'
0$
0"
#1400
