#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb501406fd0 .scope module, "testbench" "testbench" 2 12;
 .timescale 0 0;
v0x7fb501417950_0 .var "a", 0 0;
v0x7fb5014179e0_0 .var "b", 0 0;
v0x7fb501417a70_0 .var "c", 0 0;
v0x7fb501417b40_0 .net "f", 0 0, L_0x7fb501418090;  1 drivers
S_0x7fb501407140 .scope module, "inst0" "my_design" 2 35, 2 1 0, S_0x7fb501406fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /INPUT 1 "C";
L_0x7fb501417bf0 .functor AND 1, v0x7fb501417950_0, v0x7fb501417a70_0, C4<1>, C4<1>;
L_0x7fb501417d20 .functor AND 1, L_0x7fb501417ea0, v0x7fb5014179e0_0, C4<1>, C4<1>;
L_0x7fb501417df0 .functor AND 1, v0x7fb501417950_0, v0x7fb5014179e0_0, C4<1>, C4<1>;
L_0x7fb501417ea0 .functor NOT 1, v0x7fb501417a70_0, C4<0>, C4<0>, C4<0>;
L_0x7fb501417f50 .functor OR 1, L_0x7fb501417bf0, L_0x7fb501417d20, C4<0>, C4<0>;
L_0x7fb501418090 .functor OR 1, L_0x7fb501417f50, L_0x7fb501417df0, C4<0>, C4<0>;
v0x7fb5014072b0_0 .net "A", 0 0, v0x7fb501417950_0;  1 drivers
v0x7fb501417330_0 .net "B", 0 0, v0x7fb5014179e0_0;  1 drivers
v0x7fb5014173d0_0 .net "C", 0 0, v0x7fb501417a70_0;  1 drivers
v0x7fb501417480_0 .net "F", 0 0, L_0x7fb501418090;  alias, 1 drivers
v0x7fb501417520_0 .net *"_ivl_8", 0 0, L_0x7fb501417f50;  1 drivers
v0x7fb501417610_0 .net "w1", 0 0, L_0x7fb501417ea0;  1 drivers
v0x7fb5014176b0_0 .net "w2", 0 0, L_0x7fb501417bf0;  1 drivers
v0x7fb501417750_0 .net "w3", 0 0, L_0x7fb501417d20;  1 drivers
v0x7fb5014177f0_0 .net "w4", 0 0, L_0x7fb501417df0;  1 drivers
    .scope S_0x7fb501406fd0;
T_0 ;
    %vpi_call 2 18 "$dumpfile", "my_design.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb501406fd0 {0 0 0};
    %vpi_call 2 21 "$monitor", "%t: a:%b b:%b c:%b f:%b", $time, v0x7fb501417950_0, v0x7fb5014179e0_0, v0x7fb501417a70_0, v0x7fb501417b40_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb501417950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5014179e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb501417a70_0, 0;
    %delay 8, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb501406fd0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7fb501417950_0;
    %inv;
    %assign/vec4 v0x7fb501417950_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb501406fd0;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7fb5014179e0_0;
    %inv;
    %assign/vec4 v0x7fb5014179e0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb501406fd0;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0x7fb501417a70_0;
    %inv;
    %assign/vec4 v0x7fb501417a70_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "my_design.v";
