// Seed: 831872808
module module_0 (
    output supply0 id_0,
    input  supply1 id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else $display;
  module_2(
      id_1, id_0, id_0, id_0, id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    output supply1 id_5
);
  assign id_1 = 1;
  module_0(
      id_1, id_2
  );
  wire id_7;
  nand (id_0, id_2, id_3);
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    output wor id_3,
    input wand id_4
);
  final begin
    id_2 = id_0;
  end
  assign id_1 = 1;
  wire id_6;
endmodule
