module reg (input [15:0]p,input clk,ld,output logic [15:0]w);
  always @(posedge clk)
  begin:my_loop
    if (ld)w<=p;
	
  end
endmodule
