<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="33" e="33"/>
<c f="1" b="34" e="34"/>
<c f="1" b="35" e="35"/>
<c f="1" b="36" e="35"/>
<c f="1" b="45" e="45"/>
<c f="1" b="46" e="45"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="50"/>
<c f="1" b="51" e="50"/>
<c f="1" b="75" e="75"/>
<c f="1" b="76" e="76"/>
<c f="1" b="77" e="76"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="84"/>
<c f="1" b="85" e="84"/>
</Comments>
<Macros>
<m f="1" bl="22" bc="1" el="23" ec="73"/>
<m f="1" bl="24" bc="1" el="25" ec="71"/>
<m f="1" bl="36" bc="3" el="36" ec="39"/>
<m f="1" bl="36" bc="29" el="36" ec="29"/>
<m f="1" bl="46" bc="14" el="46" ec="14"/>
<m f="1" bl="51" bc="3" el="51" ec="41"/>
<m f="1" bl="51" bc="17" el="51" ec="17"/>
<m f="1" bl="51" bc="31" el="51" ec="31"/>
<m f="1" bl="52" bc="18" el="52" ec="18"/>
<m f="1" bl="59" bc="3" el="59" ec="27"/>
<m f="1" bl="59" bc="17" el="59" ec="17"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="27" e="27"/>
<c f="2" b="28" e="28"/>
<c f="2" b="29" e="29"/>
<c f="2" b="30" e="30"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="33" e="32"/>
<c f="2" b="47" e="47"/>
<c f="2" b="48" e="48"/>
<c f="2" b="49" e="48"/>
<c f="2" b="52" e="52"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="53"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="58"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="62"/>
<c f="2" b="66" e="66"/>
<c f="2" b="67" e="67"/>
<c f="2" b="68" e="67"/>
<c f="2" b="70" e="70"/>
<c f="2" b="71" e="71"/>
<c f="2" b="72" e="72"/>
<c f="2" b="73" e="73"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="75"/>
<c f="2" b="76" e="75"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="81"/>
<c f="2" b="82" e="81"/>
</Comments>
<Macros/>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="15" e="13"/>
<c f="3" b="22" e="22"/>
<c f="3" b="23" e="23"/>
<c f="3" b="24" e="23"/>
<c f="3" b="26" e="26"/>
<c f="3" b="27" e="27"/>
<c f="3" b="28" e="27"/>
<c f="3" b="30" e="30"/>
<c f="3" b="31" e="31"/>
<c f="3" b="32" e="31"/>
<c f="3" b="34" e="34"/>
<c f="3" b="35" e="35"/>
<c f="3" b="36" e="35"/>
<c f="3" b="38" e="38"/>
<c f="3" b="39" e="39"/>
<c f="3" b="40" e="39"/>
<c f="3" b="42" e="42"/>
<c f="3" b="43" e="43"/>
<c f="3" b="44" e="43"/>
<c f="3" b="46" e="46"/>
<c f="3" b="47" e="46"/>
<c f="3" b="49" e="49"/>
<c f="3" b="50" e="50"/>
<c f="3" b="51" e="50"/>
<c f="3" b="53" e="53"/>
<c f="3" b="54" e="53"/>
<c f="3" b="56" e="56"/>
<c f="3" b="57" e="56"/>
<c f="3" b="59" e="59"/>
<c f="3" b="60" e="59"/>
<c f="3" b="62" e="62"/>
<c f="3" b="63" e="62"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="b15ad3eb34839354b1cf0cb49b2c46c1_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="18" lineend="282" original="">
<cr namespace="llvm" access="none" kind="class" name="PassRegistry" id="b15ad3eb34839354b1cf0cb49b2c46c1_2358e53fb88ef5c60b3b9da7e4acdfca" file="3" linestart="20" lineend="20"/>
<f namespace="llvm" name="initializeCore" id="b15ad3eb34839354b1cf0cb49b2c46c1_a0bdb59acbfab0dd623288caaf83c6e2" file="3" linestart="24" lineend="24" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTransformUtils" id="b15ad3eb34839354b1cf0cb49b2c46c1_4ce473edef8ea25c838c5771ad35302e" file="3" linestart="28" lineend="28" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarOpts" id="b15ad3eb34839354b1cf0cb49b2c46c1_d17663fbe69e90aa963f24e9404326dc" file="3" linestart="32" lineend="32" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCOpts" id="b15ad3eb34839354b1cf0cb49b2c46c1_ffd480520a89ce15e44bea6baa16a5dd" file="3" linestart="36" lineend="36" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVectorization" id="b15ad3eb34839354b1cf0cb49b2c46c1_f7fcff2a211e8d0ccdb8bed328d7e102" file="3" linestart="40" lineend="40" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCombine" id="b15ad3eb34839354b1cf0cb49b2c46c1_54e3e56800cb81ffbe69db99a1e70242" file="3" linestart="44" lineend="44" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPO" id="b15ad3eb34839354b1cf0cb49b2c46c1_7605df3ae4d0b0d812e3f93ee7da1690" file="3" linestart="47" lineend="47" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstrumentation" id="b15ad3eb34839354b1cf0cb49b2c46c1_5fb86793c97a10544a8288c885e739ee" file="3" linestart="51" lineend="51" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAnalysis" id="b15ad3eb34839354b1cf0cb49b2c46c1_6f6b437d8ee04d98ab195c041d74b670" file="3" linestart="54" lineend="54" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPA" id="b15ad3eb34839354b1cf0cb49b2c46c1_136dd93b33999079243766f0dc8bd13a" file="3" linestart="57" lineend="57" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCodeGen" id="b15ad3eb34839354b1cf0cb49b2c46c1_5db8b6efc8f3a807f331cd36c6380cf9" file="3" linestart="60" lineend="60" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTarget" id="b15ad3eb34839354b1cf0cb49b2c46c1_d57c1ccf32df6ad52f95fc88a117a463" file="3" linestart="63" lineend="63" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAAEvalPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a47a59baed06b1dff923784ef478163e" file="3" linestart="65" lineend="65" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddDiscriminatorsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_464938cffbc92ce8bacd5ed260020701" file="3" linestart="66" lineend="66" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeADCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c2eacc097b729ab6ea2c0735d02e0e8a" file="3" linestart="67" lineend="67" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasAnalysisAnalysisGroup" id="b15ad3eb34839354b1cf0cb49b2c46c1_420114a70c03d6f9ffd141590b37d5c0" file="3" linestart="68" lineend="68" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasAnalysisCounterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ff989b1ae79185e2e2832c839c473118" file="3" linestart="69" lineend="69" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasDebuggerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c3d0b8ced2868877ef0f54de4b4ac3fa" file="3" linestart="70" lineend="70" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasSetPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_355198f3210d3ecf4c35bd46865f9cbf" file="3" linestart="71" lineend="71" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAlwaysInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_69c688b079a1c62357e0d62fb2ed2e33" file="3" linestart="72" lineend="72" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeArgPromotionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8c47cdcbfbbf6a99215fb41f4337e848" file="3" linestart="73" lineend="73" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAtomicExpandLoadLinkedPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_eef6b7c7ac1851b2d5e0ba03ccfe05d0" file="3" linestart="74" lineend="74" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSampleProfileLoaderPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_59b6f841083df6b3056d879f729ee57e" file="3" linestart="75" lineend="75" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBarrierNoopPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b38ffca0d02a290c74d9926bebb18257" file="3" linestart="76" lineend="76" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBasicAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_97f89304f515294571e99ddb75abb41f" file="3" linestart="77" lineend="77" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphWrapperPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_227a1c8d999e0832fd31071beea07bd1" file="3" linestart="78" lineend="78" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBasicTTIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6ce59fc7a1405343f39ddb5385fa9078" file="3" linestart="79" lineend="79" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBlockExtractorPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a032f75d91c4d1453f936dc0bacb2450" file="3" linestart="80" lineend="80" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBlockFrequencyInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_80c1c761993c61c22b9841242e7b09b3" file="3" linestart="81" lineend="81" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBoundsCheckingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fa5c549c39a6597acabbe505377acc68" file="3" linestart="82" lineend="82" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBranchFolderPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4dca215ad80fb85be5620ba39fb29ff1" file="3" linestart="83" lineend="83" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBranchProbabilityInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1678cc0676a6b8d671e6a2d4e4fc2c42" file="3" linestart="84" lineend="84" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBreakCriticalEdgesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_719ed6e06a36a466be406905cc3780a9" file="3" linestart="85" lineend="85" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_11628a46e4d8ea75960862a712bbd169" file="3" linestart="86" lineend="86" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_059165cfb2668154ceaf5a915fb8d4a2" file="3" linestart="87" lineend="87" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5b01f890ef6fbfa4200b6aa993d6bb61" file="3" linestart="88" lineend="88" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bfedd208892da90a4dab33138c9eed14" file="3" linestart="89" lineend="89" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c47a062f291cbe9b353155a545627309" file="3" linestart="90" lineend="90" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGSimplifyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4be185484da8217c3ba5b3846cfa995e" file="3" linestart="91" lineend="91" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFlattenCFGPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1104a784cfb89cad95b80c016e00180c" file="3" linestart="92" lineend="92" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStructurizeCFGPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6fd44def4f209fff6bf5da82d90b8431" file="3" linestart="93" lineend="93" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1cfd7ba58ddfc9354717bfc89e5955d2" file="3" linestart="94" lineend="94" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantHoistingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ebfac763f90a533a7813dee4bab0e58f" file="3" linestart="95" lineend="95" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCodeGenPreparePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_90bc3c0e1cd15f96274c6379f59ac9a3" file="3" linestart="96" lineend="96" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantMergePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_44b2b228daf60738fea31fb3254d4e5d" file="3" linestart="97" lineend="97" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantPropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a0fa5e8ced0847ec6a95fec36a71e7c8" file="3" linestart="98" lineend="98" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineCopyPropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_afdc754663b4096ec38f3d447a923c41" file="3" linestart="99" lineend="99" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCostModelAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9411b30c8972674ffa90c30fee4c9583" file="3" linestart="100" lineend="100" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCorrelatedValuePropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_970854ff0bdb67ef22e4ebeb02062998" file="3" linestart="101" lineend="101" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDAEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7d49751606374e88e1f18dee266a39ab" file="3" linestart="102" lineend="102" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDAHPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a1581d8135d4298960a1e865b2206841" file="3" linestart="103" lineend="103" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6582f0a30bf16672f7d4b1d01aee46e6" file="3" linestart="104" lineend="104" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63d4dc0a3f0282f12ad0db38c53438b9" file="3" linestart="105" lineend="105" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDebugIRPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1a09ba64f196bf459b084a97a2884886" file="3" linestart="106" lineend="106" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDebugInfoVerifierLegacyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8df5474bcc7b90931373a20da4548c58" file="3" linestart="107" lineend="107" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDeadInstEliminationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b13a6bbf37d8fbdf220f54009d9970bd" file="3" linestart="108" lineend="108" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDeadMachineInstructionElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5205d64183584cc6e35e26253b4a2508" file="3" linestart="109" lineend="109" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDelinearizationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d38e7ebbf6f7bece91a46dafd3bc49aa" file="3" linestart="110" lineend="110" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDependenceAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63e3b3ae8624ed1742aeeb3b6e8d69e6" file="3" linestart="111" lineend="111" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_789b0004aa7eb56a93788b9476da7041" file="3" linestart="112" lineend="112" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6e82850ec3274a5f2db9c7a7e105e26e" file="3" linestart="113" lineend="113" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bea8a83911b6a93c4dd71202b57fe6eb" file="3" linestart="114" lineend="114" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f82ae0d9778f81f2dd99ffb925b51942" file="3" linestart="115" lineend="115" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDominanceFrontierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1911d0ec4321fff1cca78966aeeaac8c" file="3" linestart="116" lineend="116" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDominatorTreeWrapperPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_79d4ac0c480a96266c6132cc77230bef" file="3" linestart="117" lineend="117" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEarlyIfConverterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bd1bfe75c6bc7d82ca024e15afd8baca" file="3" linestart="118" lineend="118" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEdgeBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_48342ba64c3367a1818c8c4540fdfd1a" file="3" linestart="119" lineend="119" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeExpandPostRAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_308b371aee0c739b0a566778868586b4" file="3" linestart="120" lineend="120" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCOVProfilerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_713e2400ce2d9a5db9509df2fa61221b" file="3" linestart="121" lineend="121" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddressSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_017b2f6035a0aa576047d90b821c9439" file="3" linestart="122" lineend="122" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddressSanitizerModulePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5a30752695e301a11b03fcc336cbb329" file="3" linestart="123" lineend="123" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemorySanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4103a2aaf09ff1bbec2250bb1ea2c400" file="3" linestart="124" lineend="124" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeThreadSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0fb6489cbb23cf0bb63274d2989b2a89" file="3" linestart="125" lineend="125" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDataFlowSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d8786558c55f4fea023194e7cd049869" file="3" linestart="126" lineend="126" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ad31976a7e574a8c321db4b36361be7d" file="3" linestart="127" lineend="127" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEarlyCSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d0d10eb5e38fdb862a0bd42b315c2174" file="3" linestart="128" lineend="128" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeExpandISelPseudosPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_430caf3e957366be3afa3b0d157a4991" file="3" linestart="129" lineend="129" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFindUsedTypesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_79c1b32472d5c1b043b7fce5385ad1fa" file="3" linestart="130" lineend="130" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFunctionAttrsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_688cca09c0fe8c8e1581bff9a8dd1f3e" file="3" linestart="131" lineend="131" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCMachineCodeAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_25d3175cab6adf2706dcc345e48085ba" file="3" linestart="132" lineend="132" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCModuleInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_34c5a8e02c3ce4931711474534281f22" file="3" linestart="133" lineend="133" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGVNPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_08c923ccae6e027e9df82bb631e80f3d" file="3" linestart="134" lineend="134" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalDCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_082ec7d79df11a9cb152c951991f69da" file="3" linestart="135" lineend="135" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_82bf29918b455f31b5afcfcb755daa76" file="3" linestart="136" lineend="136" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalsModRefPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_88b8da1460b2d5d86a897ca66faa3987" file="3" linestart="137" lineend="137" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_052ef33f050ab2571f791463453367cf" file="3" linestart="138" lineend="138" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPSCCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_382bee5cf69420576e43191748b690f8" file="3" linestart="139" lineend="139" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIVUsersPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_848b606724f5d8bc7c1a1f7e670eceba" file="3" linestart="140" lineend="140" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIfConverterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63484d65a61c6602389777fa59b86d7e" file="3" linestart="141" lineend="141" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIndVarSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b24d71139429551c30b0770fc269cb71" file="3" linestart="142" lineend="142" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInlineCostAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0c7909f13031f199c278eeb5d834388c" file="3" linestart="143" lineend="143" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCombinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_55381cd1d7e6e2f7dc96d80956b7a304" file="3" linestart="144" lineend="144" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCountPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_893ce62b420495b1937e9e274dce79b7" file="3" linestart="145" lineend="145" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstNamerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_77fdb76479a39ebf2caa7bfdf1e64f8c" file="3" linestart="146" lineend="146" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInternalizePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1edf26d04397cf232bed71413458e80a" file="3" linestart="147" lineend="147" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIntervalPartitionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c0f99750601ef2149b77a5cd823625e5" file="3" linestart="148" lineend="148" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpInstrTableInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_811a4f7b8f29cd4de5bf9a810000777a" file="3" linestart="149" lineend="149" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpInstrTablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7bdfbdc8a7ac6023bc15d9a9c05d6901" file="3" linestart="150" lineend="150" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpThreadingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_843ee59bf688c36a74af76eec16eec60" file="3" linestart="151" lineend="151" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLCSSAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_62fb69f0ae5afec361712cbb1643d99f" file="3" linestart="152" lineend="152" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLICMPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3623c54652e1fc9834bd5f6fc1fe4921" file="3" linestart="153" lineend="153" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLazyValueInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_35d0d8df1f6ea7662b7ab75f2c1e8ee0" file="3" linestart="154" lineend="154" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLibCallAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_35fd335abacdc60f96250134aa44283e" file="3" linestart="155" lineend="155" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLintPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_425e3cf21d75373507af107200017272" file="3" linestart="156" lineend="156" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveDebugVariablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_43ec68ba652ede39f86a7834fa320ffc" file="3" linestart="157" lineend="157" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveIntervalsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2da72f664c0808567a4b27625843a72a" file="3" linestart="158" lineend="158" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveRegMatrixPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_dfec2ee1d0b4498f8c2f21aefdf31a03" file="3" linestart="159" lineend="159" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveStacksPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9fdede3d2627677ab40c6844750815d6" file="3" linestart="160" lineend="160" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveVariablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_805662537ecc93743120c0245852d990" file="3" linestart="161" lineend="161" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoaderPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_92ab1543f04323804790dec1b19a98df" file="3" linestart="162" lineend="162" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLocalStackSlotPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_88dc8a0a492ccd9017690e70c35e3650" file="3" linestart="163" lineend="163" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopDeletionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_18abbdbac221af8995e4fcb7d138c4bc" file="3" linestart="164" lineend="164" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopExtractorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8d298412f5d862f019fb00fc2ecff12e" file="3" linestart="165" lineend="165" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4edfc114408241cfaae20b25206cdb03" file="3" linestart="166" lineend="166" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopInstSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_80493309efda592305cbeb386042c615" file="3" linestart="167" lineend="167" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopRotatePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5aa0862b62eee859876d5bb0fc04e4d1" file="3" linestart="168" lineend="168" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_037a626d07626a496311db01d946b0ae" file="3" linestart="169" lineend="169" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopStrengthReducePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_888d88b0c7386a5ef1f9be873844bbd9" file="3" linestart="170" lineend="170" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalMergePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_62407f36ca9cd59c3d76da384b13aa6d" file="3" linestart="171" lineend="171" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopRerollPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c85b184fc16adc772fb10d0bcd4ee799" file="3" linestart="172" lineend="172" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopUnrollPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ad3fd10e76171276e671ac12156bafbb" file="3" linestart="173" lineend="173" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopUnswitchPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_34b98e20aaef84a0482590a76251f038" file="3" linestart="174" lineend="174" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopIdiomRecognizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8f699b8005db2e55ac80ff1745b3e1ad" file="3" linestart="175" lineend="175" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerAtomicPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bc5e0cd730348bc758a63018c7dd7416" file="3" linestart="176" lineend="176" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerExpectIntrinsicPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5bab4d5a6a1ce14b7b5af8b86638f25a" file="3" linestart="177" lineend="177" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerIntrinsicsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5a0049b05719f7fd5adc90a926f7de21" file="3" linestart="178" lineend="178" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerInvokePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6b4ccf894b9c41c0d09abdb31f23826a" file="3" linestart="179" lineend="179" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerSwitchPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e30b5921e6650fe24bf22fcf0c3ba775" file="3" linestart="180" lineend="180" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockFrequencyInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3fe0c75e2910763ecab0b0b7a665890a" file="3" linestart="181" lineend="181" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockPlacementPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fde30d5aae882dcf08dcb7b3712db646" file="3" linestart="182" lineend="182" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockPlacementStatsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_45ac7f688118ae4900d8b725bd3cea00" file="3" linestart="183" lineend="183" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBranchProbabilityInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a50f34ca650836b02f75e058cbb3f6b6" file="3" linestart="184" lineend="184" access="none" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineCSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_cf9375b137ac08e67cf92cf0731c4159" file="3" linestart="185" lineend="185" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_01769970d7f7aff3986844355240a4a3" file="3" linestart="186" lineend="186" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineDominanceFrontierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f6ad2e3a3ffad4c98dbb3f7f2a178c9d" file="3" linestart="187" lineend="187" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachinePostDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fbc84ccbb478535ea79485584f8ea000" file="3" linestart="188" lineend="188" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineLICMPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4d5ae030521a1de476d7110eb1e260b2" file="3" linestart="189" lineend="189" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineLoopInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0e120ed79e50d20859f20b0ae5acdadf" file="3" linestart="190" lineend="190" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineModuleInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ce5c59e1c41a36e5ab0dd1aa95a33e08" file="3" linestart="191" lineend="191" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineRegionInfoPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d63dd08161fe023ccab7cc961972b091" file="3" linestart="192" lineend="192" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineSchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7bbeb6b4945845f342fe7393cb70f489" file="3" linestart="193" lineend="193" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineSinkingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0c3f084f77f466cf4c31270bda2a49f5" file="3" linestart="194" lineend="194" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineTraceMetricsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_da5239110b2f13f6b01582a4001865dd" file="3" linestart="195" lineend="195" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineVerifierPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8f60755d6589635044f1a7396fcf63bb" file="3" linestart="196" lineend="196" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemCpyOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ce94f77cedf22a1b226edc69e2c0cfde" file="3" linestart="197" lineend="197" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemDepPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_de1f7338ceccc3b55e16bff0485bd1a4" file="3" linestart="198" lineend="198" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemoryDependenceAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2ac41556db14d5c8969ca65b2cb25f50" file="3" linestart="199" lineend="199" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMergedLoadStoreMotionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e8fdd183fc9a9de83d6089c200dacf86" file="3" linestart="200" lineend="200" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMetaRenamerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_23641e5f635d2535c201c055ed6cd52d" file="3" linestart="201" lineend="201" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMergeFunctionsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4dfc5bbd16a042868f791cf54ae25cff" file="3" linestart="202" lineend="202" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeModuleDebugInfoPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6bebbf5b9bbfa298826e9cc48952974c" file="3" linestart="203" lineend="203" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeNoAAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_26cfdfc526083e6304eeb14842f616bd" file="3" linestart="204" lineend="204" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_97ba01eddf9dc97be66e3f41793210a5" file="3" linestart="205" lineend="205" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCAPElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_99f16f5742fe9508f0a46fc1ace9b844" file="3" linestart="206" lineend="206" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCExpandPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ae4b3fe80c8d6d5eea8b71bd5199b4b2" file="3" linestart="207" lineend="207" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCContractPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5cd35338d4de37943463b5f76989d5f4" file="3" linestart="208" lineend="208" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0873e5af7a86df527066c70db7afb323" file="3" linestart="209" lineend="209" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeOptimizePHIsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_23a3f642de47516a11858ca6243e5964" file="3" linestart="210" lineend="210" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePartiallyInlineLibCallsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_76e31e069dc19ae918f2c930ad5925f0" file="3" linestart="211" lineend="211" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePEIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bf5d546003eb53b56cb849a6ec2fe9e7" file="3" linestart="212" lineend="212" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePHIEliminationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f84a7c09bf43b5b4d40a200fbf0e7c6e" file="3" linestart="213" lineend="213" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePartialInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a8f9614e605915a6146baaf46d56840e" file="3" linestart="214" lineend="214" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePeepholeOptimizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e25b31c79b07503c25fc16964f10ac38" file="3" linestart="215" lineend="215" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_aad9f3cd779a46542327daf4fe720d17" file="3" linestart="216" lineend="216" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_06e1aaf4e184fe1ced4794a0f1f02d18" file="3" linestart="217" lineend="217" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8236e41e6f1b225d499594c2214e932e" file="3" linestart="218" lineend="218" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_43cbddc3e034dc0519d5259dca93cdd2" file="3" linestart="219" lineend="219" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9ed37548eb81ca3de8babc17f1b8af6c" file="3" linestart="220" lineend="220" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostRASchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_40b4bc9a27e0565ba81448c4cd28dac2" file="3" linestart="221" lineend="221" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostMachineSchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4a78e2b76ba819492344bd576c1796e7" file="3" linestart="222" lineend="222" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintFunctionPassWrapperPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_458f67bff16529438aed554943cdde96" file="3" linestart="223" lineend="223" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintModulePassWrapperPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_642ba2cd04abdc73a5f9fed7951c5d7f" file="3" linestart="224" lineend="224" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintBasicBlockPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5309785c6121e5670b2dc14f109a892a" file="3" linestart="225" lineend="225" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeProcessImplicitDefsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e1ceb2531ed194f1e5e232cd25f711ac" file="3" linestart="226" lineend="226" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePromotePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1ee013766d5d78bfe1c6ce9479509506" file="3" linestart="227" lineend="227" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePruneEHPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5012f48fc59e1fea3b99d0ae16aa144b" file="3" linestart="228" lineend="228" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeReassociatePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_137395b5d92c1efdd229704c769e9c2b" file="3" linestart="229" lineend="229" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegToMemPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7b6e7d6a286238a7dc75d20e6a2bd531" file="3" linestart="230" lineend="230" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionInfoPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ab3bdaae68ac5a8dcc0c1e6fc09d9791" file="3" linestart="231" lineend="231" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_89ccf311e4d53c3ff6f408bcbf583d12" file="3" linestart="232" lineend="232" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6fb8acba0d84cf97c3ac18a15751f437" file="3" linestart="233" lineend="233" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_15546b1b2cfd399285a8e9b657be4a41" file="3" linestart="234" lineend="234" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fd748ef5be6a3c909925300b6778fcec" file="3" linestart="235" lineend="235" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSCCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9376251dd2dfd477063f6790667d6068" file="3" linestart="236" lineend="236" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fae5779e8e2bfe39dc4bae933327ad3d" file="3" linestart="237" lineend="237" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROA_DTPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0f0c526fd9ac1552e99dc3f56289404c" file="3" linestart="238" lineend="238" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROA_SSAUpPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5bdec5dbe4a1d80ea05dd91146bdb77e" file="3" linestart="239" lineend="239" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarEvolutionAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b9aa0cba8e8840c2b7c9e3cffe9b3009" file="3" linestart="240" lineend="240" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarEvolutionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e60976a214a1e40da7833f278a03f563" file="3" linestart="241" lineend="241" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSimpleInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6d446e527b185e90fabd63b1100ba1b6" file="3" linestart="242" lineend="242" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegisterCoalescerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4026623bd621e2381d3bb71bea49d60e" file="3" linestart="243" lineend="243" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSingleLoopExtractorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_64a06cc790f9fe65f8d12daddd1dd665" file="3" linestart="244" lineend="244" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSinkingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_672531bc6c5880ca1115f5213bdc03ef" file="3" linestart="245" lineend="245" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSeparateConstOffsetFromGEPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0437cae5b03ee5da32a1e08de56bccf9" file="3" linestart="246" lineend="246" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSlotIndexesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_22a694e209adfee0ebb0e3b5d6c8542f" file="3" linestart="247" lineend="247" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSpillPlacementPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b4ce10569603591934ddc511ee166daa" file="3" linestart="248" lineend="248" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackProtectorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_99ef132bcce646204dc122c492e57f81" file="3" linestart="249" lineend="249" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackColoringPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4e0c9f3d3eacfa6ed477217b869eed33" file="3" linestart="250" lineend="250" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackSlotColoringPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7d8ac76bce0039d72d5acac909112738" file="3" linestart="251" lineend="251" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDeadDebugInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8794a9e390ca994f602230d57e711573" file="3" linestart="252" lineend="252" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDeadPrototypesPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9cc5ad0209ad1dc415f6f4bc1d6860a3" file="3" linestart="253" lineend="253" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDebugDeclarePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7824df484e3a06d39ff2491b9d9375c0" file="3" linestart="254" lineend="254" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripNonDebugSymbolsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7fc8e3352bb4b1179f02b25f3b19fc01" file="3" linestart="255" lineend="255" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripSymbolsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_57a04a248518b4a960613166dd851348" file="3" linestart="256" lineend="256" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTailCallElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b3a737bfe0c998cb5339af703dd863e7" file="3" linestart="257" lineend="257" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTailDuplicatePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_36c326ece8bbb3100c8ab7ae044374cb" file="3" linestart="258" lineend="258" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetPassConfigPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c17f4518b30a426cb9bca380b482917f" file="3" linestart="259" lineend="259" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDataLayoutPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_baf57777d5c8d659593a980e5699e54e" file="3" linestart="260" lineend="260" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetTransformInfoAnalysisGroup" id="b15ad3eb34839354b1cf0cb49b2c46c1_a82241dfe67573a008474d5f10d11833" file="3" linestart="261" lineend="261" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeNoTTIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a28a41eb13b88e4c7dbc3cfd0b07ff00" file="3" linestart="262" lineend="262" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetLibraryInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a8b584450ac166f718d0dd7725dfb6a3" file="3" linestart="263" lineend="263" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTwoAddressInstructionPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0cc9f20bb7bddcf299dfa8f3c1556766" file="3" linestart="264" lineend="264" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTypeBasedAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_29dca6c520ce224d297817457d3eb1a9" file="3" linestart="265" lineend="265" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScopedNoAliasAAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d7ba57e657f1a5b5e1879c44f2d12a83" file="3" linestart="266" lineend="266" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnifyFunctionExitNodesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f9a7be8aad81430e96d80cc17a62105c" file="3" linestart="267" lineend="267" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnreachableBlockElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2c0dd50e4df6f489766b370a5726f453" file="3" linestart="268" lineend="268" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnreachableMachineBlockElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0993c26df69598d322de2bb3291cc74a" file="3" linestart="269" lineend="269" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVerifierLegacyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_94c932c06e81e442a28942ff15a3578f" file="3" linestart="270" lineend="270" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVirtRegMapPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e952b3049d895a85a89dbea8176ea511" file="3" linestart="271" lineend="271" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVirtRegRewriterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_283d57848683df8e34e7a19f3242c324" file="3" linestart="272" lineend="272" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstSimplifierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_22607c6e9800587e3e92adc6f00b709e" file="3" linestart="273" lineend="273" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnpackMachineBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f5d030b1783231156c4495fefaedd0af" file="3" linestart="274" lineend="274" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFinalizeMachineBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6387f44631a426dda4ae8aa0699edeea" file="3" linestart="275" lineend="275" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopVectorizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3c3c361818b9d5dd8d08d2bd7cc82705" file="3" linestart="276" lineend="276" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSLPVectorizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_33b21db256096da6f8826f6bff08a5d2" file="3" linestart="277" lineend="277" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBBVectorizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_beaab00f618081812a0a41dac31b927e" file="3" linestart="278" lineend="278" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineFunctionPrinterPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5ed1401e9f26eb0488ed7a2d4c4799f4" file="3" linestart="279" lineend="279" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackMapLivenessPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5ea4f3494d8e11b19b81d561c21c720d" file="3" linestart="280" lineend="280" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoadCombinePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a71aa83d1c71e9954b44e2249d7aa6e8" file="3" linestart="281" lineend="281" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<ns name="llvm" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="22" lineend="87" original="">
<cr namespace="llvm" access="none" depth="3" kind="class" name="MachineBranchProbabilityInfo" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d6072641c6465c3853527691fbe80e52" file="2" linestart="24" lineend="85" previous="dc2fe1ce3eab105adc926f5848f1baa6_d6072641c6465c3853527691fbe80e52">
<base access="public">
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</base>
<cr access="public" kind="class" name="MachineBranchProbabilityInfo" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_fdf155d114719db9b46dda9abda94e0e" file="2" linestart="24" lineend="24"/>
<m name="anchor" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d8de586dc4ec0187c23dbc5b05fe9a4f" file="2" linestart="25" lineend="25" virtual="true" access="private" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<v name="DEFAULT_WEIGHT" proto="const uint32_t" const="true" isLiteral="true" isPrimitive="true" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_68035e1e71cd5e16cc8d1d35c47507e0" file="2" linestart="33" lineend="33" storage="static" init="true" access2="private">
<QualType const="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</QualType>
<Stmt>
<n32 lb="33" cb="42">
<n45 lb="33" cb="42">
<flit/>
</n45>
</n32>

</Stmt>
</v>
<Decl access="public"/>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_2a445d49f8ce61ef6c95ca0c2b36b78a" file="2" linestart="36" lineend="36" storage="static" access2="public">
<bt name="char"/>
<Stmt>

</Stmt>
</v>
<c name="MachineBranchProbabilityInfo" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_af6b75d3800ddd474712c14ae7c7bcd6" file="2" linestart="38" lineend="41" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="38" cb="36" le="38" ce="52">
<typeptr id="869eb5281cbe4bbe9c04eddc6bf80c98_9b1051e3780ea9a5c63e14152a3d0229"/>
<temp/>
<drx lb="38" cb="50" kind="lvalue" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_2a445d49f8ce61ef6c95ca0c2b36b78a" nm="ID"/>
</n10>

</BaseInit>
<Stmt>
<u lb="38" cb="54" le="41" ce="3">
<dst lb="39" cb="5" le="39" ce="62">
<exp pvirg="true"/>
<Var nm="Registry">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<uo lb="39" cb="30" le="39" ce="61" kind="*">
<ce lb="39" cb="31" le="39" ce="61" nbparm="0" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1">
<exp pvirg="true"/>
<n32 lb="39" cb="31" le="39" ce="45">
<drx lb="39" cb="31" le="39" ce="45" kind="lvalue" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1" nm="getPassRegistry"/>
</n32>
</ce>
</uo>
</Var>
</dst>
<ce lb="40" cb="5" le="40" ce="56" nbparm="1" id="b15ad3eb34839354b1cf0cb49b2c46c1_a50f34ca650836b02f75e058cbb3f6b6">
<exp pvirg="true"/>
<n32 lb="40" cb="5">
<drx lb="40" cb="5" kind="lvalue" id="b15ad3eb34839354b1cf0cb49b2c46c1_a50f34ca650836b02f75e058cbb3f6b6" nm="initializeMachineBranchProbabilityInfoPass"/>
</n32>
<drx lb="40" cb="48" kind="lvalue" nm="Registry"/>
</ce>
</u>

</Stmt>
</c>
<m name="getAnalysisUsage" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_e015a4311d019098da0bc0b2914acc7f" file="2" linestart="43" lineend="45" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="AU" proto="llvm::AnalysisUsage &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="e2ee815f7fb795c8002b719045de8d96_4ba387d5241cfbf857d1c43e0f28af1f"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="59" le="45" ce="3">
<mce lb="44" cb="5" le="44" ce="24" nbparm="0" id="e2ee815f7fb795c8002b719045de8d96_1e923281782364ad5162cf98299ae7ab">
<exp pvirg="true"/>
<mex lb="44" cb="5" le="44" ce="8" id="e2ee815f7fb795c8002b719045de8d96_1e923281782364ad5162cf98299ae7ab" nm="setPreservesAll" point="1">
<drx lb="44" cb="5" kind="lvalue" nm="AU"/>
</mex>
</mce>
</u>

</Stmt>
</m>
<m name="getEdgeWeight" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_160afbd273f7a5c795c1297fea61b64b" file="2" linestart="49" lineend="50" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getEdgeWeight" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" file="2" linestart="54" lineend="55" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="MachineBasicBlock::const_succ_iterator" access2="none">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSumForBlock" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_629d785eab25f8f34e5b5611d177ffad" file="2" linestart="60" lineend="60" access="public" hasbody="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Scale" proto="uint32_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isEdgeHot" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_9a32ebe778a94b2b324f76763aafd61c" file="2" linestart="63" lineend="64" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getHotSucc" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_b1a278dcc62bee8657d96b892e546be9" file="2" linestart="68" lineend="68" access="public" hasbody="true">
<fpt const="true" proto="llvm::MachineBasicBlock *">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getEdgeProbability" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd" file="2" linestart="76" lineend="77" access="public" hasbody="true">
<fpt const="true" proto="llvm::BranchProbability">
<rt>
<cr id="91a1adf0875b1cb73acb2d9240330c2d_8b6d54abed686387aeec232793f7598a"/>
</rt>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="printEdgeProbability" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_0ec93ba43c524fefdf2813371f764c7e" file="2" linestart="82" lineend="84" access="public" hasbody="true">
<fpt const="true" proto="llvm::raw_ostream &amp;">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_659e9befab23e95b7da232cc8029e11a" file="2" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MachineBranchProbabilityInfo &amp;">
<lrf>
<rt>
<cr id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d6072641c6465c3853527691fbe80e52"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MachineBranchProbabilityInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d6072641c6465c3853527691fbe80e52"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MachineBranchProbabilityInfo" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_0d0f3e189afa0e8638e8f9c3fc5dd85e" file="2" linestart="24" lineend="24" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="24" cb="7"/>

</Stmt>
</d>
<c name="MachineBranchProbabilityInfo" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_27242357a38f5bcd2a89d84469023acb" file="2" linestart="24" lineend="24" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MachineBranchProbabilityInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d6072641c6465c3853527691fbe80e52"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="40a623f493b93e6537b18333913374ee_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="20" lineend="20"/>
<f name="initializeMachineBranchProbabilityInfoPassOnce" id="40a623f493b93e6537b18333913374ee_e19530b5ea5e9b1adac22b9ad1ccf5e5" file="1" linestart="22" lineend="24" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void *">
<pt>
<bt name="void"/>
</pt>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="22" cb="1" le="24" ce="1">
<dst lb="24" cb="1" le="24" ce="1">
<exp pvirg="true"/>
<Var nm="PI">
<pt>
<rt>
<cr id="56a2ed46996833ffb2fcd2bcfc4de7da_871ba1a783ef83d94faa1d7667daeea9"/>
</rt>
</pt>
<new lb="24" cb="1" le="24" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<exp pvirg="true"/>
<n10 lb="24" cb="1" le="24" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<temp/>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="24" cb="1" le="24" ce="1">
<uo lb="24" cb="1" le="24" ce="1" kind="&amp;">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_2a445d49f8ce61ef6c95ca0c2b36b78a" nm="ID"/>
</uo>
</n32>
<n26 lb="24" cb="1" le="24" ce="1">
<n32 lb="24" cb="1" le="24" ce="1">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="bc169017cef5332ffeae4d14bcc42773_3e11500041fa228b07872e5f30421f77" nm="callDefaultCtor">
<template_arguments>
<rt>
<cr id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d6072641c6465c3853527691fbe80e52"/>
</rt>
</template_arguments>
</drx>
</n32>
</n26>
<n9 lb="24" cb="1"/>
<n9 lb="24" cb="1"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</new>
</Var>
</dst>
<mce lb="24" cb="1" le="24" ce="1" nbparm="2" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d">
<exp pvirg="true"/>
<mex lb="24" cb="1" le="24" ce="1" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d" nm="registerPass" point="1">
<drx lb="24" cb="1" kind="lvalue" nm="Registry"/>
</mex>
<n32 lb="24" cb="1" le="24" ce="1">
<uo lb="24" cb="1" le="24" ce="1" kind="*">
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="PI"/>
</n32>
</uo>
</n32>
<n9 lb="24" cb="1"/>
</mce>
<rx lb="24" cb="1" le="24" ce="1" pvirg="true">
<n32 lb="24" cb="1">
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="PI"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="initializeMachineBranchProbabilityInfoPass" id="40a623f493b93e6537b18333913374ee_a50f34ca650836b02f75e058cbb3f6b6" file="1" linestart="24" lineend="24" previous="b15ad3eb34839354b1cf0cb49b2c46c1_a50f34ca650836b02f75e058cbb3f6b6" access="none" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="24" cb="1" le="24" ce="1">
<dst lb="24" cb="1" le="24" ce="1">
<exp pvirg="true"/>
<Var nm="initialized" static="true" value="true" vstr="static">
<QualType volatile="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
</QualType>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="24" cb="1" le="24" ce="1">
<exp pvirg="true"/>
<Var nm="old_val" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<ce lb="24" cb="1" le="24" ce="1" nbparm="3" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13">
<exp pvirg="true"/>
<n32 lb="24" cb="1" le="24" ce="1">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13" nm="CompareAndSwap"/>
</n32>
<uo lb="24" cb="1" le="24" ce="1" kind="&amp;">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
</uo>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1"/>
</n32>
</ce>
</Var>
</dst>
<if lb="24" cb="1" le="24" ce="1" else="true" elselb="24" elsecb="1">
<xop lb="24" cb="1" le="24" ce="1" kind="==">
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="old_val"/>
</n32>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1"/>
</n32>
</xop>
<u lb="24" cb="1" le="24" ce="1">
<ce lb="24" cb="1" le="24" ce="1" nbparm="1" id="40a623f493b93e6537b18333913374ee_e19530b5ea5e9b1adac22b9ad1ccf5e5">
<exp pvirg="true"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" id="40a623f493b93e6537b18333913374ee_e19530b5ea5e9b1adac22b9ad1ccf5e5" nm="initializeMachineBranchProbabilityInfoPassOnce"/>
</n32>
<drx lb="24" cb="1" kind="lvalue" nm="Registry"/>
</ce>
<ce lb="24" cb="1" le="24" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="24" cb="1" le="24" ce="1">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<ce lb="24" cb="1" le="24" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4">
<exp pvirg="true"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4" nm="AnnotateIgnoreWritesBegin"/>
</n32>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1">
<slit/>
</n52>
</n32>
<n45 lb="24" cb="1">
<flit/>
</n45>
</ce>
<ce lb="24" cb="1" le="24" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34">
<exp pvirg="true"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34" nm="AnnotateHappensBefore"/>
</n32>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1"/>
</n32>
<n45 lb="24" cb="1"/>
<n32 lb="24" cb="1" le="24" ce="1">
<uo lb="24" cb="1" le="24" ce="1" kind="&amp;">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
<xop lb="24" cb="1" le="24" ce="1" kind="=">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1">
<flit/>
</n45>
</n32>
</xop>
<ce lb="24" cb="1" le="24" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a">
<exp pvirg="true"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a" nm="AnnotateIgnoreWritesEnd"/>
</n32>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1"/>
</n32>
<n45 lb="24" cb="1"/>
</ce>
</u>
<u lb="24" cb="1" le="24" ce="1">
<dst lb="24" cb="1" le="24" ce="1">
<exp pvirg="true"/>
<Var nm="tmp" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</Var>
</dst>
<ce lb="24" cb="1" le="24" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="24" cb="1" le="24" ce="1">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<wy lb="24" cb="1" le="24" ce="1">
<xop lb="24" cb="1" le="24" ce="1" kind="!=">
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="tmp"/>
</n32>
<n32 lb="24" cb="1">
<n45 lb="24" cb="1"/>
</n32>
</xop>
<u lb="24" cb="1" le="24" ce="1">
<xop lb="24" cb="1" le="24" ce="1" kind="=">
<drx lb="24" cb="1" kind="lvalue" nm="tmp"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</xop>
<ce lb="24" cb="1" le="24" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="24" cb="1" le="24" ce="1">
<drx lb="24" cb="1" le="24" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
</u>
</wy>
</u>
</if>
<ce lb="24" cb="1" le="24" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e">
<exp pvirg="true"/>
<n32 lb="24" cb="1">
<drx lb="24" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e" nm="AnnotateHappensAfter"/>
</n32>
<n32 lb="24" cb="1">
<n52 lb="24" cb="1"/>
</n32>
<n45 lb="24" cb="1"/>
<n32 lb="24" cb="1" le="24" ce="1">
<uo lb="24" cb="1" le="24" ce="1" kind="&amp;">
<drx lb="24" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
</u>

</Stmt>
</f>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="40a623f493b93e6537b18333913374ee_2a445d49f8ce61ef6c95ca0c2b36b78a" file="1" linestart="27" lineend="27" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_2a445d49f8ce61ef6c95ca0c2b36b78a" storage="static" init="true" access2="public">
<bt name="char"/>
<Stmt>
<n32 lb="27" cb="41">
<n45 lb="27" cb="41"/>
</n32>

</Stmt>
</v>
<m name="anchor" id="40a623f493b93e6537b18333913374ee_d8de586dc4ec0187c23dbc5b05fe9a4f" file="1" linestart="29" lineend="29" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_d8de586dc4ec0187c23dbc5b05fe9a4f" access="private" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="29" cb="45" le="29" ce="47"/>

</Stmt>
</m>
<m name="getSumForBlock" id="40a623f493b93e6537b18333913374ee_629d785eab25f8f34e5b5611d177ffad" file="1" linestart="31" lineend="61" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_629d785eab25f8f34e5b5611d177ffad" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Scale" proto="uint32_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="32" cb="69" le="61" ce="1">
<ocast lb="36" cb="3" le="36" ce="3">
<bt name="void"/>
<n46 lb="36" cb="3" le="36" ce="3">
<exp pvirg="true"/>
<xop lb="36" cb="3" le="36" ce="3" kind="||">
<n46 lb="36" cb="3" le="36" ce="3">
<exp pvirg="true"/>
<uo lb="36" cb="3" le="36" ce="3" kind="!">
<uo lb="36" cb="3" le="36" ce="3" kind="!">
<n46 lb="36" cb="3" le="36" ce="3">
<exp pvirg="true"/>
<xop lb="36" cb="3" le="36" ce="3" kind="&lt;">
<n32 lb="36" cb="3" le="36" ce="3">
<mce lb="36" cb="3" le="36" ce="3" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0f32946227a8dfc445d905d07cc5ef3b">
<exp pvirg="true"/>
<mex lb="36" cb="3" le="36" ce="3" id="dc2fe1ce3eab105adc926f5848f1baa6_0f32946227a8dfc445d905d07cc5ef3b" nm="succ_size" arrow="1">
<n32 lb="36" cb="3">
<drx lb="36" cb="3" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n32>
<n45 lb="36" cb="3">
<flit/>
</n45>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="36" cb="3" le="36" ce="3">
<n46 lb="36" cb="3" le="36" ce="3">
<exp pvirg="true"/>
<xop lb="36" cb="3" le="36" ce="3" kind=",">
<ce lb="36" cb="3" le="36" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="36" cb="3">
<drx lb="36" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="36" cb="3">
<n52 lb="36" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="36" cb="3">
<n52 lb="36" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="36" cb="3">
<n45 lb="36" cb="3"/>
</n32>
</ce>
<n45 lb="36" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="37" cb="3" le="37" ce="19">
<exp pvirg="true"/>
<Var nm="Sum" value="true">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<n32 lb="37" cb="18">
<n45 lb="37" cb="18"/>
</n32>
</Var>
</dst>
<xop lb="38" cb="3" le="38" ce="11" kind="=">
<drx lb="38" cb="3" kind="lvalue" nm="Scale"/>
<n32 lb="38" cb="11">
<n45 lb="38" cb="11"/>
</n32>
</xop>
<fx lb="39" cb="3" le="43" ce="3">
<dst lb="39" cb="8" le="40" ce="27">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="39" cb="51" le="39" ce="67">
<n10 lb="39" cb="51" le="39" ce="67">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="39" cb="51" le="39" ce="67">
<exp pvirg="true"/>
<n32 lb="39" cb="51" le="39" ce="67">
<n8 lb="39" cb="51" le="39" ce="67" >
<temp/>
<mce lb="39" cb="51" le="39" ce="67" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd">
<exp pvirg="true"/>
<mex lb="39" cb="51" le="39" ce="56" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd" nm="succ_begin" arrow="1">
<n32 lb="39" cb="51">
<drx lb="39" cb="51" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="40" cb="12" le="40" ce="26">
<n10 lb="40" cb="12" le="40" ce="26">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="40" cb="12" le="40" ce="26">
<exp pvirg="true"/>
<n32 lb="40" cb="12" le="40" ce="26">
<n8 lb="40" cb="12" le="40" ce="26" >
<temp/>
<mce lb="40" cb="12" le="40" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9">
<exp pvirg="true"/>
<mex lb="40" cb="12" le="40" ce="17" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9" nm="succ_end" arrow="1">
<n32 lb="40" cb="12">
<drx lb="40" cb="12" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
</dst>
<ocx lb="40" cb="29" le="40" ce="34" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b">
<exp pvirg="true"/>
<n32 lb="40" cb="31">
<drx lb="40" cb="31" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b" nm="operator!="/>
</n32>
<n32 lb="40" cb="29">
<drx lb="40" cb="29" kind="lvalue" nm="I"/>
</n32>
<n32 lb="40" cb="34">
<drx lb="40" cb="34" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="40" cb="37" le="40" ce="39" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303">
<exp pvirg="true"/>
<n32 lb="40" cb="37">
<drx lb="40" cb="37" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303" nm="operator++"/>
</n32>
<drx lb="40" cb="39" kind="lvalue" nm="I"/>
</ocx>
<u lb="40" cb="42" le="43" ce="3">
<dst lb="41" cb="5" le="41" ce="44">
<exp pvirg="true"/>
<Var nm="Weight" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="41" cb="23" le="41" ce="43">
<mce lb="41" cb="23" le="41" ce="43" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e">
<exp pvirg="true"/>
<mex lb="41" cb="23" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" nm="getEdgeWeight" arrow="1">
<n19 lb="41" cb="23"/>
</mex>
<n32 lb="41" cb="37">
<drx lb="41" cb="37" kind="lvalue" nm="MBB"/>
</n32>
<n8 lb="41" cb="42" >
<temp/>
<n10 lb="41" cb="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="41" cb="42">
<drx lb="41" cb="42" kind="lvalue" nm="I"/>
</n32>
</n10>
</n8>
</mce>
</n37>
</Var>
</dst>
<cao lb="42" cb="5" le="42" ce="12" kind="+=">
<drx lb="42" cb="5" kind="lvalue" nm="Sum"/>
<n32 lb="42" cb="12">
<n32 lb="42" cb="12">
<drx lb="42" cb="12" kind="lvalue" nm="Weight"/>
</n32>
</n32>
</cao>
</u>
</fx>
<if lb="46" cb="3" le="47" ce="12">
<xop lb="46" cb="7" le="46" ce="14" kind="&lt;=">
<n32 lb="46" cb="7">
<drx lb="46" cb="7" kind="lvalue" nm="Sum"/>
</n32>
<n32 lb="46" cb="14">
<n45 lb="46" cb="14"/>
</n32>
</xop>
<rx lb="47" cb="5" le="47" ce="12" pvirg="true">
<n32 lb="47" cb="12">
<n32 lb="47" cb="12">
<drx lb="47" cb="12" kind="lvalue" nm="Sum"/>
</n32>
</n32>
</rx>
</if>
<ocast lb="51" cb="3" le="51" ce="3">
<bt name="void"/>
<n46 lb="51" cb="3" le="51" ce="3">
<exp pvirg="true"/>
<xop lb="51" cb="3" le="51" ce="3" kind="||">
<n46 lb="51" cb="3" le="51" ce="3">
<exp pvirg="true"/>
<uo lb="51" cb="3" le="51" ce="3" kind="!">
<uo lb="51" cb="3" le="51" ce="3" kind="!">
<n46 lb="51" cb="3" le="51" ce="3">
<exp pvirg="true"/>
<xop lb="51" cb="3" le="51" ce="3" kind="&lt;">
<n46 lb="51" cb="3" le="51" ce="3">
<exp pvirg="true"/>
<xop lb="51" cb="3" le="51" ce="3" kind="/">
<n32 lb="51" cb="3">
<drx lb="51" cb="3" kind="lvalue" nm="Sum"/>
</n32>
<n32 lb="51" cb="3">
<n45 lb="51" cb="3"/>
</n32>
</xop>
</n46>
<n32 lb="51" cb="3">
<n45 lb="51" cb="3"/>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="51" cb="3" le="51" ce="3">
<n46 lb="51" cb="3" le="51" ce="3">
<exp pvirg="true"/>
<xop lb="51" cb="3" le="51" ce="3" kind=",">
<ce lb="51" cb="3" le="51" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="51" cb="3">
<drx lb="51" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="51" cb="3">
<n52 lb="51" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="51" cb="3">
<n52 lb="51" cb="3"/>
</n32>
<n32 lb="51" cb="3">
<n45 lb="51" cb="3"/>
</n32>
</ce>
<n45 lb="51" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<xop lb="52" cb="3" le="52" ce="32" kind="=">
<drx lb="52" cb="3" kind="lvalue" nm="Scale"/>
<n32 lb="52" cb="11" le="52" ce="32">
<xop lb="52" cb="11" le="52" ce="32" kind="+">
<n46 lb="52" cb="11" le="52" ce="28">
<exp pvirg="true"/>
<xop lb="52" cb="12" le="52" ce="18" kind="/">
<n32 lb="52" cb="12">
<drx lb="52" cb="12" kind="lvalue" nm="Sum"/>
</n32>
<n32 lb="52" cb="18">
<n45 lb="52" cb="18"/>
</n32>
</xop>
</n46>
<n32 lb="52" cb="32">
<n45 lb="52" cb="32"/>
</n32>
</xop>
</n32>
</xop>
<xop lb="53" cb="3" le="53" ce="9" kind="=">
<drx lb="53" cb="3" kind="lvalue" nm="Sum"/>
<n32 lb="53" cb="9">
<n45 lb="53" cb="9"/>
</n32>
</xop>
<fx lb="54" cb="3" le="58" ce="3">
<dst lb="54" cb="8" le="55" ce="27">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="54" cb="51" le="54" ce="67">
<n10 lb="54" cb="51" le="54" ce="67">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="54" cb="51" le="54" ce="67">
<exp pvirg="true"/>
<n32 lb="54" cb="51" le="54" ce="67">
<n8 lb="54" cb="51" le="54" ce="67" >
<temp/>
<mce lb="54" cb="51" le="54" ce="67" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd">
<exp pvirg="true"/>
<mex lb="54" cb="51" le="54" ce="56" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd" nm="succ_begin" arrow="1">
<n32 lb="54" cb="51">
<drx lb="54" cb="51" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="55" cb="12" le="55" ce="26">
<n10 lb="55" cb="12" le="55" ce="26">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="55" cb="12" le="55" ce="26">
<exp pvirg="true"/>
<n32 lb="55" cb="12" le="55" ce="26">
<n8 lb="55" cb="12" le="55" ce="26" >
<temp/>
<mce lb="55" cb="12" le="55" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9">
<exp pvirg="true"/>
<mex lb="55" cb="12" le="55" ce="17" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9" nm="succ_end" arrow="1">
<n32 lb="55" cb="12">
<drx lb="55" cb="12" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n37>
</Var>
</dst>
<ocx lb="55" cb="29" le="55" ce="34" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b">
<exp pvirg="true"/>
<n32 lb="55" cb="31">
<drx lb="55" cb="31" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b" nm="operator!="/>
</n32>
<n32 lb="55" cb="29">
<drx lb="55" cb="29" kind="lvalue" nm="I"/>
</n32>
<n32 lb="55" cb="34">
<drx lb="55" cb="34" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="55" cb="37" le="55" ce="39" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303">
<exp pvirg="true"/>
<n32 lb="55" cb="37">
<drx lb="55" cb="37" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303" nm="operator++"/>
</n32>
<drx lb="55" cb="39" kind="lvalue" nm="I"/>
</ocx>
<u lb="55" cb="42" le="58" ce="3">
<dst lb="56" cb="5" le="56" ce="44">
<exp pvirg="true"/>
<Var nm="Weight" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="56" cb="23" le="56" ce="43">
<mce lb="56" cb="23" le="56" ce="43" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e">
<exp pvirg="true"/>
<mex lb="56" cb="23" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" nm="getEdgeWeight" arrow="1">
<n19 lb="56" cb="23"/>
</mex>
<n32 lb="56" cb="37">
<drx lb="56" cb="37" kind="lvalue" nm="MBB"/>
</n32>
<n8 lb="56" cb="42" >
<temp/>
<n10 lb="56" cb="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="56" cb="42">
<drx lb="56" cb="42" kind="lvalue" nm="I"/>
</n32>
</n10>
</n8>
</mce>
</n37>
</Var>
</dst>
<cao lb="57" cb="5" le="57" ce="21" kind="+=">
<drx lb="57" cb="5" kind="lvalue" nm="Sum"/>
<n32 lb="57" cb="12" le="57" ce="21">
<xop lb="57" cb="12" le="57" ce="21" kind="/">
<n32 lb="57" cb="12">
<drx lb="57" cb="12" kind="lvalue" nm="Weight"/>
</n32>
<n32 lb="57" cb="21">
<drx lb="57" cb="21" kind="lvalue" nm="Scale"/>
</n32>
</xop>
</n32>
</cao>
</u>
</fx>
<ocast lb="59" cb="3" le="59" ce="3">
<bt name="void"/>
<n46 lb="59" cb="3" le="59" ce="3">
<exp pvirg="true"/>
<xop lb="59" cb="3" le="59" ce="3" kind="||">
<n46 lb="59" cb="3" le="59" ce="3">
<exp pvirg="true"/>
<uo lb="59" cb="3" le="59" ce="3" kind="!">
<uo lb="59" cb="3" le="59" ce="3" kind="!">
<n46 lb="59" cb="3" le="59" ce="3">
<exp pvirg="true"/>
<xop lb="59" cb="3" le="59" ce="3" kind="&lt;=">
<n32 lb="59" cb="3">
<drx lb="59" cb="3" kind="lvalue" nm="Sum"/>
</n32>
<n32 lb="59" cb="3">
<n45 lb="59" cb="3"/>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="59" cb="3" le="59" ce="3">
<n46 lb="59" cb="3" le="59" ce="3">
<exp pvirg="true"/>
<xop lb="59" cb="3" le="59" ce="3" kind=",">
<ce lb="59" cb="3" le="59" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="59" cb="3">
<drx lb="59" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="59" cb="3">
<n52 lb="59" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="59" cb="3">
<n52 lb="59" cb="3"/>
</n32>
<n32 lb="59" cb="3">
<n45 lb="59" cb="3"/>
</n32>
</ce>
<n45 lb="59" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="60" cb="3" le="60" ce="10" pvirg="true">
<n32 lb="60" cb="10">
<n32 lb="60" cb="10">
<drx lb="60" cb="10" kind="lvalue" nm="Sum"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getEdgeWeight" id="40a623f493b93e6537b18333913374ee_ac28bf5277d2853ad646218f94cafc3e" file="1" linestart="63" lineend="70" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="MachineBasicBlock::const_succ_iterator" access2="none">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="65" cb="65" le="70" ce="1">
<dst lb="66" cb="3" le="66" ce="44">
<exp pvirg="true"/>
<Var nm="Weight" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="66" cb="21" le="66" ce="43">
<mce lb="66" cb="21" le="66" ce="43" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_ae59b598dcc2c6f25854cc80bd6f2d33">
<exp pvirg="true"/>
<mex lb="66" cb="21" le="66" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_ae59b598dcc2c6f25854cc80bd6f2d33" nm="getSuccWeight" arrow="1">
<n32 lb="66" cb="21">
<drx lb="66" cb="21" kind="lvalue" nm="Src"/>
</n32>
</mex>
<n8 lb="66" cb="40" >
<temp/>
<n10 lb="66" cb="40">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="66" cb="40">
<drx lb="66" cb="40" kind="lvalue" nm="Dst"/>
</n32>
</n10>
</n8>
</mce>
</n37>
</Var>
</dst>
<if lb="67" cb="3" le="68" ce="12">
<uo lb="67" cb="7" le="67" ce="8" kind="!">
<n32 lb="67" cb="8">
<n32 lb="67" cb="8">
<drx lb="67" cb="8" kind="lvalue" nm="Weight"/>
</n32>
</n32>
</uo>
<rx lb="68" cb="5" le="68" ce="12" pvirg="true">
<n32 lb="68" cb="12">
<drx lb="68" cb="12" kind="lvalue" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_68035e1e71cd5e16cc8d1d35c47507e0" nm="DEFAULT_WEIGHT"/>
</n32>
</rx>
</if>
<rx lb="69" cb="3" le="69" ce="10" pvirg="true">
<n32 lb="69" cb="10">
<drx lb="69" cb="10" kind="lvalue" nm="Weight"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getEdgeWeight" id="40a623f493b93e6537b18333913374ee_160afbd273f7a5c795c1297fea61b64b" file="1" linestart="72" lineend="78" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_160afbd273f7a5c795c1297fea61b64b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint32_t">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="74" cb="51" le="78" ce="1">
<rx lb="77" cb="3" le="77" ce="79" pvirg="true">
<n37 lb="77" cb="10" le="77" ce="79">
<mce lb="77" cb="10" le="77" ce="79" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e">
<exp pvirg="true"/>
<mex lb="77" cb="10" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" nm="getEdgeWeight" arrow="1">
<n19 lb="77" cb="10"/>
</mex>
<n32 lb="77" cb="24">
<drx lb="77" cb="24" kind="lvalue" nm="Src"/>
</n32>
<n8 lb="77" cb="29" le="77" ce="78" >
<temp/>
<n10 lb="77" cb="29" le="77" ce="78">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="77" cb="29" le="77" ce="78">
<exp pvirg="true"/>
<n32 lb="77" cb="29" le="77" ce="78">
<n8 lb="77" cb="29" le="77" ce="78" >
<temp/>
<ce lb="77" cb="29" le="77" ce="78" nbparm="3" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c">
<exp pvirg="true"/>
<n32 lb="77" cb="29" le="77" ce="34">
<drx lb="77" cb="29" le="77" ce="34" kind="lvalue" id="41b1f1ab5ff3e4379a0c88a111c98396_d0ccf983934e956be031a8af8bc5639c" nm="find">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
</template_arguments>
</drx>
</n32>
<n8 lb="77" cb="39" le="77" ce="55" >
<temp/>
<n10 lb="77" cb="39" le="77" ce="55">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="77" cb="39" le="77" ce="55">
<exp pvirg="true"/>
<n32 lb="77" cb="39" le="77" ce="55">
<n8 lb="77" cb="39" le="77" ce="55" >
<temp/>
<mce lb="77" cb="39" le="77" ce="55" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd">
<exp pvirg="true"/>
<mex lb="77" cb="39" le="77" ce="44" id="dc2fe1ce3eab105adc926f5848f1baa6_2bbca9bf2d5bd18ba7be614b184588fd" nm="succ_begin" arrow="1">
<n32 lb="77" cb="39">
<drx lb="77" cb="39" kind="lvalue" nm="Src"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n8>
<n8 lb="77" cb="58" le="77" ce="72" >
<temp/>
<n10 lb="77" cb="58" le="77" ce="72">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="77" cb="58" le="77" ce="72">
<exp pvirg="true"/>
<n32 lb="77" cb="58" le="77" ce="72">
<n8 lb="77" cb="58" le="77" ce="72" >
<temp/>
<mce lb="77" cb="58" le="77" ce="72" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9">
<exp pvirg="true"/>
<mex lb="77" cb="58" le="77" ce="63" id="dc2fe1ce3eab105adc926f5848f1baa6_0c7c93c99094f97388e171c508490ff9" nm="succ_end" arrow="1">
<n32 lb="77" cb="58">
<drx lb="77" cb="58" kind="lvalue" nm="Src"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</mte>
</n10>
</n8>
<n32 lb="77" cb="75">
<drx lb="77" cb="75" kind="lvalue" nm="Dst"/>
</n32>
</ce>
</n8>
</n32>
</mte>
</n10>
</n8>
</mce>
</n37>
</rx>
</u>

</Stmt>
</m>
<m name="isEdgeHot" id="40a623f493b93e6537b18333913374ee_9a32ebe778a94b2b324f76763aafd61c" file="1" linestart="80" lineend="86" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_9a32ebe778a94b2b324f76763aafd61c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="82" cb="77" le="86" ce="1">
<rx lb="85" cb="3" le="85" ce="63" pvirg="true">
<ocx lb="85" cb="10" le="85" ce="63" nbparm="2" id="91a1adf0875b1cb73acb2d9240330c2d_fefb86195fea292f7f36ac8c9ff29a86">
<exp pvirg="true"/>
<n32 lb="85" cb="39">
<drx lb="85" cb="39" kind="lvalue" id="91a1adf0875b1cb73acb2d9240330c2d_fefb86195fea292f7f36ac8c9ff29a86" nm="operator&gt;"/>
</n32>
<n32 lb="85" cb="10" le="85" ce="37">
<mce lb="85" cb="10" le="85" ce="37" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd">
<exp pvirg="true"/>
<mex lb="85" cb="10" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd" nm="getEdgeProbability" arrow="1">
<n19 lb="85" cb="10"/>
</mex>
<n32 lb="85" cb="29">
<drx lb="85" cb="29" kind="lvalue" nm="Src"/>
</n32>
<n32 lb="85" cb="34">
<drx lb="85" cb="34" kind="lvalue" nm="Dst"/>
</n32>
</mce>
</n32>
<n10 lb="85" cb="41" le="85" ce="63">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_a5b7ef204960c766d287dca025dbef9e"/>
<temp/>
<mte lb="85" cb="41" le="85" ce="63">
<exp pvirg="true"/>
<n11 lb="85" cb="41" le="85" ce="63">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_605a4ed76549858e2f332186e99c07d2"/>
<temp/>
<n32 lb="85" cb="59">
<n45 lb="85" cb="59">
<flit/>
</n45>
</n32>
<n32 lb="85" cb="62">
<n45 lb="85" cb="62">
<flit/>
</n45>
</n32>
</n11>
</mte>
</n10>
</ocx>
</rx>
</u>

</Stmt>
</m>
<m name="getHotSucc" id="40a623f493b93e6537b18333913374ee_b1a278dcc62bee8657d96b892e546be9" file="1" linestart="88" lineend="105" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_b1a278dcc62bee8657d96b892e546be9" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::MachineBasicBlock *">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="89" cb="72" le="105" ce="1">
<dst lb="90" cb="3" le="90" ce="25">
<exp pvirg="true"/>
<Var nm="MaxWeight" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="90" cb="24">
<n45 lb="90" cb="24">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="91" cb="3" le="91" ce="39">
<exp pvirg="true"/>
<Var nm="MaxSucc">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<n32 lb="91" cb="32">
<n16 lb="91" cb="32">
<exp pvirg="true"/>
</n16>
</n32>
</Var>
</dst>
<fx lb="92" cb="3" le="99" ce="3">
<dst lb="92" cb="8" le="93" ce="27">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="92" cb="51" le="92" ce="67">
<n10 lb="92" cb="51" le="92" ce="67">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="92" cb="51" le="92" ce="67">
<exp pvirg="true"/>
<n32 lb="92" cb="51" le="92" ce="67">
<n32 lb="92" cb="51" le="92" ce="67">
<n8 lb="92" cb="51" le="92" ce="67" >
<temp/>
<mce lb="92" cb="51" le="92" ce="67" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_db9fdc7f16d4c11901fa6a845fa5386d">
<exp pvirg="true"/>
<mex lb="92" cb="51" le="92" ce="56" id="dc2fe1ce3eab105adc926f5848f1baa6_db9fdc7f16d4c11901fa6a845fa5386d" nm="succ_begin" arrow="1">
<n32 lb="92" cb="51">
<drx lb="92" cb="51" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</n32>
</mte>
</n10>
</n37>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_695a37e33887535b74b2309b71bda977"/>
<template_arguments>
<Tdef>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n37 lb="93" cb="12" le="93" ce="26">
<n10 lb="93" cb="12" le="93" ce="26">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="93" cb="12" le="93" ce="26">
<exp pvirg="true"/>
<n32 lb="93" cb="12" le="93" ce="26">
<n32 lb="93" cb="12" le="93" ce="26">
<n8 lb="93" cb="12" le="93" ce="26" >
<temp/>
<mce lb="93" cb="12" le="93" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0f6d38524c5c1d5ada4339bc410f2022">
<exp pvirg="true"/>
<mex lb="93" cb="12" le="93" ce="17" id="dc2fe1ce3eab105adc926f5848f1baa6_0f6d38524c5c1d5ada4339bc410f2022" nm="succ_end" arrow="1">
<n32 lb="93" cb="12">
<drx lb="93" cb="12" kind="lvalue" nm="MBB"/>
</n32>
</mex>
</mce>
</n8>
</n32>
</n32>
</mte>
</n10>
</n37>
</Var>
</dst>
<ocx lb="93" cb="29" le="93" ce="34" nbparm="2" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b">
<exp pvirg="true"/>
<n32 lb="93" cb="31">
<drx lb="93" cb="31" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_25125e062a987bdcc3dcfa86eb960b5b" nm="operator!="/>
</n32>
<n32 lb="93" cb="29">
<drx lb="93" cb="29" kind="lvalue" nm="I"/>
</n32>
<n32 lb="93" cb="34">
<drx lb="93" cb="34" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="93" cb="37" le="93" ce="39" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303">
<exp pvirg="true"/>
<n32 lb="93" cb="37">
<drx lb="93" cb="37" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_5d725cdcecac8b0c1c2447c2de411303" nm="operator++"/>
</n32>
<drx lb="93" cb="39" kind="lvalue" nm="I"/>
</ocx>
<u lb="93" cb="42" le="99" ce="3">
<dst lb="94" cb="5" le="94" ce="44">
<exp pvirg="true"/>
<Var nm="Weight" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n37 lb="94" cb="23" le="94" ce="43">
<mce lb="94" cb="23" le="94" ce="43" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e">
<exp pvirg="true"/>
<mex lb="94" cb="23" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_ac28bf5277d2853ad646218f94cafc3e" nm="getEdgeWeight" arrow="1">
<n19 lb="94" cb="23"/>
</mex>
<n32 lb="94" cb="37">
<n32 lb="94" cb="37">
<drx lb="94" cb="37" kind="lvalue" nm="MBB"/>
</n32>
</n32>
<n8 lb="94" cb="42" >
<temp/>
<n10 lb="94" cb="42">
<typeptr id="78cb3cbcc032150b6a85b2f30813c812_de085b87bcb067f8717c06e94a3d4d41">
<template_arguments>
<rt>
<cts id="78cb3cbcc032150b6a85b2f30813c812_2d19cd24e0e0434835874d345df47fd5">
<template_arguments>
<rt>
<cts id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_d16a5f6f5bc0b20f10361aff0d9f12b0">
<template_arguments>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="94" cb="42">
<drx lb="94" cb="42" kind="lvalue" nm="I"/>
</n32>
</n10>
</n8>
</mce>
</n37>
</Var>
</dst>
<if lb="95" cb="5" le="98" ce="5">
<xop lb="95" cb="9" le="95" ce="18" kind="&gt;">
<n32 lb="95" cb="9">
<drx lb="95" cb="9" kind="lvalue" nm="Weight"/>
</n32>
<n32 lb="95" cb="18">
<drx lb="95" cb="18" kind="lvalue" nm="MaxWeight"/>
</n32>
</xop>
<u lb="95" cb="29" le="98" ce="5">
<xop lb="96" cb="7" le="96" ce="19" kind="=">
<drx lb="96" cb="7" kind="lvalue" nm="MaxWeight"/>
<n32 lb="96" cb="19">
<drx lb="96" cb="19" kind="lvalue" nm="Weight"/>
</n32>
</xop>
<xop lb="97" cb="7" le="97" ce="18" kind="=">
<drx lb="97" cb="7" kind="lvalue" nm="MaxSucc"/>
<n32 lb="97" cb="17" le="97" ce="18">
<ocx lb="97" cb="17" le="97" ce="18" nbparm="1" id="78cb3cbcc032150b6a85b2f30813c812_de5276c9d2499e6417f19db1206a1103">
<exp pvirg="true"/>
<n32 lb="97" cb="17">
<drx lb="97" cb="17" kind="lvalue" id="78cb3cbcc032150b6a85b2f30813c812_de5276c9d2499e6417f19db1206a1103" nm="operator*"/>
</n32>
<n32 lb="97" cb="18">
<drx lb="97" cb="18" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</xop>
</u>
</if>
</u>
</fx>
<if lb="101" cb="3" le="102" ce="12">
<ocx lb="101" cb="7" le="101" ce="65" nbparm="2" id="91a1adf0875b1cb73acb2d9240330c2d_40dc798a41f448efad33d49f10da19c6">
<exp pvirg="true"/>
<n32 lb="101" cb="40">
<drx lb="101" cb="40" kind="lvalue" id="91a1adf0875b1cb73acb2d9240330c2d_40dc798a41f448efad33d49f10da19c6" nm="operator&gt;="/>
</n32>
<n32 lb="101" cb="7" le="101" ce="38">
<mce lb="101" cb="7" le="101" ce="38" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd">
<exp pvirg="true"/>
<mex lb="101" cb="7" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd" nm="getEdgeProbability" arrow="1">
<n19 lb="101" cb="7"/>
</mex>
<n32 lb="101" cb="26">
<n32 lb="101" cb="26">
<drx lb="101" cb="26" kind="lvalue" nm="MBB"/>
</n32>
</n32>
<n32 lb="101" cb="31">
<n32 lb="101" cb="31">
<drx lb="101" cb="31" kind="lvalue" nm="MaxSucc"/>
</n32>
</n32>
</mce>
</n32>
<n10 lb="101" cb="43" le="101" ce="65">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_a5b7ef204960c766d287dca025dbef9e"/>
<temp/>
<mte lb="101" cb="43" le="101" ce="65">
<exp pvirg="true"/>
<n11 lb="101" cb="43" le="101" ce="65">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_605a4ed76549858e2f332186e99c07d2"/>
<temp/>
<n32 lb="101" cb="61">
<n45 lb="101" cb="61">
<flit/>
</n45>
</n32>
<n32 lb="101" cb="64">
<n45 lb="101" cb="64">
<flit/>
</n45>
</n32>
</n11>
</mte>
</n10>
</ocx>
<rx lb="102" cb="5" le="102" ce="12" pvirg="true">
<n32 lb="102" cb="12">
<drx lb="102" cb="12" kind="lvalue" nm="MaxSucc"/>
</n32>
</rx>
</if>
<rx lb="104" cb="3" le="104" ce="10" pvirg="true">
<n32 lb="104" cb="10">
<n16 lb="104" cb="10">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getEdgeProbability" id="40a623f493b93e6537b18333913374ee_8189858292b20e222534b74a2040d5dd" file="1" linestart="107" lineend="114" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::BranchProbability">
<rt>
<cr id="91a1adf0875b1cb73acb2d9240330c2d_8b6d54abed686387aeec232793f7598a"/>
</rt>
</fpt>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="108" cb="71" le="114" ce="1">
<dst lb="109" cb="3" le="109" ce="21">
<exp pvirg="true"/>
<Var nm="Scale" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="109" cb="20">
<n45 lb="109" cb="20">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="110" cb="3" le="110" ce="42">
<exp pvirg="true"/>
<Var nm="D" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<mce lb="110" cb="16" le="110" ce="41" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_629d785eab25f8f34e5b5611d177ffad">
<exp pvirg="true"/>
<mex lb="110" cb="16" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_629d785eab25f8f34e5b5611d177ffad" nm="getSumForBlock" arrow="1">
<n19 lb="110" cb="16"/>
</mex>
<n32 lb="110" cb="31">
<drx lb="110" cb="31" kind="lvalue" nm="Src"/>
</n32>
<drx lb="110" cb="36" kind="lvalue" nm="Scale"/>
</mce>
</Var>
</dst>
<dst lb="111" cb="3" le="111" ce="47">
<exp pvirg="true"/>
<Var nm="N" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<xop lb="111" cb="16" le="111" ce="42" kind="/">
<mce lb="111" cb="16" le="111" ce="38" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_160afbd273f7a5c795c1297fea61b64b">
<exp pvirg="true"/>
<mex lb="111" cb="16" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_160afbd273f7a5c795c1297fea61b64b" nm="getEdgeWeight" arrow="1">
<n19 lb="111" cb="16"/>
</mex>
<n32 lb="111" cb="30">
<drx lb="111" cb="30" kind="lvalue" nm="Src"/>
</n32>
<n32 lb="111" cb="35">
<drx lb="111" cb="35" kind="lvalue" nm="Dst"/>
</n32>
</mce>
<n32 lb="111" cb="42">
<drx lb="111" cb="42" kind="lvalue" nm="Scale"/>
</n32>
</xop>
</Var>
</dst>
<rx lb="113" cb="3" le="113" ce="32" pvirg="true">
<n10 lb="113" cb="10" le="113" ce="32">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_a5b7ef204960c766d287dca025dbef9e"/>
<temp/>
<mte lb="113" cb="10" le="113" ce="32">
<exp pvirg="true"/>
<n11 lb="113" cb="10" le="113" ce="32">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_605a4ed76549858e2f332186e99c07d2"/>
<temp/>
<n32 lb="113" cb="28">
<drx lb="113" cb="28" kind="lvalue" nm="N"/>
</n32>
<n32 lb="113" cb="31">
<drx lb="113" cb="31" kind="lvalue" nm="D"/>
</n32>
</n11>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="printEdgeProbability" id="40a623f493b93e6537b18333913374ee_0ec93ba43c524fefdf2813371f764c7e" file="1" linestart="116" lineend="126" previous="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_0ec93ba43c524fefdf2813371f764c7e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::raw_ostream &amp;">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Src" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Dst" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="118" cb="41" le="126" ce="1">
<dst lb="120" cb="3" le="120" ce="62">
<exp pvirg="true"/>
<Var nm="Prob" value="true">
<QualType const="true">
<rt>
<cr id="91a1adf0875b1cb73acb2d9240330c2d_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
<n10 lb="120" cb="34" le="120" ce="61">
<typeptr id="91a1adf0875b1cb73acb2d9240330c2d_a5b7ef204960c766d287dca025dbef9e"/>
<temp/>
<mte lb="120" cb="34" le="120" ce="61">
<exp pvirg="true"/>
<mce lb="120" cb="34" le="120" ce="61" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd">
<exp pvirg="true"/>
<mex lb="120" cb="34" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_8189858292b20e222534b74a2040d5dd" nm="getEdgeProbability" arrow="1">
<n19 lb="120" cb="34"/>
</mex>
<n32 lb="120" cb="53">
<drx lb="120" cb="53" kind="lvalue" nm="Src"/>
</n32>
<n32 lb="120" cb="58">
<drx lb="120" cb="58" kind="lvalue" nm="Dst"/>
</n32>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="121" cb="3" le="123" ce="54" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="123" cb="6">
<drx lb="123" cb="6" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="122" ce="31" nbparm="2" id="91a1adf0875b1cb73acb2d9240330c2d_41bbd67b19f8b8619c1354857e8e3f70">
<exp pvirg="true"/>
<n32 lb="122" cb="28">
<drx lb="122" cb="28" kind="lvalue" id="91a1adf0875b1cb73acb2d9240330c2d_41bbd67b19f8b8619c1354857e8e3f70" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="122" ce="9" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="122" cb="6">
<drx lb="122" cb="6" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="121" ce="73" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56">
<exp pvirg="true"/>
<n32 lb="121" cb="55">
<drx lb="121" cb="55" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="121" ce="44" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="121" cb="41">
<drx lb="121" cb="41" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="121" ce="39" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56">
<exp pvirg="true"/>
<n32 lb="121" cb="21">
<drx lb="121" cb="21" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_feb1dfe0e9ef591bc84a2f736d172a56" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="121" cb="3" le="121" ce="9" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="121" cb="6">
<drx lb="121" cb="6" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<drx lb="121" cb="3" kind="lvalue" nm="OS"/>
<n32 lb="121" cb="9">
<n52 lb="121" cb="9">
<slit/>
</n52>
</n32>
</ocx>
<mce lb="121" cb="24" le="121" ce="39" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="121" cb="24" le="121" ce="29" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="121" cb="24">
<drx lb="121" cb="24" kind="lvalue" nm="Src"/>
</n32>
</mex>
</mce>
</ocx>
<n32 lb="121" cb="44">
<n52 lb="121" cb="44">
<slit/>
</n52>
</n32>
</ocx>
<mce lb="121" cb="58" le="121" ce="73" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882">
<exp pvirg="true"/>
<mex lb="121" cb="58" le="121" ce="63" id="dc2fe1ce3eab105adc926f5848f1baa6_e84387f7bd58a683d4ba6465e2196882" nm="getNumber" arrow="1">
<n32 lb="121" cb="58">
<drx lb="121" cb="58" kind="lvalue" nm="Dst"/>
</n32>
</mex>
</mce>
</ocx>
<n32 lb="122" cb="9">
<n52 lb="122" cb="9">
<slit/>
</n52>
</n32>
</ocx>
<drx lb="122" cb="31" kind="lvalue" nm="Prob"/>
</ocx>
<n46 lb="123" cb="9" le="123" ce="54">
<exp pvirg="true"/>
<co lb="123" cb="10" le="123" ce="50">
<exp pvirg="true"/>
<mce lb="123" cb="10" le="123" ce="28" nbparm="2" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_9a32ebe778a94b2b324f76763aafd61c">
<exp pvirg="true"/>
<mex lb="123" cb="10" id="d1b8ebcbd1d2ec6aae3c50e2ffb8264e_9a32ebe778a94b2b324f76763aafd61c" nm="isEdgeHot" arrow="1">
<n19 lb="123" cb="10"/>
</mex>
<n32 lb="123" cb="20">
<drx lb="123" cb="20" kind="lvalue" nm="Src"/>
</n32>
<n32 lb="123" cb="25">
<drx lb="123" cb="25" kind="lvalue" nm="Dst"/>
</n32>
</mce>
<n32 lb="123" cb="32">
<n52 lb="123" cb="32">
<slit/>
</n52>
</n32>
<n32 lb="123" cb="50">
<n52 lb="123" cb="50">
<slit/>
</n52>
</n32>
</co>
</n46>
</ocx>
<rx lb="125" cb="3" le="125" ce="10" pvirg="true">
<drx lb="125" cb="10" kind="lvalue" nm="OS"/>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
