# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../radix-R Serial Adder.srcs/sources_1/new/radixR_adder.vhd" \

# Do not sort compile order
nosort
