Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr  1 14:12:37 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file caravel_control_sets_placed.rpt
| Design       : caravel
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   308 |
|    Minimum number of control sets                        |   308 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   455 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   308 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    87 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |   130 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             407 |          165 |
| No           | No                    | Yes                    |             535 |          189 |
| No           | Yes                   | No                     |             537 |          209 |
| Yes          | No                    | No                     |            1175 |          412 |
| Yes          | No                    | Yes                    |             762 |          301 |
| Yes          | Yes                   | No                     |           10985 |         3844 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                               Enable Signal                                               |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                2 |              2 |         1.00 |
| ~clk_fix/inst/clk_out1 |                                                                                                           | chip_core/housekeeping/hkspi/reset_reg_reg                                                 |                1 |              3 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                            | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                              |                1 |              3 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_tick                                                                       | chip_core/soc/core/p_27_in                                                                 |                1 |              4 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_1[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              4 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/xfer_count[3]_i_1_n_0                                                              | chip_core/por_fpga/por                                                                     |                2 |              4 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             | chip_core/soc/core/int_rst                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_rData_wr_reg           | chip_core/soc/core/VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]_0           |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[2][0]                                          | chip_core/clock_ctrl/Q[0]                                                                  |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_grant_reg_1[0]                                 | chip_core/soc/core/int_rst                                                                 |                2 |              4 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 | chip_core/soc/core/int_rst                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we                                                                 | chip_core/soc/core/int_rst                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               | chip_core/soc/core/int_rst                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                            | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/SR[0]                                   |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_tick_reg_0[0]                                                              | chip_core/soc/core/p_23_in                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_tick_reg_0[0]                                                              | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                           |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_tick                                                                       | chip_core/soc/core/p_42_in                                                                 |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_state                                                               | chip_core/mprj/TopLevel/SD/lowlevel/r_state[3]_i_1_n_0                                     |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spicmdi/o_response[31]_i_2_n_0                                                 | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                               |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/crc_fill01_out                                                      | chip_core/mprj/TopLevel/SD/spirxdatai/crc_fill0                                            |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/r_lgblklen_0                                                                   |                                                                                            |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/fill[3]_i_1_n_0                                                     |                                                                                            |                1 |              4 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/p_0_in1_in                                                          |                                                                                            |                1 |              4 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_1[1]                                                        | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_0[1]                                                        | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0][1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_3[0]                                                          | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_28[1]                                                          | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_27[1]                                                          | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                           | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_35[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[1]                                                          | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[1]                                                           | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_2[1]                                                        | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[1]                                                          | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[1]                                                           | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[1]                                                          | chip_core/por_fpga/por                                                                     |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                2 |              5 |         2.50 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/la_oe_storage[31]_i_3_0                 |                3 |              5 |         1.67 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                               |                2 |              5 |         2.50 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/SD/spirxdatai/received_token0                                      |                2 |              5 |         2.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                   |                                                                                            |                2 |              5 |         2.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                           | chip_core/soc/core/int_rst                                                                 |                1 |              5 |         5.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                         | chip_core/soc/core/int_rst                                                                 |                2 |              5 |         2.50 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/E[0]                                                                  | chip_core/mprj/TopLevel/SD/spicmdi/i_ll_stb1                                               |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg[1]                                                             | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_4[1]                                                        | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[1]                                                           | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[1]                                                           | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[1]                                                           | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_30[1]                                                          | chip_core/por_fpga/por                                                                     |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[1]                                                           | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_3[1]                                                        | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[1]                                                           | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_7[1]                                                        | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[1]                                                          | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_8[1]                                                        | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_31[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_34[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_33[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_32[1]                                                          | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_9[1]                                                        | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_5[1]                                                        | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[1]                                                                         | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[1]                                                           | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[1]                                                          | chip_core/por_fpga/por                                                                     |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[1]                                                           | chip_core/por_fpga/por                                                                     |                1 |              5 |         5.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/SD/spitxdatai/o_read_i_1_n_0                                       |                1 |              6 |         6.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/lowlevel/r_clk_counter[6]_i_2_n_0                                              | chip_core/mprj/TopLevel/SD/lowlevel/r_clk_counter[6]_i_1_n_0                               |                2 |              6 |         3.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_4[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              6 |         3.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/DMA/u_mm2s/p_2_in                                                  |                4 |              6 |         1.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[1][0]                             | chip_core/clock_ctrl/Q[0]                                                                  |                4 |              6 |         1.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wrstb_reg_1                                                                  | chip_core/por_fpga/por                                                                     |                1 |              6 |         6.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/por_fpga/por                                                                     |                5 |              6 |         1.20 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[4]                                                          | chip_core/por_fpga/por                                                                     |                2 |              6 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spitxdatai/o_addr[6]_i_1__0_n_0                                                |                                                                                            |                3 |              7 |         2.33 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/predata[6]_i_1_n_0                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                2 |              7 |         3.50 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/o_wr_addr_reg[2][0]                                                    | chip_core/mprj/TopLevel/DMA/u_arbiter/SR[0]                                                |                2 |              7 |         3.50 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_addr[6]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                                  |                6 |              7 |         1.17 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_tx_data1_in0                                                                  |                                                                                            |                1 |              7 |         7.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_length_uartwishbonebridge_next_value_ce3                                      |                                                                                            |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_33[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_cmd_uartwishbonebridge_next_value_ce2                                         | chip_core/soc/core/int_rst                                                                 |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_1[0]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_1[1]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_tx_data0                                                                      | chip_core/soc/core/int_rst                                                                 |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/dbg_uart_rx_data                                                                       |                                                                                            |                1 |              8 |         8.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                      | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg                               |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_9[0]                                                        | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_2[0]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_1[3]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l339                             | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l352              |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_1[2]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wbbd_data[7]_i_1_n_0                                                               | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_30[0]                                                          | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                           | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_miso_latch                                                                  | chip_core/soc/core/int_rst                                                                 |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_mosi_latch                                                                  | chip_core/soc/core/int_rst                                                                 |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_6[0]                          | chip_core/soc/core/int_rst                                                                 |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_phy_rx_data                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[0]                                                                         | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0][0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[2]_4[0]                   | chip_core/soc/core/int_rst                                                                 |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                 | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                              |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_8[0]                                                        | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_rdport_re                                                                 |                                                                                            |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_31[0]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_2[3]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_2[2]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[7]_i_1_n_0                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[31]_i_1_n_0                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[23]_i_1_n_0                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/wb_dat_o[15]_i_1_n_0                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                                 |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/spi_master_clk_rise                                                                    | chip_core/soc/core/int_rst                                                                 |                1 |              8 |         8.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_2[1]                                    | chip_core/clock_ctrl/Q[0]                                                                  |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[2]                                                            | chip_core/por_fpga/por                                                                     |                1 |              8 |         8.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[0]                                                           | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_3[0]                                                        | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[0]                                                           | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_2[0]                                                        | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_1[0]                                                        | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[0]                                                           | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_0[0]                                                        | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[0]                                                           | chip_core/por_fpga/por                                                                     |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[3]                                                          | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[2]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[1]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[0]                                                           | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[1]                                                            | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[0]                                                            | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[0]                                                           | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_5[0]                                                        | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_28[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_27[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_4[0]                                                        | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[0]                                                           | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg[0]                                                             | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_35[0]                                                          | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[0]                                                          | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce                              |                                                                                            |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_32[0]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_34[0]                                                          | chip_core/por_fpga/por                                                                     |                1 |              8 |         8.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/o_addr[7]_i_1_n_0                                                   |                                                                                            |                2 |              8 |         4.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_4[0]           |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_7[0]                                                        | chip_core/por_fpga/por                                                                     |                1 |              8 |         8.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[0]                                                           | chip_core/por_fpga/por                                                                     |                5 |              8 |         1.60 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_1              |                2 |              8 |         4.00 |
| ~mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/ldata                                                                        | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[3]                                                             | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                                |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[0]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[0]                                                           | chip_core/por_fpga/por                                                                     |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_29                                                             | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/addr[7]_i_1_n_0                                                              | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[0]_6                                                           | chip_core/por_fpga/por                                                                     |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[0]                                                          | chip_core/por_fpga/por                                                                     |                3 |              8 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/E[0]                                                                | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |                3 |              9 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                      | chip_core/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                                    |                2 |              9 |         4.50 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_txgears/m_valid_reg_0                                                       | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |                3 |              9 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_arbiter/E[0]                                                                | chip_core/mprj/TopLevel/DMA/u_s2mm/wb_pipeline_full_i_1_n_0                                |                4 |             11 |         2.75 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/xfer_state__0[1]                                                                   | chip_core/por_fpga/por                                                                     |                3 |             11 |         3.67 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/r_transferlen[10]_i_2_n_0                                           | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                             |                4 |             11 |         2.75 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/sel                                                                    | chip_core/mprj/TopLevel/DMA/u_mm2s/wb_outstanding0                                         |                4 |             11 |         2.75 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg                                         | chip_core/clock_ctrl/Q[0]                                                                  |                6 |             11 |         1.83 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_arbiter/o_busy_reg[0]                                                       |                                                                                            |                6 |             14 |         2.33 |
|  housekeeping/csclk    |                                                                                                           | chip_core/por_fpga/por                                                                     |               10 |             14 |         1.40 |
|  mprj_io_IBUF_BUFG[4]  |                                                                                                           | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                   |                6 |             15 |         2.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[3]                             |                                                                                            |                2 |             16 |         8.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/crc_active_reg_n_0                                                  | chip_core/mprj/TopLevel/SD/spirxdatai/p_1_in                                               |                3 |             16 |         5.33 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/spi_master_control_storage[15]_i_2_2[0]                | chip_core/soc/core/int_rst                                                                 |                5 |             16 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/uart_rx_fifo_wrport_we                                                                 |                                                                                            |                2 |             16 |         8.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/spi_master_control_storage[15]_i_2_1[0]                | chip_core/soc/core/int_rst                                                                 |                4 |             16 |         4.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/spi_master_clk_divider1[0]_i_1_n_0                                      |                4 |             16 |         4.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/spi_master_control_storage[15]_i_2_3[0] |                7 |             17 |         2.43 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/spi_master_control_storage[15]_i_2_0[0]                | chip_core/soc/core/int_rst                                                                 |                4 |             17 |         4.25 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                           |                8 |             17 |         2.12 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/sel                                                                                    | chip_core/soc/core/dbg_uart_count[0]_i_1_n_0                                               |                5 |             20 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/count_reg_15_sn_1                                                 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_4                           |                5 |             20 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_1[0]                 | chip_core/soc/core/int_rst                                                                 |                6 |             24 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_2_n_0                                                    | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[31]_i_1__1_n_0                                  |               10 |             24 |         2.40 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/sel                                                                            | chip_core/mprj/TopLevel/SD/p_5_in                                                          |                7 |             26 |         3.71 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |               12 |             26 |         2.17 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/clock_ctrl/Q[0]                                                                  |               13 |             26 |         2.00 |
|  clk_fix/inst/clk_out1 | chip_core/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                  | chip_core/por_fpga/por                                                                     |                7 |             26 |         3.71 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                         |                                                                                            |               10 |             27 |         2.70 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_27_in                                                                 |                7 |             27 |         3.86 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/p_23_in                                                                 |                7 |             27 |         3.86 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_1[0]                   | chip_core/soc/core/int_rst                                                                 |               11 |             30 |         2.73 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/E[0]                                                              |                                                                                            |                8 |             30 |         3.75 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready |                                                                                            |                8 |             30 |         3.75 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                   |                                                                                            |               12 |             30 |         2.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_Fetcher_l160                                      | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                              |                9 |             30 |         3.33 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_DataCache_l830                                               |                                                                                            |               13 |             31 |         2.38 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/dbg_uart_rx_phase[30]_i_1_n_0                                           |                9 |             31 |         3.44 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/o_s2mm_addr[0]_i_1_n_0                                              | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                             |                8 |             32 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/read_flag                                                             | chip_core/clock_ctrl/Q[0]                                                                  |               14 |             32 |         2.29 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/wait_flag                                                             | chip_core/clock_ctrl/Q[0]                                                                  |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_addr[29]_i_1_n_0                                                  | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |               15 |             32 |         2.13 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_2_n_0                                                    | chip_core/mprj/TopLevel/DMA/u_rxgears/sreg[63]_i_1_n_0                                     |               18 |             32 |         1.78 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_dma_fsm/r_length[31]_i_1_n_0                                                | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                             |               11 |             32 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr   |                                                                                            |                9 |             32 |         3.56 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_bus_errors                                                                     | chip_core/soc/core/int_rst                                                                 |                8 |             32 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/SD/spirxdatai/E[0]                                                                |                                                                                            |                9 |             32 |         3.56 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_request_reg_1                                              | chip_core/mprj/TopLevel/DMA/u_s2mm/o_dma_busy0                                             |                8 |             32 |         4.00 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]_5              |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                        |                                                                                            |               14 |             32 |         2.29 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[11]                |               21 |             32 |         1.52 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_arbiter/m_valid06_out                                                       | chip_core/mprj/TopLevel/DMA/u_mm2s/sreg[31]_i_1__0_n_0                                     |               14 |             32 |         2.29 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[9]_1               |               14 |             32 |         2.29 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_4[0]       |               12 |             32 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_1[3]                 | chip_core/soc/core/int_rst                                                                 |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                           |                                                                                            |               20 |             32 |         1.60 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4][3]                             | chip_core/soc/core/int_rst                                                                 |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4][2]                             | chip_core/soc/core/int_rst                                                                 |                9 |             32 |         3.56 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/uartwishbonebridge_state_reg[0]_0[0]                   | chip_core/soc/core/int_rst                                                                 |               13 |             32 |         2.46 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4][1]                             | chip_core/soc/core/int_rst                                                                 |               12 |             32 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/CsrPlugin_hadException                                                        |                                                                                            |                7 |             32 |         4.57 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                        |                                                                                            |               11 |             32 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4][0]                             | chip_core/soc/core/int_rst                                                                 |               11 |             32 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/memory_DivPlugin_div_result                                                   |                                                                                            |                8 |             32 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface0_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                                 |                7 |             32 |         4.57 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/mgmtsoc_update_value_re                                                                | chip_core/soc/core/int_rst                                                                 |                6 |             32 |         5.33 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/memory_DivPlugin_rs1[0]                                                       | chip_core/soc/core/VexRiscv/dataCache_1/when_MulDivIterativePlugin_l126_1                  |                5 |             32 |         6.40 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg                | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_3[0]                        |                7 |             32 |         4.57 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/execute_arbitration_isValid_reg[0]                                |                                                                                            |               22 |             32 |         1.45 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[31]_i_1_n_0                   |                                                                                            |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_1[0]                                |                                                                                            |                8 |             32 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                 | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                              |               17 |             32 |         1.88 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_1[2]                 | chip_core/soc/core/int_rst                                                                 |               12 |             32 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_0[0]                      | chip_core/soc/core/int_rst                                                                 |                6 |             32 |         5.33 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_3[0]                      | chip_core/soc/core/int_rst                                                                 |                7 |             32 |         4.57 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_1[1]                 | chip_core/soc/core/int_rst                                                                 |               11 |             32 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_1[0]                 | chip_core/soc/core/int_rst                                                                 |               12 |             32 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_0[3]                 | chip_core/soc/core/int_rst                                                                 |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_0[2]                 | chip_core/soc/core/int_rst                                                                 |               10 |             32 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_0[1]                 | chip_core/soc/core/int_rst                                                                 |               11 |             32 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/interface6_bank_bus_dat_r[31]_i_1_0[0]                 | chip_core/soc/core/int_rst                                                                 |                9 |             32 |         3.56 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/o_dma_busy_reg_0[0]                                    | chip_core/clock_ctrl/Q[0]                                                                  |               20 |             33 |         1.65 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/r_empty_reg[0]                                                         | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |               14 |             35 |         2.50 |
| ~mprj_io_loader_clock  |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                                       |               25 |             36 |         1.44 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_complete_reg_0               | chip_core/soc/core/int_rst                                                                 |               15 |             38 |         2.53 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/E[0]                                                                                   | chip_core/soc/core/int_rst                                                                 |               21 |             43 |         2.05 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/processing_flag                                                       | chip_core/clock_ctrl/Q[0]                                                                  |               26 |             46 |         1.77 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/Mem/mem_arb/write_reg_i_1__0_n_0                                                  | chip_core/clock_ctrl/Q[0]                                                                  |               24 |             47 |         1.96 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_128_191_0_2_i_1_n_0                                           |                                                                                            |               12 |             48 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_64_127_0_2_i_1_n_0                                            |                                                                                            |               12 |             48 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_0_63_0_2_i_1_n_0                                              |                                                                                            |               12 |             48 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_sfifo/mem_reg_192_255_0_2_i_1_n_0                                           |                                                                                            |               12 |             48 |         4.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_mm2s/rdstb_size[2]_i_2_n_0                                                  | chip_core/mprj/TopLevel/DMA/u_controller/o_dma_abort_reg_1                                 |               16 |             54 |         3.38 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                              |               29 |             56 |         1.93 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/DMA/u_s2mm/o_wr_data0                                                             | chip_core/mprj/TopLevel/DMA/u_s2mm/r_inc1                                                  |               18 |             63 |         3.50 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/toplevel_dataCache_1_io_mem_cmd_rData_wr_reg           |                                                                                            |               26 |             66 |         2.54 |
|  mprj_io_loader_clock  |                                                                                                           |                                                                                            |               11 |             76 |         6.91 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[15][31]_i_2_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               45 |            128 |         2.84 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[18][31]_i_2_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               43 |            128 |         2.98 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[18][31]_i_2_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               43 |            128 |         2.98 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               48 |            128 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_7[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               52 |            128 |         2.46 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                            |                                                                                            |               44 |            139 |         3.16 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_0                                                |                                                                                            |               56 |            154 |         2.75 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               52 |            160 |         3.08 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               61 |            160 |         2.62 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_11[0]                                              | chip_core/clock_ctrl/Q[0]                                                                  |               62 |            160 |         2.58 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/E[0]                                                                  | chip_core/clock_ctrl/Q[0]                                                                  |               58 |            160 |         2.76 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               67 |            160 |         2.39 |
|  clk_fix/inst/clk_out1 |                                                                                                           | chip_core/soc/core/int_rst                                                                 |               74 |            186 |         2.51 |
|  mprj_io_loader_strobe |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                                       |               49 |            190 |         3.88 |
|  mprj_io_loader_clock  |                                                                                                           | chip_core/shift_register[12]_i_2_n_0                                                       |               54 |            198 |         3.67 |
|  clk_fix/inst/clk_out1 | chip_core/soc/core/VexRiscv/dataCache_1/when_MulDivIterativePlugin_l126_1                                 |                                                                                            |               73 |            215 |         2.95 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              100 |            288 |         2.88 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_10[0]                                              | chip_core/clock_ctrl/Q[0]                                                                  |               96 |            288 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_9[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               94 |            288 |         3.06 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               92 |            288 |         3.13 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_8[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              104 |            288 |         2.77 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_7[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              113 |            288 |         2.55 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               90 |            288 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              125 |            288 |         2.30 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_3_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               95 |            288 |         3.03 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              126 |            288 |         2.29 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               94 |            288 |         3.06 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               98 |            288 |         2.94 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              117 |            288 |         2.46 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               82 |            288 |         3.51 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_4_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               94 |            288 |         3.06 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               96 |            288 |         3.00 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              111 |            288 |         2.59 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              102 |            288 |         2.82 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               86 |            288 |         3.35 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               81 |            288 |         3.56 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_5[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              118 |            288 |         2.44 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_5_6[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              108 |            288 |         2.67 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_7_4[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              104 |            288 |         2.77 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_0[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |              111 |            288 |         2.59 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_1[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               90 |            288 |         3.20 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_2[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               99 |            288 |         2.91 |
|  clk_fix/inst/clk_out1 | chip_core/mprj/TopLevel/LUT/lut_arb/memory[30][31]_i_6_3[0]                                               | chip_core/clock_ctrl/Q[0]                                                                  |               92 |            288 |         3.13 |
|  clk_fix/inst/clk_out1 |                                                                                                           |                                                                                            |              154 |            370 |         2.40 |
+------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


