Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug 27 15:01:23 2024
| Host         : DESKTOP-0M9PCUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Exp2_timing_summary_routed.rpt -pb Exp2_timing_summary_routed.pb -rpx Exp2_timing_summary_routed.rpx -warn_on_violation
| Design       : Exp2
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (0)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 3.892ns (53.857%)  route 3.334ns (46.143%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[10]
                         net (fo=1, routed)           3.334     5.459    DOT_R_OBUF[10]
    N19                  OBUF (Prop_obuf_I_O)         1.767     7.226 r  DOT_R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.226    DOT_R[10]
    N19                                                               r  DOT_R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 3.867ns (53.637%)  route 3.342ns (46.363%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[12]
                         net (fo=1, routed)           3.342     5.467    DOT_R_OBUF[12]
    L21                  OBUF (Prop_obuf_I_O)         1.742     7.209 r  DOT_R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.209    DOT_R[12]
    L21                                                               r  DOT_R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.012ns  (logic 3.862ns (55.076%)  route 3.150ns (44.924%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[9]
                         net (fo=1, routed)           3.150     5.275    DOT_R_OBUF[9]
    M19                  OBUF (Prop_obuf_I_O)         1.737     7.012 r  DOT_R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.012    DOT_R[9]
    M19                                                               r  DOT_R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 3.885ns (56.088%)  route 3.042ns (43.912%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[13]
                         net (fo=1, routed)           3.042     5.167    DOT_R_OBUF[13]
    M21                  OBUF (Prop_obuf_I_O)         1.760     6.926 r  DOT_R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.926    DOT_R[13]
    M21                                                               r  DOT_R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.905ns (56.734%)  route 2.978ns (43.266%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[11]
                         net (fo=1, routed)           2.978     5.103    DOT_R_OBUF[11]
    P20                  OBUF (Prop_obuf_I_O)         1.780     6.883 r  DOT_R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.883    DOT_R[11]
    P20                                                               r  DOT_R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 3.959ns (60.229%)  route 2.614ns (39.771%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[8]
                         net (fo=1, routed)           2.614     4.739    DOT_R_OBUF[8]
    T16                  OBUF (Prop_obuf_I_O)         1.834     6.573 r  DOT_R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.573    DOT_R[8]
    T16                                                               r  DOT_R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 3.907ns (63.278%)  route 2.267ns (36.722%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[0]
                         net (fo=1, routed)           2.267     4.392    DOT_R_OBUF[0]
    AB14                 OBUF (Prop_obuf_I_O)         1.782     6.174 r  DOT_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.174    DOT_R[0]
    AB14                                                              r  DOT_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 3.910ns (63.712%)  route 2.227ns (36.288%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[5]
                         net (fo=1, routed)           2.227     4.352    DOT_R_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.785     6.138 r  DOT_R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.138    DOT_R[5]
    Y14                                                               r  DOT_R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.012ns  (logic 3.915ns (65.127%)  route 2.097ns (34.873%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[7]
                         net (fo=1, routed)           2.097     4.222    DOT_R_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.790     6.012 r  DOT_R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.012    DOT_R[7]
    V13                                                               r  DOT_R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DOT_R_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            DOT_R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 3.904ns (65.458%)  route 2.060ns (34.542%))
  Logic Levels:           2  (OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y8          RAMB18E1                     0.000     0.000 r  DOT_R_reg/CLKARDCLK
    RAMB18_X5Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.125     2.125 r  DOT_R_reg/DOADO[6]
                         net (fo=1, routed)           2.060     4.185    DOT_R_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         1.779     5.964 r  DOT_R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.964    DOT_R[6]
    V14                                                               r  DOT_R[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOT_C_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.148ns (41.700%)  route 0.207ns (58.300%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X112Y19        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.207     0.355    cnt[3]
    SLICE_X112Y17        FDRE                                         r  DOT_C_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOT_C_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.866%)  route 0.194ns (54.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X112Y19        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cnt_reg[2]/Q
                         net (fo=5, routed)           0.194     0.358    cnt[2]
    SLICE_X112Y22        FDRE                                         r  DOT_C_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DOT_C_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.148ns (40.864%)  route 0.214ns (59.136%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y19        FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X112Y19        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cnt_reg[1]/Q
                         net (fo=6, routed)           0.214     0.362    cnt[1]
    SLICE_X112Y17        FDRE                                         r  DOT_C_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDRE                         0.000     0.000 r  x_reg[24]/C
    SLICE_X107Y21        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[24]/Q
                         net (fo=2, routed)           0.115     0.256    x[24]
    SLICE_X107Y21        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  x_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    x_reg[24]_i_1_n_4
    SLICE_X107Y21        FDRE                                         r  x_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y22        FDRE                         0.000     0.000 r  x_reg[28]/C
    SLICE_X107Y22        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[28]/Q
                         net (fo=2, routed)           0.115     0.256    x[28]
    SLICE_X107Y22        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  x_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    x_reg[28]_i_1_n_4
    SLICE_X107Y22        FDRE                                         r  x_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y18        FDRE                         0.000     0.000 r  x_reg[12]/C
    SLICE_X107Y18        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[12]/Q
                         net (fo=2, routed)           0.118     0.259    x[12]
    SLICE_X107Y18        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  x_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    x_reg[12]_i_1_n_4
    SLICE_X107Y18        FDRE                                         r  x_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y19        FDRE                         0.000     0.000 r  x_reg[16]/C
    SLICE_X107Y19        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[16]/Q
                         net (fo=2, routed)           0.118     0.259    x[16]
    SLICE_X107Y19        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  x_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    x_reg[16]_i_1_n_4
    SLICE_X107Y19        FDRE                                         r  x_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y20        FDRE                         0.000     0.000 r  x_reg[20]/C
    SLICE_X107Y20        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[20]/Q
                         net (fo=2, routed)           0.118     0.259    x[20]
    SLICE_X107Y20        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    x_reg[20]_i_1_n_4
    SLICE_X107Y20        FDRE                                         r  x_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y16        FDRE                         0.000     0.000 r  x_reg[4]/C
    SLICE_X107Y16        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[4]/Q
                         net (fo=2, routed)           0.118     0.259    x[4]
    SLICE_X107Y16        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    x_reg[4]_i_1_n_4
    SLICE_X107Y16        FDRE                                         r  x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y17        FDRE                         0.000     0.000 r  x_reg[8]/C
    SLICE_X107Y17        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  x_reg[8]/Q
                         net (fo=2, routed)           0.118     0.259    x[8]
    SLICE_X107Y17        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    x_reg[8]_i_1_n_4
    SLICE_X107Y17        FDRE                                         r  x_reg[8]/D
  -------------------------------------------------------------------    -------------------





