<stg><name>my_prj_accelerator</name>


<trans_list>

<trans id="25" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader.0:0  %score_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %score)

]]></Node>
<StgValue><ssdm name="score_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader.0:1  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x)

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader.0:2  %score3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %score_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="score3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader.0:3  %x1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:6  %x_int_V = alloca [12 x i12], align 2

]]></Node>
<StgValue><ssdm name="x_int_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="29" op_3_bw="12">
<![CDATA[
arrayctor.loop1.preheader.0:11  call fastcc void @copy_input(double* %gmem, i29 %x1, [12 x i12]* nocapture %x_int_V)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="29" op_3_bw="12">
<![CDATA[
arrayctor.loop1.preheader.0:11  call fastcc void @copy_input(double* %gmem, i29 %x1, [12 x i12]* nocapture %x_int_V)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:12  %score_int_0_V = call fastcc i12 @decision_function.90([12 x i12]* %x_int_V) nounwind

]]></Node>
<StgValue><ssdm name="score_int_0_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:12  %score_int_0_V = call fastcc i12 @decision_function.90([12 x i12]* %x_int_V) nounwind

]]></Node>
<StgValue><ssdm name="score_int_0_V"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="29">
<![CDATA[
arrayctor.loop1.preheader.0:13  call fastcc void @copy_output(i12 %score_int_0_V, double* %gmem, i29 %score3)

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:4  call void (...)* @_ssdm_op_SpecBitsMap(double* %gmem), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @my_prj_accelerator_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:7  call void (...)* @_ssdm_op_SpecInterface(double* %gmem, [6 x i8]* @p_str9296, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 12, [5 x i8]* @p_str9397, [6 x i8]* @p_str9498, [1 x i8]* @p_str9195, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln26"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:8  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 12, [1 x i8]* @bundle, [6 x i8]* @p_str9498, [1 x i8]* @p_str9195, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln26"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:9  call void (...)* @_ssdm_op_SpecInterface(i32 %score, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 2, [1 x i8]* @bundle2, [6 x i8]* @p_str9498, [1 x i8]* @p_str9195, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln27"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 0, [8 x i8]* @p_str96, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln28"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="29">
<![CDATA[
arrayctor.loop1.preheader.0:13  call fastcc void @copy_output(i12 %score_int_0_V, double* %gmem, i29 %score3)

]]></Node>
<StgValue><ssdm name="call_ln37"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:14  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
