0.7
2020.2
May  7 2023
15:24:31
D:/vivado_projects/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sim_1/new/ALU_32bit_tb.sv,1701516845,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sim_1/new/datapath_tb.sv,,ALU_32bit_tb,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sim_1/new/datapath_tb.sv,1697312421,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sim_1/new/program_counter_tb.sv,,tb_datapath,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sim_1/new/program_counter_tb.sv,1697310642,systemVerilog,,,,program_counter_testbench,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/ALU_32bit.sv,1701516556,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/register_file.sv,,ALU_32bit,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/control_unit.sv,1697471057,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/datapath.sv,,control_unit,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_extract.sv,1697471934,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/immediate_generator.sv,,data_interpreter,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_memory.sv,1697472442,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/divide_clock.sv,,data_memory,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/datapath.sv,1697470797,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/program_counter.sv,,datapath,,uvm,,,,,,
,,,,D:/vivado_projects/project_1/project_1.srcs/sim_1/new/ALU_32bit_tb.sv,,divide_clock,,,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/immediate_generator.sv,1697472228,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_memory.sv,,immediate_generator,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/instruction_decoder.sv,1697021799,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/instruction_memory.sv,,instruction_decoder,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/instruction_memory.sv,1696964940,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/mux_2.sv,,instruction_memory,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/micro-instruction_memory.sv,1697462905,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/data_extract.sv,,micro_instruction_memory,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/mux_2.sv,1697465907,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/micro-instruction_memory.sv,,mux_2,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/processor.sv,1701581178,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/ALU_32bit.sv,,processor,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/program_counter.sv,1697002025,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/processor.sv,,program_counter,,uvm,,,,,,
D:/vivado_projects/project_1/project_1.srcs/sources_1/new/register_file.sv,1701541154,systemVerilog,,D:/vivado_projects/project_1/project_1.srcs/sources_1/new/instruction_memory.sv,,register_file,,uvm,,,,,,
