#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Tue Nov  9 20:23:46 2021
# Process ID: 2763
# Current directory: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1
# Command line: vivado -log fifo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_top.tcl
# Log file: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/fifo_top.vds
# Journal file: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fifo_top.tcl -notrace
Command: synth_design -top fifo_top -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2786
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2484.281 ; gain = 0.000 ; free physical = 8716 ; free virtual = 28266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_top' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/fifo.vhd:50]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-2763-K126LTX/realtime/fifo_generator_0_stub.v:6' bound to instance 'FIFOGEN_MAP' of component 'fifo_generator_0' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/fifo.vhd:93]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-2763-K126LTX/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (1#1) [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-2763-K126LTX/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_top' (2#1) [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/fifo.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2484.281 ; gain = 0.000 ; free physical = 7900 ; free virtual = 27451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.281 ; gain = 0.000 ; free physical = 7893 ; free virtual = 27445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.281 ; gain = 0.000 ; free physical = 7893 ; free virtual = 27445
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2484.281 ; gain = 0.000 ; free physical = 7886 ; free virtual = 27438
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.gen/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFOGEN_MAP'
Finished Parsing XDC File [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.gen/sources_1/ip/fifo_generator_0_1/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'FIFOGEN_MAP'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.199 ; gain = 0.000 ; free physical = 8638 ; free virtual = 28200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.199 ; gain = 0.000 ; free physical = 8638 ; free virtual = 28200
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 8464 ; free virtual = 28225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 8460 ; free virtual = 28225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FIFOGEN_MAP. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 8458 ; free virtual = 28225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 8451 ; free virtual = 28220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 8089 ; free virtual = 28032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7772 ; free virtual = 27871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7772 ; free virtual = 27871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7771 ; free virtual = 27869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7706 ; free virtual = 27829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7706 ; free virtual = 27829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7706 ; free virtual = 27828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7703 ; free virtual = 27826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7704 ; free virtual = 27826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7703 ; free virtual = 27825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |IBUF           |    12|
|3     |OBUF           |    15|
|4     |OBUFT          |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7701 ; free virtual = 27823
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2548.199 ; gain = 0.000 ; free physical = 7743 ; free virtual = 27867
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2548.199 ; gain = 63.918 ; free physical = 7743 ; free virtual = 27867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.199 ; gain = 0.000 ; free physical = 7749 ; free virtual = 27873
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.199 ; gain = 0.000 ; free physical = 7776 ; free virtual = 27903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 55c0539
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2548.199 ; gain = 64.031 ; free physical = 7920 ; free virtual = 28046
INFO: [Common 17-1381] The checkpoint '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/fifo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_top_utilization_synth.rpt -pb fifo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 20:24:19 2021...
