{
  "Template": "GraFlex",
  "Board": "U280",
  "AppPrefix": "bfs",
  "AppVersion": 1,
  
  "ProfileCounter": true,
  "ProfileCounterTmSignal": "resWrite",

  "ReductionSetting": {
    "HasReduction": false,
    "Concurrency": 1,
    "W_Carrier": 32,
    "W_Adder": 16
  },

  "PartitionScheme": {
    "Src_Factor": 16,
    "Dst_Factor": 1
  },

  "KernelSignature": {
    "ScalarArgs": {
      "N_Args": 2,
      "Name_Arg_0": "root",
      "Type_Arg_0": "uint",
      "Name_Arg_1": "N_Vertex",
      "Type_Arg_1": "uint"
    },
    "PointerArgs": {
      "N_Args": 3,
      "Name_Arg_0": "CSR_V",
      "Name_Arg_1": "CSR_E",
      "Name_Arg_2": "glbl_d"
    }
  },

  "ParallelSetting": {
    "N_MemChannel": 16,
    "N_Net_IO": 64,
    "N_Net_Stage": 4,
    "ExpandFactor": 4,
    "BankingFactor": 2,

    "Type_Sw_0": 4,
    "Rout_Bit_0": 3,
    "Impl_Sw_0": "BRAM18",
    "Type_Sw_1": 4,
    "Rout_Bit_1": 1,
    "Impl_Sw_1": "LUT",
    "Type_Sw_2": 2,
    "Rout_Bit_2": 5,
    "Impl_Sw_2": "LUT",
    "Type_Sw_3": 4,
    "Rout_Bit_3": 4,
    "Impl_Sw_3": "LUT",
    
    "W_AXI_DATA": 128,
    "W_Net_Packet": 32
  },

  "RamPerCU": {
    "N_RAM": 1,
    "Name_Ram_0": "tmp_dist",
    "Type_Ram_0": "URAM_WE",
    "Mux_Enable_Ram_0": false,
    "Mux_Signal_Ram_0": "None",
    "N_Bank_Ram_0": 8,
    "W_Addr_Ram_0": 12,
    "W_Data_Ram_0": 64
  },

  "RepoPath": {
    "InfrasIPDir": "../../UTIL_IP",
    "AutoUtilDir": "../../automation",
    "AppRootDir": "./PE_16"
  }
}
