{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724319775118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724319775134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 11:42:54 2024 " "Processing started: Thu Aug 22 11:42:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724319775134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319775134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319775134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724319777213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_4_1-behavioral " "Found design unit 1: multiplexer_4_1-behavioral" {  } { { "../basic_blocks/multiplexers/src/multiplexer_4_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794979 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_4_1 " "Found entity 1: multiplexer_4_1" {  } { { "../basic_blocks/multiplexers/src/multiplexer_4_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319794979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_5_1-behavioral " "Found design unit 1: multiplexer_5_1-behavioral" {  } { { "../basic_blocks/multiplexers/src/multiplexer_5_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794981 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_5_1 " "Found entity 1: multiplexer_5_1" {  } { { "../basic_blocks/multiplexers/src/multiplexer_5_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319794981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_register_clear_1-beh " "Found design unit 1: n_bit_register_clear_1-beh" {  } { { "../basic_blocks/register/src/n_bit_register_clear_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794990 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register_clear_1 " "Found entity 1: n_bit_register_clear_1" {  } { { "../basic_blocks/register/src/n_bit_register_clear_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319794990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319794990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_bit_register-beh " "Found design unit 1: n_bit_register-beh" {  } { { "../basic_blocks/register/src/n_bit_register.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795004 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "../basic_blocks/register/src/n_bit_register.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/multiplier.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/multiplier.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../basic_blocks/multiplier/src/multiplier.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-behavioral " "Found design unit 1: multiplier-behavioral" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_n_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_n_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_decoder_N_3-generated " "Found design unit 1: state_decoder_N_3-generated" {  } { { "../basic_blocks/decoders/src/state_decoder_N_3.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795030 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_decoder_N_3 " "Found entity 1: state_decoder_N_3" {  } { { "../basic_blocks/decoders/src/state_decoder_N_3.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_8_1-behavioral " "Found design unit 1: multiplexer_8_1-behavioral" {  } { { "../basic_blocks/multiplexers/src/multiplexer_8_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795042 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_8_1 " "Found entity 1: multiplexer_8_1" {  } { { "../basic_blocks/multiplexers/src/multiplexer_8_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_3_1-behavioral " "Found design unit 1: multiplexer_3_1-behavioral" {  } { { "../basic_blocks/multiplexers/src/multiplexer_3_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795044 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_3_1 " "Found entity 1: multiplexer_3_1" {  } { { "../basic_blocks/multiplexers/src/multiplexer_3_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_2_1-behavioral " "Found design unit 1: multiplexer_2_1-behavioral" {  } { { "../basic_blocks/multiplexers/src/multiplexer_2_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795046 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_2_1 " "Found entity 1: multiplexer_2_1" {  } { { "../basic_blocks/multiplexers/src/multiplexer_2_1.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "../basic_blocks/counters/src/counter.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795053 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../basic_blocks/counters/src/counter.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/comb_adder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/comb_adder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_adder " "Found entity 1: comb_adder" {  } { { "../basic_blocks/adder_subtractor/src/comb_adder.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/comb_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_adder-behavioral " "Found design unit 1: comb_adder-behavioral" {  } { { "../basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-chosen " "Found design unit 1: adder_subtractor-chosen" {  } { { "../basic_blocks/adder_subtractor/src/adder_subtractor.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795084 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "../basic_blocks/adder_subtractor/src/adder_subtractor.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rot_rom-behavioral " "Found design unit 1: rot_rom-behavioral" {  } { { "../control_unit/src/rot_rom.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795101 ""} { "Info" "ISGN_ENTITY_NAME" "1 rot_rom " "Found entity 1: rot_rom" {  } { { "../control_unit/src/rot_rom.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 non_rot_rom-behavioral " "Found design unit 1: non_rot_rom-behavioral" {  } { { "../control_unit/src/non_rot_rom.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795114 ""} { "Info" "ISGN_ENTITY_NAME" "1 non_rot_rom " "Found entity 1: non_rot_rom" {  } { { "../control_unit/src/non_rot_rom.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/control_unit.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/control_unit.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/src/control_unit.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rom_based " "Found design unit 1: control_unit-rom_based" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/datapath/src/datapath.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/datapath/src/datapath.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../datapath/src/datapath.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-trigonometric_prec_mult_pipe_0_nearest " "Found design unit 1: datapath-trigonometric_prec_mult_pipe_0_nearest" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/qpe_control/src/qpe_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/qpe_control/src/qpe_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QPE_control-state_machine " "Found design unit 1: QPE_control-state_machine" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795156 ""} { "Info" "ISGN_ENTITY_NAME" "1 QPE_control " "Found entity 1: QPE_control" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/qep/src/qep_n_3_w_0_s_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/qep/src/qep_n_3_w_0_s_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEP_N_3_W_0_S_0-generated " "Found design unit 1: QEP_N_3_W_0_S_0-generated" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795161 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEP_N_3_W_0_S_0 " "Found entity 1: QEP_N_3_W_0_S_0" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/39333/desktop/quantum-circuit-emulator/design/emulator/src/emulator_n_3_w_0_s_0_q_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/39333/desktop/quantum-circuit-emulator/design/emulator/src/emulator_n_3_w_0_s_0_q_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EMULATOR_N_3_W_0_S_0_Q_2-generated " "Found design unit 1: EMULATOR_N_3_W_0_S_0_Q_2-generated" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795165 ""} { "Info" "ISGN_ENTITY_NAME" "1 EMULATOR_N_3_W_0_S_0_Q_2 " "Found entity 1: EMULATOR_N_3_W_0_S_0_Q_2" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795167 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724319795379 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-user.vhd(19) " "VHDL Signal Declaration warning at fpga-user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724319795386 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock fpga-user.vhd(34) " "Verilog HDL or VHDL warning at fpga-user.vhd(34): object \"pllLock\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795387 "|user"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..0\] fpga-user.vhd(27) " "Using initial value X (don't care) for net \"leds\[2..0\]\" at fpga-user.vhd(27)" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319795388 "|user"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EMULATOR_N_3_W_0_S_0_Q_2 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR " "Elaborating entity \"EMULATOR_N_3_W_0_S_0_Q_2\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\"" {  } { { "fpga-user.vhd" "EMULATOR" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MCU_ACK_TOGGLE EMULATOR_N_3_W_0_S_0_Q_2.vhd(111) " "Verilog HDL or VHDL warning at EMULATOR_N_3_W_0_S_0_Q_2.vhd(111): object \"MCU_ACK_TOGGLE\" assigned a value but never read" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795426 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QPE_control EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QPE_control:QPE_CTRL " "Elaborating entity \"QPE_control\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QPE_control:QPE_CTRL\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "QPE_CTRL" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RES_EN QPE_control.vhd(41) " "Verilog HDL or VHDL warning at QPE_control.vhd(41): object \"RES_EN\" assigned a value but never read" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795429 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR|QPE_control:QPE_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK_INIT QPE_control.vhd(41) " "Verilog HDL or VHDL warning at QPE_control.vhd(41): object \"ACK_INIT\" assigned a value but never read" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795430 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR|QPE_control:QPE_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEL_ACK_FROM_QEP QPE_control.vhd(41) " "Verilog HDL or VHDL warning at QPE_control.vhd(41): object \"DEL_ACK_FROM_QEP\" assigned a value but never read" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795430 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR|QPE_control:QPE_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SAVED_GATE_COMP QPE_control.vhd(41) " "Verilog HDL or VHDL warning at QPE_control.vhd(41): object \"SAVED_GATE_COMP\" assigned a value but never read" {  } { { "../QPE_control/src/QPE_control.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795430 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR|QPE_control:QPE_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QPE_control:QPE_CTRL\|n_bit_register:REG_GATE_COMP " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QPE_control:QPE_CTRL\|n_bit_register:REG_GATE_COMP\"" {  } { { "../QPE_control/src/QPE_control.vhd" "REG_GATE_COMP" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|counter:CNT_TRIG_ADD " "Elaborating entity \"counter\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|counter:CNT_TRIG_ADD\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "CNT_TRIG_ADD" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|n_bit_register:SIN_REG_0 " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|n_bit_register:SIN_REG_0\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "SIN_REG_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_4_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|multiplexer_4_1:SIN_SELECTION " "Elaborating entity \"multiplexer_4_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|multiplexer_4_1:SIN_SELECTION\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "SIN_SELECTION" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|n_bit_register:REG_FETCH_INSTR " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|n_bit_register:REG_FETCH_INSTR\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "REG_FETCH_INSTR" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_decoder_N_3 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|state_decoder_N_3:DEC_STAGE " "Elaborating entity \"state_decoder_N_3\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|state_decoder_N_3:DEC_STAGE\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "DEC_STAGE" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795447 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QUBIT_USED state_decoder_N_3.vhd(23) " "Verilog HDL or VHDL warning at state_decoder_N_3.vhd(23): object \"QUBIT_USED\" assigned a value but never read" {  } { { "../basic_blocks/decoders/src/state_decoder_N_3.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724319795448 "|user|EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR|state_decoder_N_3:DEC_STAGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|state_decoder_N_3:DEC_STAGE\|n_bit_register:REG_SAVE_QUBIT_NUMBER " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|state_decoder_N_3:DEC_STAGE\|n_bit_register:REG_SAVE_QUBIT_NUMBER\"" {  } { { "../basic_blocks/decoders/src/state_decoder_N_3.vhd" "REG_SAVE_QUBIT_NUMBER" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|counter:CNT_RES_SEL " "Elaborating entity \"counter\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|counter:CNT_RES_SEL\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "CNT_RES_SEL" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QEP_N_3_W_0_S_0 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT " "Elaborating entity \"QEP_N_3_W_0_S_0\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\"" {  } { { "../emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" "QEP_UNIT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register_clear_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|n_bit_register_clear_1:STATE_REG_0 " "Elaborating entity \"n_bit_register_clear_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|n_bit_register_clear_1:STATE_REG_0\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "STATE_REG_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|n_bit_register:STATE_REG_1 " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|n_bit_register:STATE_REG_1\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "STATE_REG_1" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_3_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_3_1:MUX_SEL_UNIT_0 " "Elaborating entity \"multiplexer_3_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_3_1:MUX_SEL_UNIT_0\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "MUX_SEL_UNIT_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_3_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_3_1:MUX_REORD_UPDATE_0 " "Elaborating entity \"multiplexer_3_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_3_1:MUX_REORD_UPDATE_0\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "MUX_REORD_UPDATE_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0 " "Elaborating entity \"control_unit\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "CONTROL_UNIT_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_NXT_ADD_NON_ROT " "Elaborating entity \"multiplexer_2_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_NXT_ADD_NON_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "MUX_NXT_ADD_NON_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_NXT_ADD_ROT " "Elaborating entity \"multiplexer_2_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_NXT_ADD_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "MUX_NXT_ADD_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "non_rot_rom EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|non_rot_rom:ROM_NON_ROT " "Elaborating entity \"non_rot_rom\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|non_rot_rom:ROM_NON_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "ROM_NON_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rot_rom EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|rot_rom:ROM_ROT " "Elaborating entity \"rot_rom\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|rot_rom:ROM_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "ROM_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|n_bit_register:REG_NEXT_ADD_NON_ROT " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|n_bit_register:REG_NEXT_ADD_NON_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "REG_NEXT_ADD_NON_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|n_bit_register:REG_NEXT_ADD_ROT " "Elaborating entity \"n_bit_register\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|n_bit_register:REG_NEXT_ADD_ROT\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "REG_NEXT_ADD_ROT" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_OUT_CTRL " "Elaborating entity \"multiplexer_2_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|control_unit:CONTROL_UNIT_0\|multiplexer_2_1:MUX_OUT_CTRL\"" {  } { { "../control_unit/src/arch_control_unit_rom_based.vhd" "MUX_OUT_CTRL" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0 " "Elaborating entity \"datapath\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "DATAPATH_0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexer_2_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_2_1:MUX_MULT_1_A A:behavioral " "Elaborating entity \"multiplexer_2_1\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_2_1:MUX_MULT_1_A\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "MUX_MULT_1_A" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexer_5_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_5_1:MUX_MULT_1_B A:behavioral " "Elaborating entity \"multiplexer_5_1\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_5_1:MUX_MULT_1_B\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "MUX_MULT_1_B" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplier EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1 A:behavioral " "Elaborating entity \"multiplier\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "MULT_1" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|n_bit_register:REG_PIPE_DET_RND_1 A:beh " "Elaborating entity \"n_bit_register\" using architecture \"A:beh\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|n_bit_register:REG_PIPE_DET_RND_1\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "REG_PIPE_DET_RND_1" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 192 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "n_bit_register EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|n_bit_register:REG_PIPE_RND_MULT_1 A:beh " "Elaborating entity \"n_bit_register\" using architecture \"A:beh\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|n_bit_register:REG_PIPE_RND_MULT_1\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "REG_PIPE_RND_MULT_1" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 210 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexer_3_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_3_1:MUX_ADD_SUB_1_B A:behavioral " "Elaborating entity \"multiplexer_3_1\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_3_1:MUX_ADD_SUB_1_B\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "MUX_ADD_SUB_1_B" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 243 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplexer_4_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_4_1:MUX_ADD_SUB_2_A A:behavioral " "Elaborating entity \"multiplexer_4_1\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplexer_4_1:MUX_ADD_SUB_2_A\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "MUX_ADD_SUB_2_A" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 256 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_subtractor EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|adder_subtractor:ADD_SUB_1 A:chosen " "Elaborating entity \"adder_subtractor\" using architecture \"A:chosen\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|adder_subtractor:ADD_SUB_1\"" {  } { { "../datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" "ADD_SUB_1" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd" 276 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comb_adder EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|adder_subtractor:ADD_SUB_1\|comb_adder:ADDER A:behavioral " "Elaborating entity \"comb_adder\" using architecture \"A:behavioral\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|adder_subtractor:ADD_SUB_1\|comb_adder:ADDER\"" {  } { { "../basic_blocks/adder_subtractor/src/adder_subtractor.vhd" "ADDER" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_8_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_8_1:MUX_OUTPUT_SELECTION " "Elaborating entity \"multiplexer_8_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_8_1:MUX_OUTPUT_SELECTION\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "MUX_OUTPUT_SELECTION" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer_2_1 EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_2_1:MUX_REAL_IMAG_SELECTION " "Elaborating entity \"multiplexer_2_1\" for hierarchy \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|multiplexer_2_1:MUX_REAL_IMAG_SELECTION\"" {  } { { "../QEP/src/QEP_N_3_W_0_S_0.vhd" "MUX_REAL_IMAG_SELECTION" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "myaltpll.vhd 2 1 " "Using design file myaltpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myaltpll.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/myaltpll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795738 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myaltpll.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/myaltpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319795738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1724319795738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "fpga-user.vhd" "myAltPll_inst" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myaltpll.vhd" "altpll_component" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myaltpll.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319795957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319795959 ""}  } { { "myaltpll.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/myaltpll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724319795959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myaltpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myaltpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319796058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319796058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319796059 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_1\|multiplier:MULT_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_1\|multiplier:MULT_2\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_1\|multiplier:MULT_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_1\|multiplier:MULT_1\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_2\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_2\|multiplier:MULT_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_2\|multiplier:MULT_2\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_2\|multiplier:MULT_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_2\|multiplier:MULT_1\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_3\|multiplier:MULT_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_3\|multiplier:MULT_2\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_3\|multiplier:MULT_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_3\|multiplier:MULT_1\|Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "Mult0" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319805302 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724319805302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|lpm_mult:Mult0\"" {  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319805420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|lpm_mult:Mult0 " "Instantiated megafunction \"EMULATOR_N_3_W_0_S_0_Q_2:EMULATOR\|QEP_N_3_W_0_S_0:QEP_UNIT\|datapath:DATAPATH_0\|multiplier:MULT_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724319805420 ""}  } { { "../basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724319805420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h5t " "Found entity 1: mult_h5t" {  } { { "db/mult_h5t.tdf" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/mult_h5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724319805478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319805478 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "960 " "Ignored 960 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "960 " "Ignored 960 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1724319806232 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1724319806232 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[28\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[28\]\" and its non-tri-state driver." {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[29\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[29\]\" and its non-tri-state driver." {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1724319806244 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1724319806244 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1724319806244 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1724319806244 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[28\]~synth " "Node \"lsasBus\[28\]~synth\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319809145 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[29\]~synth " "Node \"lsasBus\[29\]~synth\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319809145 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1724319809145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724319809145 "|user|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724319809145 "|user|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724319809145 "|user|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724319809145 "|user|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724319809145 "|user|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724319809145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724319809358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724319813194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724319813194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724319813594 "|user|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724319813594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4915 " "Implemented 4915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724319813596 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724319813596 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1724319813596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4807 " "Implemented 4807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724319813596 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1724319813596 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724319813596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724319813596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724319813653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:43:33 2024 " "Processing ended: Thu Aug 22 11:43:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724319813653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724319813653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724319813653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724319813653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724319815403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724319815408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 11:43:34 2024 " "Processing started: Thu Aug 22 11:43:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724319815408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724319815408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724319815408 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724319817758 ""}
{ "Info" "0" "" "Project  = fpga-user" {  } {  } 0 0 "Project  = fpga-user" 0 0 "Fitter" 0 0 1724319817759 ""}
{ "Info" "0" "" "Revision = fpga-user" {  } {  } 0 0 "Revision = fpga-user" 0 0 "Fitter" 0 0 1724319817759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724319817910 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga-user 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"fpga-user\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724319817960 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL006YE144C8G " "Selected 10CL006YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724319818013 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YE144C8G " "Selected 10CL010YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724319818013 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YE144C8G " "Selected 10CL016YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1724319818013 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1724319818013 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "77 " "Selected migration device list is legal with 77 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1724319818151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724319818151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724319818151 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Design Software" 0 -1 1724319818217 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1724319818217 ""}  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1724319818217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724319818407 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724319818476 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "6 differential receiver " "Selected device migration path cannot use 6 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1724319818649 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "7 differential transmitter " "Selected device migration path cannot use 7 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "71 " "Pin 71" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1724319818649 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1724319818649 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 9466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724319818673 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 9468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1724319818673 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1724319818673 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724319818674 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1724319818674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724319818681 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724319819911 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724319819911 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-user.sdc " "Reading SDC File: 'fpga-user.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1724319821036 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1724319821157 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724319821159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724319821159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724319821159 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1724319821159 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1724319821159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1724319821662 ""}  } { { "db/myaltpll_altpll.v" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/db/myaltpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1724319821662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724319822567 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724319822576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1724319822577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724319822587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724319822603 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724319822612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724319822616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724319822621 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724319822621 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724319822976 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1724319823007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724319824688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724319826146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724319826447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724319828595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724319828596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724319829612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724319832880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724319832880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724319833679 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1724319833679 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724319833679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724319833685 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724319833909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724319833946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724319834707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724319834710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724319835535 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724319836632 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724319837743 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1724319837743 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone 10 LP " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVCMOS 23 " "Pin slowClk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { slowClk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 24 " "Pin reset uses I/O standard 3.3-V LVCMOS at 24" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVCMOS 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVCMOS at 10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuUartTx } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVCMOS 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cScl } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVCMOS 50 " "Pin switches\[2\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVCMOS 51 " "Pin switches\[3\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVCMOS 59 " "Pin switches\[4\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVCMOS 60 " "Pin switches\[5\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVCMOS 65 " "Pin switches\[6\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVCMOS 66 " "Pin switches\[7\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVCMOS 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVCMOS at 7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cSda } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVCMOS 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVCMOS 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVCMOS at 121" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVCMOS 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVCMOS 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVCMOS at 132" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVCMOS 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVCMOS 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVCMOS at 135" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVCMOS 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVCMOS 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVCMOS at 137" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVCMOS 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVCMOS 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVCMOS 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVCMOS 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVCMOS 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVCMOS 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVCMOS 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVCMOS 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVCMOS 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVCMOS 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVCMOS 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVCMOS 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVCMOS 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVCMOS 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVCMOS 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVCMOS 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVCMOS 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVCMOS 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVCMOS 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVCMOS 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVCMOS at 120" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVCMOS 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVCMOS 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVCMOS 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVCMOS 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVCMOS 46 " "Pin switches\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVCMOS 49 " "Pin switches\[1\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVCMOS 22 " "Pin mainClk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mainClk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1724319840214 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1724319840214 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { mcuI2cSda } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently enabled " "Pin lsasBus\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently enabled " "Pin lsasBus\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { lsasBus[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1724319840218 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1724319840218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.fit.smsg " "Generated suppressed messages file C:/Users/39333/Desktop/quantum-circuit-emulator/design/fpga-user/fpga-user.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724319840588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5504 " "Peak virtual memory: 5504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724319841969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:44:01 2024 " "Processing ended: Thu Aug 22 11:44:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724319841969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724319841969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724319841969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724319841969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724319843449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724319843454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 11:44:03 2024 " "Processing started: Thu Aug 22 11:44:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724319843454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724319843454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724319843454 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1724319844822 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724319844859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724319845320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:44:05 2024 " "Processing ended: Thu Aug 22 11:44:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724319845320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724319845320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724319845320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724319845320 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724319846001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724319846914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724319846919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 11:44:06 2024 " "Processing started: Thu Aug 22 11:44:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724319846919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319846919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga-user -c fpga-user " "Command: quartus_sta fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319846920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1724319847081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319847354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319847406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319847406 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-user.sdc " "Reading SDC File: 'fpga-user.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319847837 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1724319847948 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724319847964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 72.213 " "Worst-case setup slack is 72.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   72.213               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   72.213               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.454               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848024 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.338 " "Worst-case minimum pulse width slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 mainClk  " "    0.338               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.190               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.190               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319848051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848051 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724319848119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319848174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 73.891 " "Worst-case setup slack is 73.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   73.891               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   73.891               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.379 " "Worst-case minimum pulse width slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 mainClk  " "    0.379               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.256               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.256               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319849685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319849685 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1724319849739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 83.917 " "Worst-case setup slack is 83.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   83.917               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   83.917               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 mainClk  " "    0.500               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.537               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.537               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724319850128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850689 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724319850787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 11:44:10 2024 " "Processing ended: Thu Aug 22 11:44:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724319850787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724319850787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724319850787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319850787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1724319851514 ""}
