m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/simulation/modelsim
vPart1
Z1 !s110 1541512061
!i10b 1
!s100 @R3C7@MG:ZJ^mkmZbX9CI1
IK6=4Ze]LZkNjN^gJg=71o3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1541511806
Z4 8C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v
Z5 FC:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v
L0 25
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1541512061.000000
Z8 !s107 C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1|C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/Part1.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1}
Z12 tCvgOpt 0
n@part1
vRSLatch
R1
!i10b 1
!s100 1?355Ehg0T^G`UJ91j_Wb0
IoL1DPecf1>m5VFb0l:8:>2
R2
R0
R3
R4
R5
L0 4
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@r@s@latch
vrslatch_testbench
R1
!i10b 1
!s100 jj_O>jKA`cg@kU6EJe:6M1
Ih4?N[SRMSKj>XNPQT@khV1
R2
R0
w1541511958
8C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v
FC:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v
L0 8
R6
r1
!s85 0
31
R7
!s107 C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1|C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part1/rslatch_testbench.v|
!i113 1
R10
R11
R12
