------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : -0.073
TNS   : -0.073

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.146
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.158
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.424
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.468
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.473
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CK_p[0]'
Slack : 0.641
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.826
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 10.850
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'Clk50'
Slack : 17.413
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CLK_50'
Slack : 18.604
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.213
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.330
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.337
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.343
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'Clk50'
Slack : 0.361
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.408
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.606
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CK_p[0]'
Slack : 0.733
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CLK_50'
Slack : 0.941
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.042
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.473
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.229
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 12.873
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.218
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.889
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.898
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.178
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 3.016
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.069
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.654
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.373
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'Clk50'
Slack : 9.671
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.705
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.225
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.373
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.530
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.686
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.725
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.727
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.744
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.984
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 11.298
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'Clk50'
Slack : 17.663
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 18.722
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.295
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.300
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.307
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.329
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'Clk50'
Slack : 0.335
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.371
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.609
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 0.732
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.957
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.815
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.424
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.106
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.162
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.819
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.827
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.162
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 3.025
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.028
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.672
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.385
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.684
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.689
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.754
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.012
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 1.044
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.362
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.747
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 1.853
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.873
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 1.969
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.149
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'Clk50'
Slack : 18.760
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 19.267
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.048
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.140
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.149
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.152
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.153
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'Clk50'
Slack : 0.158
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.183
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 0.419
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.450
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.699
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 0.920
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 1.802
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.833
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 14.160
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.124
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.414
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.416
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.313
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.289
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.960
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.031
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.715
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.420
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.472
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.782
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
