starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 15:18:38 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/vivado/Timing_based_target_5.00_cp_4.70/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/*.v"
Command: synth_design -top matrix_power -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1681484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.984 ; gain = 427.832 ; free physical = 47564 ; free virtual = 189912
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'matrix_power' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/matrix_power.vhd:56]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mem_controller_storeless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mem_controller_storeless.vhd:41]
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_storeless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mem_controller_storeless.vhd:41]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:2443]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_ga' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_ga' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:59]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_lda' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:951]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_lda' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:951]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_ldd' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:1327]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_ldd' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:1327]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_sta' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:1702]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_sta' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:1702]
INFO: [Synth 8-638] synthesizing module 'handshake_lsq_lsq1_core_std' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:2076]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core_std' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:2076]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1_core' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:2443]
INFO: [Synth 8-256] done synthesizing module 'handshake_lsq_lsq1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 6 - type: integer 
	Parameter OUTPUT_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_3.vhd:21]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_4.vhd:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 4 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_5.vhd:21]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_constant_5.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 3 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 32 - type: integer 
	Parameter OUTPUT_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'shli' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/shli.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shli' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/shli.vhd:26]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'load__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized3' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized3' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'muli' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:71]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:17]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:17]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'muli' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:71]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/store.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/store.vhd:32]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized2' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized2' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized1' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 7 - type: integer 
	Parameter OUTPUT_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized1' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized6' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized6' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized7' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized7' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized5' [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized5' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'matrix_power' (0#1) [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/matrix_power.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_3_res_reg' and it is trimmed from '5' to '4' bits. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/handshake_lsq_lsq1_core.vhd:3645]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity muli does not have driver. [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port rhs[31] in module shli is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2011.953 ; gain = 556.801 ; free physical = 47533 ; free virtual = 189886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.828 ; gain = 568.676 ; free physical = 47504 ; free virtual = 189857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2023.828 ; gain = 568.676 ; free physical = 47504 ; free virtual = 189857
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2023.828 ; gain = 0.000 ; free physical = 47471 ; free virtual = 189825
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/vivado/Timing_based_target_5.00_cp_4.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/vivado/Timing_based_target_5.00_cp_4.70/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2162.305 ; gain = 0.000 ; free physical = 47447 ; free virtual = 189802
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2162.305 ; gain = 0.000 ; free physical = 47447 ; free virtual = 189802
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2162.305 ; gain = 707.152 ; free physical = 47299 ; free virtual = 189584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.309 ; gain = 715.156 ; free physical = 47298 ; free virtual = 189583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2170.309 ; gain = 715.156 ; free physical = 47296 ; free virtual = 189581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2170.309 ; gain = 715.156 ; free physical = 47385 ; free virtual = 189587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 27    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 186   
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 127   
	   2 Input    9 Bit        Muxes := 29    
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 243   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/hdl/muli.vhd:38]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module matrix_power.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module matrix_power.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2202.535 ; gain = 747.383 ; free physical = 47149 ; free virtual = 189402
---------------------------------------------------------------------------------
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 0 : 3185 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 1 : 2767 8733 : Used 1 time 0
 Sort Area is  muli0/multiply_unit/q0_reg_0 : 0 2 : 2781 8733 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_power | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|matrix_power | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|matrix_power | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2222.535 ; gain = 767.383 ; free physical = 48783 ; free virtual = 191074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2388.777 ; gain = 933.625 ; free physical = 48335 ; free virtual = 190638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2396.785 ; gain = 941.633 ; free physical = 48255 ; free virtual = 190560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48077 ; free virtual = 190399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48077 ; free virtual = 190399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48110 ; free virtual = 190441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48110 ; free virtual = 190441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48110 ; free virtual = 190445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48110 ; free virtual = 190446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_power | (A'*B')'            | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|matrix_power | (PCIN>>17+(A*B')')' | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 1    | 1    | 
|matrix_power | (PCIN+(A''*B'')')'  | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   192|
|2     |DSP48E1 |     3|
|5     |LUT1    |    19|
|6     |LUT2    |    74|
|7     |LUT3    |   292|
|8     |LUT4    |  1388|
|9     |LUT5    |   746|
|10    |LUT6    |  1468|
|11    |MUXF7   |     6|
|12    |FDCE    |    46|
|13    |FDRE    |  1338|
|14    |FDSE    |    54|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.598 ; gain = 1012.445 ; free physical = 48110 ; free virtual = 190446
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 90 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2467.598 ; gain = 873.969 ; free physical = 48088 ; free virtual = 190427
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2467.605 ; gain = 1012.445 ; free physical = 48086 ; free virtual = 190425
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2467.605 ; gain = 0.000 ; free physical = 48177 ; free virtual = 190522
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/vivado/Timing_based_target_5.00_cp_4.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-07-57/matrix_power-8-11/out/vivado/Timing_based_target_5.00_cp_4.70/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.625 ; gain = 0.000 ; free physical = 48181 ; free virtual = 190551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 72bac3c2
INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2523.625 ; gain = 1119.973 ; free physical = 48213 ; free virtual = 190584
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1519.576; main = 1519.576; forked = 217.104
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3119.539; main = 2523.629; forked = 917.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.984 ; gain = 0.000 ; free physical = 48098 ; free virtual = 190424
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18e576558

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2736.984 ; gain = 0.000 ; free physical = 48098 ; free virtual = 190424
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2736.984 ; gain = 0.000 ; free physical = 48089 ; free virtual = 190416

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1028a19b1

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2769.000 ; gain = 32.016 ; free physical = 48087 ; free virtual = 190414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ef81a3e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48041 ; free virtual = 190369

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ef81a3e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48041 ; free virtual = 190369
Phase 1 Placer Initialization | Checksum: 1ef81a3e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48041 ; free virtual = 190369

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 158fdca6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48097 ; free virtual = 190426

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 124a698a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48134 ; free virtual = 190462

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 124a698a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48134 ; free virtual = 190462

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2c39bedf6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48476 ; free virtual = 190750

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 27d1582b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48461 ; free virtual = 190736

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 188 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 72 nets or LUTs. Breaked 3 LUTs, combined 69 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell muli0/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli0/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell muli0/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 49 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 48405 ; free virtual = 190671
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 48398 ; free virtual = 190665

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             69  |                    72  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           49  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           52  |             69  |                    75  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2ebb56805

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48397 ; free virtual = 190664
Phase 2.5 Global Place Phase2 | Checksum: 3250418b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48398 ; free virtual = 190666
Phase 2 Global Placement | Checksum: 3250418b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48398 ; free virtual = 190666

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c05f840c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48397 ; free virtual = 190665

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d075127f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 48541 ; free virtual = 190809

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2aff677d5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 49116 ; free virtual = 191384

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26776f210

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 49155 ; free virtual = 191424

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 211cf29c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52008 ; free virtual = 194270

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28d40fce9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52118 ; free virtual = 194373

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2aec091ed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52117 ; free virtual = 194372

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2af2e15d0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52117 ; free virtual = 194372

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ff405c49

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52088 ; free virtual = 194348
Phase 3 Detail Placement | Checksum: 1ff405c49

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52088 ; free virtual = 194348

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f1ea2f63

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.484 | TNS=-32.381 |
Phase 1 Physical Synthesis Initialization | Checksum: f74c8f00

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 52081 ; free virtual = 194342
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 158a612a2

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 52081 ; free virtual = 194342
Phase 4.1.1.1 BUFG Insertion | Checksum: f1ea2f63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 52081 ; free virtual = 194342

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.018. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2452509d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51364 ; free virtual = 193772

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51364 ; free virtual = 193772
Phase 4.1 Post Commit Optimization | Checksum: 2452509d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51364 ; free virtual = 193772

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2452509d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51354 ; free virtual = 193763

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2452509d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51346 ; free virtual = 193755
Phase 4.3 Placer Reporting | Checksum: 2452509d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51346 ; free virtual = 193755

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.043 ; gain = 0.000 ; free physical = 51346 ; free virtual = 193755

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51346 ; free virtual = 193755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2f3e97db5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51346 ; free virtual = 193756
Ending Placer Task | Checksum: 21102a7c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 71.059 ; free physical = 51342 ; free virtual = 193752
244 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2808.043 ; gain = 222.605 ; free physical = 51352 ; free virtual = 193763
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b7780590 ConstDB: 0 ShapeSum: b8864df8 RouteDB: a104543d
WARNING: [Route 35-198] Port "mat_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "mat_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mat_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mat_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "row_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "row_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "col_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "col_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 7208da05 | NumContArr: 755ee9de | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26cb9b91d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.801 ; gain = 106.758 ; free physical = 47508 ; free virtual = 189931

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26cb9b91d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.801 ; gain = 106.758 ; free physical = 47501 ; free virtual = 189923

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26cb9b91d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.801 ; gain = 106.758 ; free physical = 47500 ; free virtual = 189923
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ee7d0b43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2962.902 ; gain = 154.859 ; free physical = 47455 ; free virtual = 189881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.158  | TNS=0.000  | WHS=0.071  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4631
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4631
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21b6835ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 47381 ; free virtual = 189807

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21b6835ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 47381 ; free virtual = 189807

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2cd133b55

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 47277 ; free virtual = 189702
Phase 4 Initial Routing | Checksum: 2cd133b55

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 47277 ; free virtual = 189702

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4343
 Number of Nodes with overlaps = 1724
 Number of Nodes with overlaps = 911
 Number of Nodes with overlaps = 505
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.625 | TNS=-29.606| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 236f39e83

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 47522 ; free virtual = 189819

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.210 | TNS=-4.287 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 293408135

Time (s): cpu = 00:01:09 ; elapsed = 00:00:29 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48902 ; free virtual = 191317

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 631
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.176 | TNS=-2.599 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1f84157b8

Time (s): cpu = 00:01:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48684 ; free virtual = 190973

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 703
 Number of Nodes with overlaps = 509
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-1.417 | WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 1e241265b

Time (s): cpu = 00:01:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48631 ; free virtual = 190977

Phase 5.5 Global Iteration 4
 Number of Nodes with overlaps = 675
 Number of Nodes with overlaps = 373
Phase 5.5 Global Iteration 4 | Checksum: 20a717ebe

Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48425 ; free virtual = 190759
Phase 5 Rip-up And Reroute | Checksum: 20a717ebe

Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48425 ; free virtual = 190759

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a717ebe

Time (s): cpu = 00:01:57 ; elapsed = 00:00:49 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48419 ; free virtual = 190754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-1.417 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2cb396ab0

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48407 ; free virtual = 190747

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2cb396ab0

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48407 ; free virtual = 190747
Phase 6 Delay and Skew Optimization | Checksum: 2cb396ab0

Time (s): cpu = 00:01:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48407 ; free virtual = 190747

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.128 | TNS=-1.401 | WHS=0.110  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26f7e049f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48399 ; free virtual = 190739
Phase 7 Post Hold Fix | Checksum: 26f7e049f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48399 ; free virtual = 190739

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.46314 %
  Global Horizontal Routing Utilization  = 1.50486 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 2x2 Area, Max Cong = 89.8649%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y130 -> INT_R_X7Y131
   INT_L_X8Y130 -> INT_R_X9Y131
   INT_L_X8Y126 -> INT_R_X9Y127
   INT_L_X8Y124 -> INT_R_X9Y125
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y136 -> INT_L_X10Y136
   INT_R_X9Y132 -> INT_R_X9Y132
   INT_R_X9Y131 -> INT_R_X9Y131
   INT_R_X15Y131 -> INT_R_X15Y131
   INT_R_X9Y126 -> INT_R_X9Y126
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 26f7e049f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48399 ; free virtual = 190739

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26f7e049f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48398 ; free virtual = 190739

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a2a53e81

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48391 ; free virtual = 190735

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a2a53e81

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48391 ; free virtual = 190735

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.128 | TNS=-1.401 | WHS=0.110  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1a2a53e81

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48391 ; free virtual = 190736
Total Elapsed time in route_design: 49.85 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1023c0a07

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48391 ; free virtual = 190737
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1023c0a07

Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48383 ; free virtual = 190730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 277 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 2965.551 ; gain = 157.508 ; free physical = 48383 ; free virtual = 190731
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 15:20:28 2025...
