# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TempProject.srcs/sources_1/imports/new/SRegister.v" \
"../../../../TempProject.srcs/sim_1/new/sreg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
