```verilog
assign out = in[(sel * 8): (sel * 8 + 7)];
endmodule
```