// Seed: 48300638
module module_0 (
    input  tri0 id_0
    , id_7,
    output tri  id_1,
    input  tri  id_2,
    input  wor  id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  logic [7:0] id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_12[1] = id_8;
  assign id_1 = 1'b0;
  assign id_18 = id_12;
  logic [7:0] id_19, id_20, id_21;
  wire id_22;
  assign id_21 = id_16;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3
);
  supply1 id_5 = {1, 1};
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1
  );
endmodule
