
---------- Begin Simulation Statistics ----------
final_tick                               111181447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 372227                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659068                       # Number of bytes of host memory used
host_op_rate                                   407335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   268.65                       # Real time elapsed on the host
host_tick_rate                              413847584                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111181                       # Number of seconds simulated
sim_ticks                                111181447000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.111814                       # CPI: cycles per instruction
system.cpu.discardedOps                        704607                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2940354                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.899431                       # IPC: instructions per cycle
system.cpu.numCycles                        111181447                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646336     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534647     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       108241093                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14235                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         30686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           32                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2812                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        54287                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2844                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20730866                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16623292                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            151032                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8825054                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8734360                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.972312                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050581                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                320                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434065                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134033                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1163                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35474503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35474503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35477867                       # number of overall hits
system.cpu.dcache.overall_hits::total        35477867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32120                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32120                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32129                       # number of overall misses
system.cpu.dcache.overall_misses::total         32129                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2857720000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2857720000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2857720000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2857720000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35506623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35506623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35509996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35509996                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88970.112080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88970.112080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88945.189704                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88945.189704                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24394                       # number of writebacks
system.cpu.dcache.writebacks::total             24394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26486                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2305361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2305361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2306011000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2306011000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000746                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87057.173067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87057.173067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87065.279770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87065.279770                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26230                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21233772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21233772                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18268                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1196080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1196080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21252040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21252040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65474.052989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65474.052989                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1503                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1079120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1079120000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64367.432150                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64367.432150                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14240731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14240731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13852                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1661640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1661640000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 119956.684955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 119956.684955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1226241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1226241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000682                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 126208.419103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 126208.419103                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3364                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002668                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       650000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       130000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.578818                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35682514                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26486                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1347.221702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.578818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142779114                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142779114                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49906541                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17251580                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10044070                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     26263319                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26263319                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26263319                       # number of overall hits
system.cpu.icache.overall_hits::total        26263319                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          870                       # number of overall misses
system.cpu.icache.overall_misses::total           870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53845000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53845000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26264189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26264189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26264189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26264189                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61890.804598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61890.804598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61890.804598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61890.804598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          701                       # number of writebacks
system.cpu.icache.writebacks::total               701                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52105000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52105000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52105000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59890.804598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59890.804598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59890.804598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59890.804598                       # average overall mshr miss latency
system.cpu.icache.replacements                    701                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26263319                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26263319                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26264189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26264189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61890.804598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61890.804598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52105000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59890.804598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59890.804598                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           168.964064                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26264189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30188.722989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   168.964064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26265059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26265059                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111181447000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10309                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10873                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 564                       # number of overall hits
system.l2.overall_hits::.cpu.data               10309                       # number of overall hits
system.l2.overall_hits::total                   10873                       # number of overall hits
system.l2.demand_misses::.cpu.inst                306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16177                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16483                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               306                       # number of overall misses
system.l2.overall_misses::.cpu.data             16177                       # number of overall misses
system.l2.overall_misses::total                 16483                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2010013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2046671000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2010013000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2046671000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.351724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.610776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.602537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.351724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.610776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.602537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119797.385621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124251.282685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124168.597949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119797.385621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124251.282685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124168.597949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13701                       # number of writebacks
system.l2.writebacks::total                     13701                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30538000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1686033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1716571000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30538000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1686033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1716571000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.351724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.610587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.351724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.610587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.602354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99797.385621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104256.307198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104173.504066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99797.385621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104256.307198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104173.504066                       # average overall mshr miss latency
system.l2.replacements                          16789                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24394                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24394                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24394                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          621                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              621                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          621                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          621                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           263                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            9716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9716                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1197090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1197090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123208.110333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123208.110333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1002770000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1002770000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103208.110333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103208.110333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.351724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.351724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119797.385621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119797.385621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          306                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30538000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.351724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.351724                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99797.385621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99797.385621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    812923000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    812923000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        16770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.385271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.385271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 125819.996905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125819.996905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    683263000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    683263000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.384973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.384973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105833.798017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105833.798017                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2005.556819                       # Cycle average of tags in use
system.l2.tags.total_refs                       53921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.862505                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.535037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.011421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1843.010361                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.899907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     73026                       # Number of tag accesses
system.l2.tags.data_accesses                    73026                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     54804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005235032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2708                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2708                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              123920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52152                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13701                       # Number of write requests accepted
system.mem_ctrls.readBursts                     65912                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54804                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    108                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65912                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54804                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.299852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.580739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    164.918998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2707     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2708                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.232275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.188116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.373519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               50      1.85%      1.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.11%      2.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.18%      3.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      1.11%      4.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2362     87.22%     91.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     91.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              220      8.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2708                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4218368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3507456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111164810000                       # Total gap between requests
system.mem_ctrls.avgGap                    3683515.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        78336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4133120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3506496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 704577.985929612885                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37174547.656318955123                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 31538499.404491469264                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1224                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        64688                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        54804                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49837000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   2928546500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2504376236750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40716.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45271.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  45696960.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        78336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4140032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4218368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        78336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3507456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3507456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          306                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13701                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       704578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37236716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37941294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       704578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       704578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     31547134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        31547134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     31547134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       704578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37236716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        69488428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                65804                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               54789                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3316                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1744558500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             329020000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2978383500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26511.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45261.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               50984                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              44619                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   308.841617                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   274.149849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   178.274506                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1147      4.59%      4.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          986      3.95%      8.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18960     75.87%     84.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          282      1.13%     85.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2025      8.10%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          191      0.76%     94.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          558      2.23%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          146      0.58%     97.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          695      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4211456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3506496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.879126                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               31.538499                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90299580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        47995365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      238354620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     142406820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8776444560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14070383310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30844932000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54210816255                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   487.588691                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  80036590250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3712540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27432316750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        88129020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        46841685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      231485940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     143591760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8776444560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13531684290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31298573280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54116750535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   486.742636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  81220484500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3712540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26248422500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13701                       # Transaction distribution
system.membus.trans_dist::CleanEvict              507                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9716                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        47164                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  47164                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      7725824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7725824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16478                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16478    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16478                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           249902000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          287957000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             17640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9716                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9716                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16770                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        79202                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 81643                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       402176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13025280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13427456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           16789                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3507456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44145                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253770                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41197     93.32%     93.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2916      6.61%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     32      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44145                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111181447000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          255047000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7830000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         238378995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
