$date
	Sun Dec 21 03:49:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sim_system $end
$var wire 8 ! segments [7:0] $end
$var wire 4 " an [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 8 % sw [7:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 8 & sw [7:0] $end
$var wire 1 ' selector $end
$var wire 8 ( segments [7:0] $end
$var wire 4 ) data_out [3:0] $end
$var wire 4 * an [3:0] $end
$scope module controller_inst $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 4 + an [3:0] $end
$var reg 18 , counter [17:0] $end
$var reg 1 ' selector $end
$upscope $end
$scope module multiplexer_inst $end
$var wire 4 - in_0 [3:0] $end
$var wire 4 . in_1 [3:0] $end
$var wire 1 ' selector $end
$var wire 4 / data_out [3:0] $end
$upscope $end
$scope module seven_segment_decoder_inst $end
$var wire 4 0 data_in [3:0] $end
$var reg 8 1 segments [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10110000 1
b11 0
b11 /
b1100 .
b11 -
b0 ,
b1111 +
b1111 *
b11 )
b10110000 (
0'
b11000011 &
b11000011 %
1$
0#
b1111 "
b10110000 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0$
#25000
b1 ,
b1110 "
b1110 *
b1110 +
1#
#30000
0#
#35000
b10 ,
1#
#40000
0#
b11111111111111110 ,
#45000
b11111111111111111 ,
1#
#50000
0#
#55000
b100000000000000000 ,
1#
#60000
0#
#65000
b11000110 !
b11000110 (
b11000110 1
b1100 )
b1100 /
b1100 0
b100000000000000001 ,
1'
b1101 "
b1101 *
b1101 +
1#
#70000
0#
#75000
b100000000000000010 ,
1#
#80000
0#
#85000
b100000000000000011 ,
1#
#90000
0#
