# SRAM blocks test structures including timing

This is design for test structures to verify functionality and timing of some SRAM blocks generated by the WIP SRAM compiler being developed in the FlowSpace project.

DOCS TBD.
