

================================================================
== Synthesis Summary Report of 'doHist'
================================================================
+ General Information: 
    * Date:           Mon Mar  7 13:58:25 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        doHist
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |      |    |           |          |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+----------+-----+
    |+ doHist                            |     -|  1.49|   153864|  1.539e+06|         -|   153865|      -|        no|     -|   -|  220 (~0%)|  440 (2%)|    -|
    | + doHist_Pipeline_VITIS_LOOP_12_1  |     -|  2.39|      258|  2.580e+03|         -|      258|      -|        no|     -|   -|   11 (~0%)|  61 (~0%)|    -|
    |  o VITIS_LOOP_12_1                 |     -|  7.30|      256|  2.560e+03|         1|        1|    256|       yes|     -|   -|          -|         -|    -|
    | + doHist_Pipeline_VITIS_LOOP_19_2  |     -|  1.49|   153603|  1.536e+06|         -|   153603|      -|        no|     -|   -|  160 (~0%)|  238 (1%)|    -|
    |  o VITIS_LOOP_19_2                 |    II|  7.30|   153601|  1.536e+06|         4|        2|  76800|       yes|     -|   -|          -|         -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+
| Interface      | Data Width | Address Width |
+----------------+------------+---------------+
| s_axi_ctrl_bus | 32         | 4             |
+----------------+------------+---------------+

* S_AXILITE Registers
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface      | Register | Offset | Width | Access | Description                      | Bit Fields                                               |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_ctrl_bus | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_ctrl_bus | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_ctrl_bus | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_ctrl_bus | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
+----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| inStream  | both          | 8     | 6     | 5   | 1     | 1     | 1      | 1     | 2     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* BRAM
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| histo_PORTA | 32         | 32            |
| histo_PORTB | 32         | 32            |
+-------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| inStream | in        | stream<hls::axis<ap_uint<8>, 2, 5, 6>, 0>& |
| histo    | inout     | int*                                       |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| inStream | inStream     | interface |
| histo    | histo_PORTA  | interface |
| histo    | histo_PORTB  | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + doHist                           | 0   |        |            |     |        |         |
|  + doHist_Pipeline_VITIS_LOOP_12_1 | 0   |        |            |     |        |         |
|    add_ln12_fu_64_p2               | -   |        | add_ln12   | add | fabric | 0       |
|  + doHist_Pipeline_VITIS_LOOP_19_2 | 0   |        |            |     |        |         |
|    idxPixel_2_fu_127_p2            | -   |        | idxPixel_2 | add | fabric | 0       |
|    add_ln26_fu_171_p2              | -   |        | add_ln26   | add | fabric | 0       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------+--------------------------------+
| Type      | Options                               | Location                       |
+-----------+---------------------------------------+--------------------------------+
| interface | axis port=inStream                    | core.cpp:7 in dohist, inStream |
| interface | s_axilite port=return bundle=ctrl_bus | core.cpp:8 in dohist, return   |
| interface | bram port=histo                       | core.cpp:9 in dohist, histo    |
| pipeline  |                                       | core.cpp:14 in dohist          |
+-----------+---------------------------------------+--------------------------------+


