$comment
	File created using the following command:
		vcd file HW1_ALU_TestBench.msim.vcd -direction
$end
$date
	Thu Oct 20 14:58:01 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module HW1_ALU_TestBench_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 5 # C [4:0] $end
$var reg 2 $ Sel [1:0] $end
$var wire 1 % Alu [8] $end
$var wire 1 & Alu [7] $end
$var wire 1 ' Alu [6] $end
$var wire 1 ( Alu [5] $end
$var wire 1 ) Alu [4] $end
$var wire 1 * Alu [3] $end
$var wire 1 + Alu [2] $end
$var wire 1 , Alu [1] $end
$var wire 1 - Alu [0] $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 5 B[0]~input_o $end
$var wire 1 6 A[0]~input_o $end
$var wire 1 7 Add0~1_sumout $end
$var wire 1 8 C[0]~input_o $end
$var wire 1 9 C[2]~input_o $end
$var wire 1 : C[1]~input_o $end
$var wire 1 ; C[3]~input_o $end
$var wire 1 < C[4]~input_o $end
$var wire 1 = LessThan1~0_combout $end
$var wire 1 > Alu~0_combout $end
$var wire 1 ? A[1]~input_o $end
$var wire 1 @ Alu~1_combout $end
$var wire 1 A Sel[1]~input_o $end
$var wire 1 B Sel[0]~input_o $end
$var wire 1 C Mux8~0_combout $end
$var wire 1 D Mux7~0_combout $end
$var wire 1 E B[1]~input_o $end
$var wire 1 F Mux7~2_combout $end
$var wire 1 G Add0~2 $end
$var wire 1 H Add0~5_sumout $end
$var wire 1 I Mux7~1_combout $end
$var wire 1 J Mux7~3_combout $end
$var wire 1 K B[2]~input_o $end
$var wire 1 L A[2]~input_o $end
$var wire 1 M Mux6~0_combout $end
$var wire 1 N Mux6~1_combout $end
$var wire 1 O Add0~6 $end
$var wire 1 P Add0~9_sumout $end
$var wire 1 Q Mux6~2_combout $end
$var wire 1 R A[3]~input_o $end
$var wire 1 S B[3]~input_o $end
$var wire 1 T Mux5~0_combout $end
$var wire 1 U Add0~10 $end
$var wire 1 V Add0~13_sumout $end
$var wire 1 W Mux5~1_combout $end
$var wire 1 X B[4]~input_o $end
$var wire 1 Y A[4]~input_o $end
$var wire 1 Z Mux4~0_combout $end
$var wire 1 [ Add0~14 $end
$var wire 1 \ Add0~17_sumout $end
$var wire 1 ] Mux4~1_combout $end
$var wire 1 ^ A[5]~input_o $end
$var wire 1 _ B[5]~input_o $end
$var wire 1 ` Add0~18 $end
$var wire 1 a Add0~21_sumout $end
$var wire 1 b Mux3~0_combout $end
$var wire 1 c B[6]~input_o $end
$var wire 1 d A[6]~input_o $end
$var wire 1 e Add0~22 $end
$var wire 1 f Add0~25_sumout $end
$var wire 1 g Mux2~0_combout $end
$var wire 1 h B[7]~input_o $end
$var wire 1 i A[7]~input_o $end
$var wire 1 j Add0~26 $end
$var wire 1 k Add0~29_sumout $end
$var wire 1 l Mux1~0_combout $end
$var wire 1 m Add0~30 $end
$var wire 1 n Add0~33_sumout $end
$var wire 1 o Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b10 "
b0 #
b0 $
0-
0,
1+
0*
0)
0(
0'
0&
0%
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
1>
1?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
$end
#10000
b10 $
b11 $
1B
1A
1D
1T
1Z
0Q
1W
1]
1I
0+
1*
1)
0W
0]
0*
0)
1J
1,
#20000
b0 !
b0 "
b1 $
b0 $
0B
0A
0E
0?
0D
0I
0T
0Z
0O
1Q
0P
1+
0J
0,
0Q
0+
#1000000
