# Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/modeltech64_10.5/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:09 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:09:09 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:09 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:09:10 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:10 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:09:10 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:09:12 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:13 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:09:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:09:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:09:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:09:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:09:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:09:18 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:09:18 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:09:18 on May 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
# Causality operation skipped due to absence of debug database file
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:23:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:44 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:23:44 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:23:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:23:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:23:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:52 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:23:52 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:53 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:23:53 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:53 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:23:54 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:23:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:23:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:23:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:23:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:23:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:24:15 on May 19,2024, Elapsed time: 0:14:57
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:24:15 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run -continue
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:20 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:28:20 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:28:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:28:26 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:28:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:28:27 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:27 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:28:28 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:28 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:28:28 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:28:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:28:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:28:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:28:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:28:33 on May 19,2024, Elapsed time: 0:04:18
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:28:33 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 01 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 01 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:45:45 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:45:45 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:45:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:45:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:45:52 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:45:52 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:46:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:46:12 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:46:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:46:13 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:13 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:46:14 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:46:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:46:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:46:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:46:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:46:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:46:27 on May 19,2024, Elapsed time: 0:17:54
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:46:27 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 02 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(548): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 02 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:48 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:51:48 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:51:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:52 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:51:52 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:52 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:51:52 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:53 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:51:53 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:54 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:51:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:54 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:51:54 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:51:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:51:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:51:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:51:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:52:06 on May 19,2024, Elapsed time: 0:05:39
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:52:06 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 01 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 01 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:28 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:54:28 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:54:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:54:34 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:54:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:54:35 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:35 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:54:36 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:54:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:54:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:54:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:54:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:54:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:54:39 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:54:46 on May 19,2024, Elapsed time: 0:02:40
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:54:46 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 00 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:58:55 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:58:55 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:58:59 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 06:58:59 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:00 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 06:59:00 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:00 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 06:59:00 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:01 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 06:59:01 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:02 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 06:59:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 06:59:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 06:59:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 06:59:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 06:59:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 06:59:09 on May 19,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 06:59:09 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 18 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 18 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:40:57 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:40:57 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:40:59 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 09:40:59 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 09:41:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:41:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:41:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 09:41:07 on May 19,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:08 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 09:41:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:09 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 09:41:09 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:10 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 09:41:10 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:10 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 09:41:10 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 09:41:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 09:41:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 09:41:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 09:41:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 09:41:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 09:41:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:41:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 09:41:14 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:41:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 09:41:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 09:41:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:41:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 09:41:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 09:41:17 on May 19,2024, Elapsed time: 2:42:08
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 09:41:18 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 18 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is wrong:output 18 != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            9 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 09:47:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 09:47:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:47:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:47:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 09:47:33 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:33 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 09:47:34 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 09:47:35 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 09:47:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 09:47:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 09:47:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:47:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 09:47:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 09:47:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:47:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 09:47:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 09:47:44 on May 19,2024, Elapsed time: 0:06:26
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 09:47:44 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 01 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 02 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 01 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            5 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 01 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 02 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 01 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            5 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 09:55:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 09:55:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 09:55:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 09:55:17 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 09:55:19 on May 19,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:20 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 09:55:21 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:21 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 09:55:22 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:23 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 09:55:23 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:23 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 09:55:23 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:23 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 09:55:23 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 09:55:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 09:55:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 09:55:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 09:55:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 09:55:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 09:55:25 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:55:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 09:55:27 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 09:55:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 09:55:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 09:55:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:55:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 09:55:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 09:55:31 on May 19,2024, Elapsed time: 0:07:47
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 09:55:31 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 01 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            3 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 01 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            3 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:09:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:09:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:09:32 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:09:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:09:34 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:35 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 10:09:36 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 10:09:37 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 10:09:37 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:37 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 10:09:38 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:38 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 10:09:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:40 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:09:40 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 10:09:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:09:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 10:09:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 10:09:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:09:41 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 10:09:41 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 10:09:45 on May 19,2024, Elapsed time: 0:14:14
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 10:09:45 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            2 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            2 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:39 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:13:39 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:42 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:13:42 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:43 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:13:43 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:43 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:13:43 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:44 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:13:45 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:46 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 10:13:46 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:47 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 10:13:47 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:48 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 10:13:48 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:48 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 10:13:48 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:48 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:13:48 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:48 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 10:13:48 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:49 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 10:13:49 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:13:50 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:50 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:13:51 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 10:13:51 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 10:13:56 on May 19,2024, Elapsed time: 0:04:11
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 10:13:56 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:56 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 10:23:56 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:59 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:23:59 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:24:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:24:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:24:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:24:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:05 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 10:24:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:05 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 10:24:05 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 10:24:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:07 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:24:07 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 10:24:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:24:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 10:24:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 10:24:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:24:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 10:24:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 10:24:16 on May 19,2024, Elapsed time: 0:10:20
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 10:24:16 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:08 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:28:08 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:12 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 10:28:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 10:28:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 10:28:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 10:28:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:15 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 10:28:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 10:28:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:16 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 10:28:16 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:28:17 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:17 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 10:28:18 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:18 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 10:28:18 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:18 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 10:28:18 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:18 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 10:28:18 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:28:18 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 10:28:18 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 10:28:23 on May 19,2024, Elapsed time: 0:04:07
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 10:28:23 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 03 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            2 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:22 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:06:22 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:25 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:06:26 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:06:27 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:27 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:06:27 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:28 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:06:29 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:30 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:06:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:06:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:06:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:06:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:06:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 13:06:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:06:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:06:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:06:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:06:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 13:06:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 13:06:41 on May 19,2024, Elapsed time: 2:38:18
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 13:06:41 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(547): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:23 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:36:23 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:36:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# ** Error: (vlog-13069) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(589): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 13:36:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/modeltech64_10.5/win64/vlog failed.
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:53 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:36:53 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:58 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:36:58 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:59 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:36:59 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:36:59 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:36:59 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:00 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:37:00 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:01 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:37:01 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:01 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:37:01 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 13:37:02 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:02 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:37:03 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:03 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:37:04 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 13:37:04 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 13:37:08 on May 19,2024, Elapsed time: 0:30:27
# Errors: 2, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 13:37:08 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is wrong:output xx != expected 00
# pattern         13 is wrong:output xx != expected 00
# pattern         14 is wrong:output xx != expected 00
# pattern         15 is wrong:output xx != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █           12 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is wrong:output xx != expected 00
# pattern         13 is wrong:output xx != expected 00
# pattern         14 is wrong:output xx != expected 00
# pattern         15 is wrong:output xx != expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is wrong:output 00 != expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is wrong:output 00 != expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is wrong:output 00 != expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is wrong:output 00 != expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is wrong:output 00 != expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is wrong:output 00 != expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 00 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is wrong:output 00 != expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █           12 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:24 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:41:24 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:29 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:41:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:41:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:41:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:41:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:32 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:41:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:32 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:41:32 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 13:41:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:41:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:41:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:41:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:41:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 13:41:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 13:41:37 on May 19,2024, Elapsed time: 0:04:29
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 13:41:37 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
add wave -position insertpoint sim:/tb_UBJ_RISC_V_CPU/RISC_V_CPU/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
run
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 80 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:26 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:45:26 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:45:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:30 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:45:30 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:45:31 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:31 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:45:32 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:32 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:45:33 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:33 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:45:33 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:34 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:45:34 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:45:35 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:35 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:45:36 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:45:36 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 13:45:36 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 13:45:42 on May 19,2024, Elapsed time: 0:04:05
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 13:45:42 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is wrong:output 78 != expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
# ============================================================================
#              ▄▄▄▄▄▄▄ 
#          ▄▀▀▀       ▀▄
#        ▄▀            ▀▄ 		ERROR FOUND!!
#       ▄▀          ▄▀▀▄▀▄
#     ▄▀          ▄▀  ██▄▀▄
#    ▄▀  ▄▀▀▀▄    █   ▀▀ █▀▄ 	There are
#    █  █▄▄   █   ▀▄     ▐ █            1 errors in total.
#   ▐▌  █▀▀  ▄▀     ▀▄▄▄▄▀  █ 
#   ▐▌  █   ▄▀              █
#   ▐▌   ▀▀▀                ▐▌
#   ▐▌               ▄      ▐▌ 
#   ▐▌         ▄     █      ▐▌ 
#    █         ▀█▄  ▄█      ▐▌ 
#    ▐▌          ▀▀▀▀       ▐▌ 
#     █                     █ 
#     ▐▌▀▄                 ▐▌
#      █  ▀                ▀ 
# ============================================================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(201)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 201
vlog -vlog01compat -work work {+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:06 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:47:06 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do RISCV_CPU_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:09 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 13:47:09 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:10 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 13:47:10 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 13:47:11 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:11 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 13:47:12 on May 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:12 on May 19,2024
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling module altera_pll
# -- Importing package altera_lnsim_functions
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module pll_dps_lcell_comb
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module altera_pll_reconfig_tasks
# 
# Top level modules:
# 	altera_pll
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# End time: 13:47:12 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/users/user/fpga soft/quartusii_13.0/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 13:47:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is user@LAPTOP-KEJ2SFQI.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 13:47:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v 
# -- Compiling module pcIm_control
# 
# Top level modules:
# 	pcIm_control
# End time: 13:47:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:13 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v 
# -- Compiling module branch_control
# 
# Top level modules:
# 	branch_control
# End time: 13:47:13 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v 
# -- Compiling module controlMUX
# 
# Top level modules:
# 	controlMUX
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v 
# -- Compiling module forwardingMUX
# 
# Top level modules:
# 	forwardingMUX
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v 
# -- Compiling module SignExtend
# 
# Top level modules:
# 	SignExtend
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:14 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 13:47:14 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/cpu_define.v 
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v 
# -- Compiling module MALU
# 
# Top level modules:
# 	MALU
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v 
# -- Compiling module RISC_V_CPU
# 
# Top level modules:
# 	RISC_V_CPU
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v 
# -- Compiling module ALU_control
# 
# Top level modules:
# 	ALU_control
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/rtl/cpu {C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/rtl/cpu" C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/side\ project/RISV-V\ CPU/quartus_prj/../sim {C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v}
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 13:47:15 on May 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim" C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v 
# -- Compiling module tb_UBJ_RISC_V_CPU
# 
# Top level modules:
# 	tb_UBJ_RISC_V_CPU
# End time: 13:47:15 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_UBJ_RISC_V_CPU
# End time: 13:47:18 on May 19,2024, Elapsed time: 0:01:36
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_UBJ_RISC_V_CPU 
# Start time: 13:47:18 on May 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_UBJ_RISC_V_CPU(fast)
# Loading work.RISC_V_CPU(fast)
# Loading work.mux(fast)
# Loading work.pc(fast)
# Loading work.adder(fast)
# Loading work.instruction_memory(fast)
# Loading work.pcIm_control(fast)
# Loading work.mux3(fast)
# Loading work.IF_ID(fast)
# Loading work.control(fast)
# Loading work.controlMUX(fast)
# Loading work.Register(fast)
# Loading work.SignExtend(fast)
# Loading work.ID_EX(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_unit(fast)
# Loading work.forwardingMUX(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.MALU(fast)
# Loading work.EX_MEM(fast)
# Loading work.branch_control(fast)
# Loading work.data_memory(fast)
# Loading work.MEM_WB(fast)
# ** Warning: (vsim-3015) C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v(555): [PCDPC] - Port size (5) does not match connection size (11) for port 'RD_addr_i'. The port definition is at: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU/RISC_V_CPU/data_memory File: C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v
# 
# add wave *
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# --------------------------- [ Simulation Starts !!! ] ---------------------------
# pattern          0 is correct:output 00 == expected 00
# pattern          1 is correct:output 00 == expected 00
# pattern          2 is correct:output 00 == expected 00
# pattern          3 is correct:output 01 == expected 01
#  
# pattern          4 is correct:output ff == expected ff
# pattern          5 is correct:output ff == expected ff
# pattern          6 is correct:output ff == expected ff
# pattern          7 is correct:output ff == expected ff
#  
# pattern          8 is correct:output 00 == expected 00
# pattern          9 is correct:output 00 == expected 00
# pattern         10 is correct:output 00 == expected 00
# pattern         11 is correct:output 03 == expected 03
#  
# pattern         12 is correct:output 00 == expected 00
# pattern         13 is correct:output 00 == expected 00
# pattern         14 is correct:output 00 == expected 00
# pattern         15 is correct:output 03 == expected 03
#  
# pattern         16 is correct:output 00 == expected 00
# pattern         17 is correct:output 00 == expected 00
# pattern         18 is correct:output 00 == expected 00
# pattern         19 is correct:output 02 == expected 02
#  
# pattern         20 is correct:output 00 == expected 00
# pattern         21 is correct:output 00 == expected 00
# pattern         22 is correct:output 00 == expected 00
# pattern         23 is correct:output 02 == expected 02
#  
# pattern         24 is correct:output 00 == expected 00
# pattern         25 is correct:output 00 == expected 00
# pattern         26 is correct:output 00 == expected 00
# pattern         27 is correct:output 01 == expected 01
#  
# pattern         28 is correct:output 00 == expected 00
# pattern         29 is correct:output 00 == expected 00
# pattern         30 is correct:output 00 == expected 00
# pattern         31 is correct:output 01 == expected 01
#  
# pattern         32 is correct:output 00 == expected 00
# pattern         33 is correct:output 00 == expected 00
# pattern         34 is correct:output 00 == expected 00
# pattern         35 is correct:output 02 == expected 02
#  
# pattern         36 is correct:output 00 == expected 00
# pattern         37 is correct:output 00 == expected 00
# pattern         38 is correct:output 00 == expected 00
# pattern         39 is correct:output 78 == expected 78
#  
# pattern         40 is correct:output 00 == expected 00
# pattern         41 is correct:output 00 == expected 00
# pattern         42 is correct:output 00 == expected 00
# pattern         43 is correct:output 7c == expected 7c
#  
# pattern         44 is correct:output 00 == expected 00
# pattern         45 is correct:output 00 == expected 00
# pattern         46 is correct:output 00 == expected 00
# pattern         47 is correct:output 02 == expected 02
#  
# pattern         48 is correct:output 00 == expected 00
# pattern         49 is correct:output 00 == expected 00
# pattern         50 is correct:output 10 == expected 10
# pattern         51 is correct:output 00 == expected 00
# --------------------------- Simulation Stops !!---------------------------
#         ,@@@@@@@@@@,,@@@@@@@&  .#&@@@&&.,@@@@@@@@@@,      &@@@@@@&*   ,@@@&     .#&@@@&&.  *&@@@@&(  ,@@@@@@@&  &@@@@@,     ,@@,
#             ,@@,    ,@@,      ,@@/   ./.    ,@@,          &@&   ,&@# .&@&@@(   .@@/   ./. #@&.  .,/  ,@@,       &@&  *&@&.  ,@@,
#             ,@@,    ,@@&&&&&. .&@@/,        ,@@,          &@&   ,&@# &@& /@@,  .&@@/,     (@@&&(*.   ,@@&&&&&.  &@&    &@#  ,@@,
#             ,@@,    ,@@&&&&&. .&@@/,        ,@@,          &@&   ,&@# &@& /@@,  .&@@/,     (@@&&(*.   ,@@&&&&&.  &@&    &@#  ,@@,
#             ,@@,    ,@@/,,,,    ./#&@@@(    ,@@,          &@@@@@@&* /@@,  #@&.   ./#&@@@(   *(&&@@&. ,@@/,,,,   &@&    &@#  .&&.
#             ,@@,    ,@@,      ./,   .&@#    ,@@,          &@&      ,@@@@@@@@@& ./.   .&@# /*.   /@@. ,@@,       &@&  *&@&.   ,, 
#             ,@@,    ,@@@@@@@& .#&@@@@&/     ,@@,          &@&     .&@#     ,@@/.#&@@@@&/   /&&@@@@.  ,@@@@@@@&  &@@@@@.     ,@@,
# ,*************,,*/(((((//,,*(#&&&&&&&&&&&&&&&#(*,,,****************************************************,*/(((((((((/((((////****/((##&&&&&&
# ,*************,,//((((((//,,*(&&&&&&&&&&&&&&&&&##/*****************************************************,,*/(///(//////****//((##&&&&&&&&&&&
# ,************,,*/(((((((//***/#&&&&&&&&&&&&&&&&&&&#(/***************************************************,*//////////*//((#&&&&&&&&&&&&&&&&&
# ,***********,,*////////////***/##&&&&&&&&&&&&&&&&&&&##(*,***********************************************,,*////////(###&&&&&&&&&&&&&&&&&&&&
# ,**********,,,*/*******//////**/(#&&&&&&&&&&&&&&&&&&&&&#(/**********************************************,,,***/(##&&&&&&&&&&&&&&&&&&&&&&&&&
# ,*********,,,,*************///***/(#&&&&&&&&&&&&&&&&&&&&&&#(/***********************************,****,****/((#&&&&&&&&&&&&&&&&&&&&&&&&&&&&#
# ,*********,,,***************//****/(##&&&&&&&&&&&&&&&&&&&&&&##//**************//////////////////////((#####&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(
# ,********,,,,***********************/(#&&&&&&&&&&&&&&&&&&&&&&&##################&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(/
# ,*******,..,***********************,,*/##&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&###((//
# ,*******,.,,***********************,,,,*(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(//**//
# ,******,.,,,************************,,,,*/(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(//*******
# ,*****,,,,,********,***,,,,,,,,,,,,*,,,,,,*/(######&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(/**********
# ,*****,..,*******,,,,,,,,,,,,,,,,,,,,,,*,,,,*///((#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&###(/************
# ,*****,,,*******,,,,,*,,,,,,,,,,,,,,,,,****,,,*/(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#######(//**************
# ,****,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,**,,,/(&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#((//******************
# ,***,..,,,,,,,,,,,,,,,,,,,,,,,,,,,,,..,,,,,,,*(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(/*******************
# ,**,,.,,,,,,,,,,,,,,,,,,,,,,,,,,.......,,,,,,/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#####&&&&&&&&&&&&&&&&#(/******************
# ,**,..,,,,,,,,,,,,,,,,,,,,,,,,,......,,,*,,,*(#&&&&&&&&##(((/(##&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(((/*/((#&&&&&&&&&&&&&&#(/*****************
# ,*,..,,,,,,,,,,,,,,,,,,,,,,,,,,,.....,,**,,*/#&&&&&&&##((((*,**/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&##((##/,,,*(#&&&&&&&&&&&&&&#(*****************
# .*,.,,,**,,,,,,,,,,,,,,,,,,,,,,,,,,*****,,,/(&&&&&&&&#(//(#/,..*/#&&&&&&&&&&&&&&&&&&&&&&&&&&&#(//(#/,..,/(#&&&&&&&&&&&&&&#/*****///////////
# .,..,,,,,,,,,,,,,,,,,,,,,,,,,,*,,*******,,,(#&&&&&&&&#(*,,,....,/#&&&&&&&&&&&&&&&&&&&&&&&&&&&#(*,,,....,/(#&&&&&&&&&&&&&&#(*,**////////////
# .,..,,,,,,,,,...........,,,,,,*,********,,*(#&&&&&&&&&#(/*,,...,/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(/*,,..,*/##&&&&&&&&&&&&&&&#(***////////////
#  ..,,,,,,.................,,,**********,,*(#&&&&&&&&&&&&&&&&&&#&&&&&&&&#((///((#&&&&&&&&&&&&&&&&&&&&&#&&&&&&&&&&&&&&&&&&&&&#/**////////////
# .,,,,,,,,.................,,***********,,/(####&&&&&&&&&&&&&&&&&&&&&&&&#(/*,,,*(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(/*////////////
# .,***,,,,,,..............,,,**********,..,***//((##&&&&&&&&&&&&&&&&&&&&&&&##((##&&&&&&&&&&&&&&&&&&&&&&&&&##(((((((((###&&&&&#/**///////////
# .*****,,,,,,,,,,,,,,,,,,,*************,..,*******/(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##///*//////((#&&&&&#(**///////////
# .****************/******/***////*****,.,*///////**/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(////////////(#&&&&&#/**//////////
# .***********************/////*******,..,*//////////(#&&&&&&&&&&&&&&&&&&&&##########&&&&&&&&&&&&&&&&&&&&#(///////////*/(#&&&&&#(***/////////
# .************************///********,..,*//////////#&&&&&&&&&&&&&&&&&&#(//*****///(((##&&&&&&&&&&&&&&&&#(///////////**/##&&&&##/***////////
# .***********************************,.,,***///////(#&&&&&&&&&&&&&&&&#(/*,,,*//((((////(#&&&&&&&&&&&&&&&#((////////////(#&&&&&&#(*********//
# ,***********,,,*,,*,,**************,,,*//******//(#&&&&&&&&&&&&&&&&&#(*,,*/(((#####(((((#&&&&&&&&&&&&&&&##///////////(#&&&&&&&&#(***///////
# ,*************,,**,,,************,,,,,/(##((((####&&&&&&&&&&&&&&&&&&&(/**/(((#((((#((//(#&&&&&&&&&&&&&&&&&#(((((((((##&&&&&&&&&&#/**///////
# ,******************************,,,,,,,*(#&#&&&&&&&&&&&&&&&&&&&&&&&&&&#(**/((#(#(((#((//(#&&&&&&&&&&&&&&&&&&&&&&&#&#&&&&&&&&&&&&&#(**///////
# ,*************,**************,****,,,,,/(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(/*/((((#((((///(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&(/*///////
# ,*************************************,*/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(////////////(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#/**/////*
# ,******////****///////////////////////***/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&####(((((((###&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(********
# .,*,****///////////////////////////////***/#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&#(/*******
# .,,,,*****//////////////////////////*******(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&##(*******
# .,,,,,,***********/////////////////********/(#&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&(*******
# =========================================
# ** Note: $finish    : C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v(199)
#    Time: 6060 ns  Iteration: 0  Instance: /tb_UBJ_RISC_V_CPU
# 1
# Break in Module tb_UBJ_RISC_V_CPU at C:/Users/user/side project/RISV-V CPU/quartus_prj/../sim/tb_UBJ_RISC_V_CPU.v line 199
# End time: 14:10:52 on May 19,2024, Elapsed time: 0:23:34
# Errors: 0, Warnings: 1
