Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  3 16:08:09 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_methodology -file AlarmClock_methodology_drc_routed.rpt -pb AlarmClock_methodology_drc_routed.pb -rpx AlarmClock_methodology_drc_routed.rpx
| Design       : AlarmClock
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 235
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 40         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 26         |
| SYNTH-13  | Warning          | combinational multiplier      | 3          |
| TIMING-16 | Warning          | Large setup violation         | 126        |
| TIMING-18 | Warning          | Missing input or output delay | 27         |
| TIMING-20 | Warning          | Non-clocked latch             | 13         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin atm/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin atm/soundEnable_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin atm/soundEnable_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin crot/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin crot/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin crot/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dck/c2b/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dck/c2b/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin dck/min/Q_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin dck/sec/Q_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin std/c2b/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin std/c2b/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin tff/Q_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell atm/counter[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) atm/counter_reg[0]/CLR, atm/counter_reg[1]/CLR, atm/counter_reg[2]/CLR, atm/counter_reg[3]/CLR, atm/counter_reg[4]/CLR, atm/counter_reg[5]/CLR, atm/soundEnable_reg_C/CLR, atm/soundEnable_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[0]_C/CLR, dck/min/Q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[1]_C/CLR, dck/min/Q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[2]_C/CLR, dck/min/Q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[3]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[3]_C/CLR, dck/min/Q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[4]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[4]_C/CLR, dck/min/Q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[5]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell dck/min/Q_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/min/Q_reg[5]_C/CLR, dck/min/Q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell dck/min/soundEnable_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) atm/soundEnable_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[0]_C/CLR, dck/sec/Q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[1]_C/CLR, dck/sec/Q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[2]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[2]_C/CLR, dck/sec/Q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[3]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[3]_C/CLR, dck/sec/Q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[4]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[4]_C/CLR, dck/sec/Q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell dck/sec/Q_reg[5]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dck/sec/Q_reg[5]_C/CLR, dck/sec/Q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance sgn/sp1/time13.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance sgn/sp2/time13.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance sgn/sp3/time13.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -12.685 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[16]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -12.685 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[17]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -12.685 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[18]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -12.685 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[19]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -12.698 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -12.738 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -12.738 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -12.748 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -12.748 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -12.764 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -12.764 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -12.816 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[20]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -12.816 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[21]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -12.816 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[22]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -12.816 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[23]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -12.822 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -12.833 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -12.833 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -12.833 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -12.833 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -12.838 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -12.847 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -12.847 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -12.847 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -12.847 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -12.939 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/number_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -12.987 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -12.987 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -12.987 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -12.987 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -12.991 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -12.991 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -12.991 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -12.991 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -12.998 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -13.009 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -13.009 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -13.009 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -13.009 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -13.045 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -13.045 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -13.085 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[20]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -13.085 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[21]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -13.085 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[22]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -13.085 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[23]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -13.117 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[16]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -13.117 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[17]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -13.117 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[18]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -13.117 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[19]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -13.158 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -13.158 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -13.158 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -13.158 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -13.160 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -13.160 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -13.174 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -13.223 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -13.232 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[28]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -13.232 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[29]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -13.232 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[30]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -13.232 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[31]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -13.259 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[24]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -13.259 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[25]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -13.259 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[26]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -13.259 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[27]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -13.301 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[28]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -13.301 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[29]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -13.301 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[30]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -13.301 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[31]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -13.304 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -13.304 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -13.304 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -13.304 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -13.361 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[16]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -13.361 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[17]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -13.361 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[18]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -13.361 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[19]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -13.369 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -13.369 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -13.369 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -13.372 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[24]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -13.372 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[25]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -13.372 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[26]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -13.372 ns between sgn/sp2/number_reg[5]/C (clocked by sys_clk_pin) and sgn/sp2/time1_reg[27]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -13.394 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -13.399 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[20]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -13.399 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[21]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -13.399 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[22]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -13.399 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[23]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -13.402 ns between sgn/sp1/number_reg[2]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -13.407 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -13.407 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -13.407 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -13.407 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/time1_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -13.416 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -13.451 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[24]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -13.451 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[25]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -13.451 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[26]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -13.451 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[27]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -13.490 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[28]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -13.490 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[29]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -13.490 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[30]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -13.490 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[31]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -13.500 ns between sgn/sp3/number_reg[1]/C (clocked by sys_clk_pin) and sgn/sp3/number_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -13.502 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[12]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -13.502 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[13]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -13.502 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[14]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -13.502 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[15]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -13.525 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[10]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -13.525 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[11]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -13.525 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[8]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -13.525 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[9]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -13.534 ns between sgn/sp1/number_reg[2]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -13.553 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[0]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -13.553 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[1]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -13.553 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[2]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -13.553 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[3]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -13.584 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -13.609 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -13.630 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[4]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -13.630 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[5]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -13.630 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[6]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -13.630 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/time1_reg[7]/R (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -13.648 ns between sgn/sp1/number_reg[2]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -13.648 ns between sgn/sp1/number_reg[2]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -13.750 ns between sgn/sp1/number_reg[3]/C (clocked by sys_clk_pin) and sgn/sp1/number_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTND relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTNU relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AUD_PWM relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch atm/soundEnable_reg_LDC cannot be properly analyzed as its control pin atm/soundEnable_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch dck/min/Q_reg[0]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch dck/min/Q_reg[1]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch dck/min/Q_reg[2]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch dck/min/Q_reg[3]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch dck/min/Q_reg[4]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch dck/min/Q_reg[5]_LDC cannot be properly analyzed as its control pin dck/min/Q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[0]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[1]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[2]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[3]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[4]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch dck/sec/Q_reg[5]_LDC cannot be properly analyzed as its control pin dck/sec/Q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>


