<!DOCTYPE html>


<html>
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>A New Implementation of EDSAC &mdash; A New EDSAC Implementation</title>
    
    <link rel="stylesheet" href="_static/basic.css" type="text/css" />
    <link rel="stylesheet" href="_static/styles.css" type="text/css" />
    <link rel="stylesheet" href="_static/single.css" type="text/css" />
    
    <link rel="stylesheet" href="_static/custom.css" type="text/css" />
    
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '2017.08.30',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="_static/common.js"></script>
    
    <script type="text/javascript" src="_static/slides.js"></script>
    <script type="text/javascript" src="_static/sync.js"></script>
    <script type="text/javascript" src="_static/controller.js"></script>
    <script type="text/javascript" src="_static/init.js"></script>
    
    
    <link rel="top" title="A New EDSAC Implementation" href="#" /> 
  </head>
  <body>

<section
   id="slide_container"
   class='slides layout-regular'>


  
<article class="slide level-1" id="a-new-implementation-of-edsac">

<h1>A New Implementation of EDSAC</h1>

<div class="line-block">
<div class="line">Hatim Kanchwala</div>
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="module-hierarchy">

<h2>Module hierarchy</h2>

<div class="figure">
<img alt="_images/1.png" src="_images/1.png" />
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="generic-module-structure">

<h2>Generic module structure</h2>

<div class="figure">
<img alt="_images/2.png" src="_images/2.png" />
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="delay-line-implementation-1">

<h2>Delay line implementation (1)</h2>

<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">delay_line</span>
  <span class="p">#(</span><span class="k">parameter</span> <span class="no">STORE_LEN</span>  <span class="o">=</span> <span class="mh">16</span><span class="p">,</span>
    <span class="k">parameter</span> <span class="no">WORD_WIDTH</span> <span class="o">=</span> <span class="mh">36</span><span class="p">)</span>
   <span class="p">(</span><span class="k">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">monitor</span><span class="p">,</span>
    <span class="k">output</span> <span class="kt">reg</span>                            <span class="n">data_out</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>                            <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>                            <span class="n">data_in</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>                            <span class="n">data_in_gate</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>                            <span class="n">data_clr</span> <span class="c1">// Active low. );</span>

   <span class="kt">reg</span> <span class="p">[</span><span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">store</span><span class="p">;</span>
   <span class="k">integer</span>                        <span class="n">i</span><span class="p">;</span>

   <span class="k">initial</span> <span class="k">begin</span>
      <span class="c1">// Assuming stores in delay lines were cleared.</span>
      <span class="n">monitor</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
      <span class="n">store</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
      <span class="n">data_out</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
   <span class="k">end</span>
</pre></div>
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="delay-line-implementation-2">

<h2>Delay line implementation (2)</h2>

<div class="highlight-verilog"><div class="highlight"><pre><span></span>   <span class="c1">// Recirculation logic.</span>
   <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
      <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mh">1</span><span class="p">)</span>
        <span class="n">store</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">store</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">];</span>

      <span class="n">store</span><span class="p">[</span><span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">data_in_gate</span><span class="p">)</span> <span class="o">?</span> <span class="n">data_in</span> <span class="o">:</span> <span class="p">(</span><span class="n">store</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">data_clr</span><span class="p">);</span>
   <span class="k">end</span>

   <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
      <span class="n">monitor</span><span class="p">[</span><span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">store</span><span class="p">[</span><span class="no">STORE_LEN</span><span class="o">*</span><span class="no">WORD_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
      <span class="n">data_out</span> <span class="o">&lt;=</span> <span class="n">store</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
   <span class="k">end</span>

<span class="k">endmodule</span>
</pre></div>
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="use-of-delay-lines-in-memory">

<h2>Use of delay lines in memory</h2>

<div class="highlight-verilog"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">memory</span>
   <span class="p">(</span><span class="k">output</span> <span class="kt">wire</span> <span class="p">[</span><span class="mh">575</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">monitor</span><span class="p">,</span> <span class="c1">// External long tank display for full 576 bits.</span>
    <span class="k">output</span> <span class="kt">wire</span>         <span class="n">mob_tn</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>          <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>          <span class="n">mib</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>          <span class="n">tn_in</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>          <span class="n">tn_clr</span><span class="p">,</span>
    <span class="k">input</span> <span class="kt">wire</span>          <span class="n">tn_out</span> <span class="p">);</span>

   <span class="n">delay_line</span> <span class="p">#(.</span><span class="no">STORE_LEN</span><span class="p">(</span><span class="mh">16</span><span class="p">),</span> <span class="p">.</span><span class="no">WORD_WIDTH</span><span class="p">(</span><span class="mh">36</span><span class="p">))</span> <span class="n">dl</span>
     <span class="p">(.</span><span class="n">monitor</span>      <span class="p">(</span><span class="n">monitor</span><span class="p">),</span>
      <span class="p">.</span><span class="n">clk</span>          <span class="p">(</span><span class="n">clk</span><span class="p">),</span>
      <span class="p">.</span><span class="n">data_in</span>      <span class="p">(</span><span class="n">mib</span><span class="p">),</span>
      <span class="p">.</span><span class="n">data_in_gate</span> <span class="p">(</span><span class="n">tn_in</span><span class="p">),</span>
      <span class="p">.</span><span class="n">data_clr</span>     <span class="p">(</span><span class="n">tn_clr</span><span class="p">)</span> <span class="p">);</span>

   <span class="k">assign</span> <span class="n">mob_tn</span> <span class="o">=</span> <span class="n">tn_out</span> <span class="o">?</span> <span class="n">monitor</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">:</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">bz</span><span class="p">;</span>
 <span class="k">endmodule</span>
</pre></div>
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="control-section-modules">

<h2>Control section modules</h2>

<div class="figure">
<img alt="_images/5.png" src="_images/5.png" />
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>
<article class="slide level-2" id="computer-modules">

<h2>Computer modules</h2>

<div class="figure">
<img alt="_images/6.png" src="_images/6.png" />
</div>




<div class="slide-footer">Copyright (C) 2017 Hatim Kanchwala. Freely available under a CC-BY-SA license.</div>

</article>

</section>

<section id="slide_notes">

</section>

  </body>
</html>