

================================================================
== Vitis HLS Report for 'pool2_Pipeline_L5_L6'
================================================================
* Date:           Sun Jan 26 21:39:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      180|      180|  1.800 us|  1.800 us|  170|  170|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |      178|      178|        11|          1|          1|   169|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 14 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 15 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buffer_2D_17 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 17 'alloca' 'line_buffer_2D_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buffer_2D_18 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 18 'alloca' 'line_buffer_2D_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%line_buffer_2D_16 = alloca i32 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 19 'alloca' 'line_buffer_2D_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_88 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_89 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_90 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv59_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %indvars_iv59"   --->   Operation 23 'read' 'indvars_iv59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul"   --->   Operation 24 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_65 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 25 'read' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_66 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_27"   --->   Operation 26 'read' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_67 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_26"   --->   Operation 27 'read' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_114_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_114_reload"   --->   Operation 28 'read' 'mux_case_114_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_321_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_321_reload"   --->   Operation 29 'read' 'mux_case_321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_528_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_528_reload"   --->   Operation 30 'read' 'mux_case_528_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_735_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_735_reload"   --->   Operation 31 'read' 'mux_case_735_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_942_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_942_reload"   --->   Operation 32 'read' 'mux_case_942_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_1149_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1149_reload"   --->   Operation 33 'read' 'mux_case_1149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_1356_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1356_reload"   --->   Operation 34 'read' 'mux_case_1356_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_1563_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1563_reload"   --->   Operation 35 'read' 'mux_case_1563_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_1770_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1770_reload"   --->   Operation 36 'read' 'mux_case_1770_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_1977_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_1977_reload"   --->   Operation 37 'read' 'mux_case_1977_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_2184_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2184_reload"   --->   Operation 38 'read' 'mux_case_2184_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_2391_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2391_reload"   --->   Operation 39 'read' 'mux_case_2391_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_2598_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2598_reload"   --->   Operation 40 'read' 'mux_case_2598_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_2105_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_2105_reload"   --->   Operation 41 'read' 'mux_case_2105_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_4112_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_4112_reload"   --->   Operation 42 'read' 'mux_case_4112_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_6119_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_6119_reload"   --->   Operation 43 'read' 'mux_case_6119_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_8126_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_8126_reload"   --->   Operation 44 'read' 'mux_case_8126_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_10133_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_10133_reload"   --->   Operation 45 'read' 'mux_case_10133_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_12140_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_12140_reload"   --->   Operation 46 'read' 'mux_case_12140_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_14147_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_14147_reload"   --->   Operation 47 'read' 'mux_case_14147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_16154_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_16154_reload"   --->   Operation 48 'read' 'mux_case_16154_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_18161_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_18161_reload"   --->   Operation 49 'read' 'mux_case_18161_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_20168_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_20168_reload"   --->   Operation 50 'read' 'mux_case_20168_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_22175_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_22175_reload"   --->   Operation 51 'read' 'mux_case_22175_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_24182_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_24182_reload"   --->   Operation 52 'read' 'mux_case_24182_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_26189_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mux_case_26189_reload"   --->   Operation 53 'read' 'mux_case_26189_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_reload"   --->   Operation 54 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_26189_reload_read, i32 %mux_case_26_out"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_24182_reload_read, i32 %mux_case_24_out"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_22175_reload_read, i32 %mux_case_22_out"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_20168_reload_read, i32 %mux_case_20_out"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_18161_reload_read, i32 %mux_case_18_out"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_16154_reload_read, i32 %mux_case_16_out"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_14147_reload_read, i32 %mux_case_14_out"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_12140_reload_read, i32 %mux_case_12_out"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_10133_reload_read, i32 %mux_case_10_out"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_8126_reload_read, i32 %mux_case_8_out"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_6119_reload_read, i32 %mux_case_6_out"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_4112_reload_read, i32 %mux_case_4_out"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2598_reload_read, i32 %mux_case_25_out"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2391_reload_read, i32 %mux_case_23_out"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_2184_reload_read, i32 %mux_case_21_out"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1977_reload_read, i32 %mux_case_19_out"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1770_reload_read, i32 %mux_case_17_out"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1563_reload_read, i32 %mux_case_15_out"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1356_reload_read, i32 %mux_case_13_out"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_1149_reload_read, i32 %mux_case_11_out"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_942_reload_read, i32 %mux_case_9_out"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_735_reload_read, i32 %mux_case_7_out"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_528_reload_read, i32 %mux_case_5_out"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %mux_case_321_reload_read, i32 %mux_case_3_out"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_67, i32 %empty_90"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_66, i32 %empty_89"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_65, i32 %empty_88"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %p_reload_read, i32 %line_buffer_2D_16" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 82 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_2105_reload_read, i32 %line_buffer_2D_18" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 83 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %mux_case_114_reload_read, i32 %line_buffer_2D_17" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 84 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln68 = store i5 2, i5 %row" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 86 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln71 = store i5 2, i5 %col" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 87 'store' 'store_ln71' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 89 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.76ns)   --->   "%icmp_ln68 = icmp_eq  i8 %indvar_flatten_load, i8 169" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 90 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln68_2 = add i8 %indvar_flatten_load, i8 1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 91 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc265, void %for.inc268.exitStub" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 92 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%col_load = load i5 %col" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 93 'load' 'col_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%row_load = load i5 %row" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 94 'load' 'row_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln68 = add i5 %row_load, i5 2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 95 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%icmp_ln71 = icmp_ult  i5 %col_load, i5 27" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 96 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.41ns)   --->   "%select_ln68 = select i1 %icmp_ln71, i5 %col_load, i5 2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 97 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.41ns)   --->   "%select_ln68_2 = select i1 %icmp_ln71, i5 %row_load, i5 %add_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 98 'select' 'select_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %select_ln68_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 99 'zext' 'zext_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.78ns)   --->   "%empty_91 = add i5 %select_ln68_2, i5 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 100 'add' 'empty_91' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %empty_91, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 101 'partselect' 'tmp_39' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%tmp1 = add i5 %select_ln68_2, i5 31" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 102 'add' 'tmp1' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i5 %tmp1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 103 'zext' 'tmp1_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.82ns)   --->   "%empty_93 = add i13 %tmp1_cast, i13 %indvars_iv59_read" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 104 'add' 'empty_93' <Predicate = (!icmp_ln68)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast7 = zext i13 %empty_93" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 105 'zext' 'p_cast7' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%inp_img_0_addr = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 106 'getelementptr' 'inp_img_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%inp_img_1_addr = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 107 'getelementptr' 'inp_img_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%inp_img_2_addr = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 108 'getelementptr' 'inp_img_2_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.82ns)   --->   "%empty_94 = add i13 %zext_ln68, i13 %indvars_iv59_read" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 109 'add' 'empty_94' <Predicate = (!icmp_ln68)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast8 = zext i13 %empty_94" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 110 'zext' 'p_cast8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%inp_img_0_addr_2 = getelementptr i32 %inp_img_0, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 111 'getelementptr' 'inp_img_0_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%inp_img_1_addr_2 = getelementptr i32 %inp_img_1, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 112 'getelementptr' 'inp_img_1_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%inp_img_2_addr_2 = getelementptr i32 %inp_img_2, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 113 'getelementptr' 'inp_img_2_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%line_buffer_2D_45 = load i13 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 114 'load' 'line_buffer_2D_45' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%line_buffer_2D_46 = load i13 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 115 'load' 'line_buffer_2D_46' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%line_buffer_2D_47 = load i13 %inp_img_1_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 116 'load' 'line_buffer_2D_47' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%line_buffer_2D_48 = load i13 %inp_img_2_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 117 'load' 'line_buffer_2D_48' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%inp_img_3_addr = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 118 'getelementptr' 'inp_img_3_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%inp_img_4_addr = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 119 'getelementptr' 'inp_img_4_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%inp_img_5_addr = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 120 'getelementptr' 'inp_img_5_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%inp_img_6_addr = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 121 'getelementptr' 'inp_img_6_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%inp_img_7_addr = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 122 'getelementptr' 'inp_img_7_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%inp_img_8_addr = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 123 'getelementptr' 'inp_img_8_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%inp_img_9_addr = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 124 'getelementptr' 'inp_img_9_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%inp_img_10_addr = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 125 'getelementptr' 'inp_img_10_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%inp_img_11_addr = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 126 'getelementptr' 'inp_img_11_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%inp_img_12_addr = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 127 'getelementptr' 'inp_img_12_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%inp_img_13_addr = getelementptr i32 %inp_img_13, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 128 'getelementptr' 'inp_img_13_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%inp_img_14_addr = getelementptr i32 %inp_img_14, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 129 'getelementptr' 'inp_img_14_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%inp_img_15_addr = getelementptr i32 %inp_img_15, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 130 'getelementptr' 'inp_img_15_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%inp_img_16_addr = getelementptr i32 %inp_img_16, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 131 'getelementptr' 'inp_img_16_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%inp_img_17_addr = getelementptr i32 %inp_img_17, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 132 'getelementptr' 'inp_img_17_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%inp_img_18_addr = getelementptr i32 %inp_img_18, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 133 'getelementptr' 'inp_img_18_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%inp_img_19_addr = getelementptr i32 %inp_img_19, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 134 'getelementptr' 'inp_img_19_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%inp_img_20_addr = getelementptr i32 %inp_img_20, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 135 'getelementptr' 'inp_img_20_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%inp_img_21_addr = getelementptr i32 %inp_img_21, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 136 'getelementptr' 'inp_img_21_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%inp_img_22_addr = getelementptr i32 %inp_img_22, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 137 'getelementptr' 'inp_img_22_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%inp_img_23_addr = getelementptr i32 %inp_img_23, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 138 'getelementptr' 'inp_img_23_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%inp_img_24_addr = getelementptr i32 %inp_img_24, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 139 'getelementptr' 'inp_img_24_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%inp_img_25_addr = getelementptr i32 %inp_img_25, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 140 'getelementptr' 'inp_img_25_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%inp_img_26_addr = getelementptr i32 %inp_img_26, i64 0, i64 %p_cast7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 141 'getelementptr' 'inp_img_26_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%inp_img_3_addr_2 = getelementptr i32 %inp_img_3, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 142 'getelementptr' 'inp_img_3_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%inp_img_4_addr_2 = getelementptr i32 %inp_img_4, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 143 'getelementptr' 'inp_img_4_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%inp_img_5_addr_2 = getelementptr i32 %inp_img_5, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 144 'getelementptr' 'inp_img_5_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%inp_img_6_addr_2 = getelementptr i32 %inp_img_6, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 145 'getelementptr' 'inp_img_6_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%inp_img_7_addr_2 = getelementptr i32 %inp_img_7, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 146 'getelementptr' 'inp_img_7_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%inp_img_8_addr_2 = getelementptr i32 %inp_img_8, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 147 'getelementptr' 'inp_img_8_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%inp_img_9_addr_2 = getelementptr i32 %inp_img_9, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 148 'getelementptr' 'inp_img_9_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%inp_img_10_addr_2 = getelementptr i32 %inp_img_10, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 149 'getelementptr' 'inp_img_10_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%inp_img_11_addr_2 = getelementptr i32 %inp_img_11, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 150 'getelementptr' 'inp_img_11_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%inp_img_12_addr_2 = getelementptr i32 %inp_img_12, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 151 'getelementptr' 'inp_img_12_addr_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%inp_img_13_addr_1 = getelementptr i32 %inp_img_13, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 152 'getelementptr' 'inp_img_13_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%inp_img_14_addr_1 = getelementptr i32 %inp_img_14, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 153 'getelementptr' 'inp_img_14_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%inp_img_15_addr_1 = getelementptr i32 %inp_img_15, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 154 'getelementptr' 'inp_img_15_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%inp_img_16_addr_1 = getelementptr i32 %inp_img_16, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 155 'getelementptr' 'inp_img_16_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%inp_img_17_addr_1 = getelementptr i32 %inp_img_17, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 156 'getelementptr' 'inp_img_17_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%inp_img_18_addr_1 = getelementptr i32 %inp_img_18, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 157 'getelementptr' 'inp_img_18_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%inp_img_19_addr_1 = getelementptr i32 %inp_img_19, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 158 'getelementptr' 'inp_img_19_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%inp_img_20_addr_1 = getelementptr i32 %inp_img_20, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 159 'getelementptr' 'inp_img_20_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%inp_img_21_addr_1 = getelementptr i32 %inp_img_21, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 160 'getelementptr' 'inp_img_21_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%inp_img_22_addr_1 = getelementptr i32 %inp_img_22, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 161 'getelementptr' 'inp_img_22_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%inp_img_23_addr_1 = getelementptr i32 %inp_img_23, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 162 'getelementptr' 'inp_img_23_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%inp_img_24_addr_1 = getelementptr i32 %inp_img_24, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 163 'getelementptr' 'inp_img_24_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%inp_img_25_addr_1 = getelementptr i32 %inp_img_25, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 164 'getelementptr' 'inp_img_25_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%inp_img_26_addr_1 = getelementptr i32 %inp_img_26, i64 0, i64 %p_cast8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 165 'getelementptr' 'inp_img_26_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (1.23ns)   --->   "%line_buffer_2D_49 = load i13 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91]   --->   Operation 166 'load' 'line_buffer_2D_49' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 167 [2/2] (1.23ns)   --->   "%line_buffer_2D_50 = load i13 %inp_img_0_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91]   --->   Operation 167 'load' 'line_buffer_2D_50' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 168 [2/2] (1.23ns)   --->   "%inp_img_3_load = load i13 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 168 'load' 'inp_img_3_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 169 [2/2] (1.23ns)   --->   "%inp_img_4_load = load i13 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 169 'load' 'inp_img_4_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 170 [2/2] (1.23ns)   --->   "%inp_img_5_load = load i13 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 170 'load' 'inp_img_5_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 171 [2/2] (1.23ns)   --->   "%inp_img_6_load = load i13 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 171 'load' 'inp_img_6_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 172 [2/2] (1.23ns)   --->   "%inp_img_7_load = load i13 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 172 'load' 'inp_img_7_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 173 [2/2] (1.23ns)   --->   "%inp_img_8_load = load i13 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 173 'load' 'inp_img_8_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 174 [2/2] (1.23ns)   --->   "%inp_img_9_load = load i13 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 174 'load' 'inp_img_9_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 175 [2/2] (1.23ns)   --->   "%inp_img_10_load = load i13 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 175 'load' 'inp_img_10_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 176 [2/2] (1.23ns)   --->   "%inp_img_11_load = load i13 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 176 'load' 'inp_img_11_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 177 [2/2] (1.23ns)   --->   "%inp_img_12_load = load i13 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 177 'load' 'inp_img_12_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 178 [2/2] (1.23ns)   --->   "%inp_img_13_load = load i13 %inp_img_13_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 178 'load' 'inp_img_13_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 179 [2/2] (1.23ns)   --->   "%inp_img_14_load = load i13 %inp_img_14_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 179 'load' 'inp_img_14_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 180 [2/2] (1.23ns)   --->   "%inp_img_15_load = load i13 %inp_img_15_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 180 'load' 'inp_img_15_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 181 [2/2] (1.23ns)   --->   "%inp_img_16_load = load i13 %inp_img_16_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 181 'load' 'inp_img_16_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 182 [2/2] (1.23ns)   --->   "%inp_img_17_load = load i13 %inp_img_17_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 182 'load' 'inp_img_17_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 183 [2/2] (1.23ns)   --->   "%inp_img_18_load = load i13 %inp_img_18_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 183 'load' 'inp_img_18_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 184 [2/2] (1.23ns)   --->   "%inp_img_19_load = load i13 %inp_img_19_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 184 'load' 'inp_img_19_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 185 [2/2] (1.23ns)   --->   "%inp_img_20_load = load i13 %inp_img_20_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 185 'load' 'inp_img_20_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 186 [2/2] (1.23ns)   --->   "%inp_img_21_load = load i13 %inp_img_21_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 186 'load' 'inp_img_21_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 187 [2/2] (1.23ns)   --->   "%inp_img_22_load = load i13 %inp_img_22_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 187 'load' 'inp_img_22_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 188 [2/2] (1.23ns)   --->   "%inp_img_23_load = load i13 %inp_img_23_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 188 'load' 'inp_img_23_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 189 [2/2] (1.23ns)   --->   "%inp_img_24_load = load i13 %inp_img_24_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 189 'load' 'inp_img_24_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 190 [2/2] (1.23ns)   --->   "%inp_img_25_load = load i13 %inp_img_25_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 190 'load' 'inp_img_25_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 191 [2/2] (1.23ns)   --->   "%inp_img_26_load = load i13 %inp_img_26_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 191 'load' 'inp_img_26_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 192 [2/2] (1.23ns)   --->   "%inp_img_3_load_2 = load i13 %inp_img_3_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 192 'load' 'inp_img_3_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 193 [2/2] (1.23ns)   --->   "%inp_img_4_load_2 = load i13 %inp_img_4_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 193 'load' 'inp_img_4_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 194 [2/2] (1.23ns)   --->   "%inp_img_5_load_2 = load i13 %inp_img_5_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 194 'load' 'inp_img_5_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 195 [2/2] (1.23ns)   --->   "%inp_img_6_load_2 = load i13 %inp_img_6_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 195 'load' 'inp_img_6_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 196 [2/2] (1.23ns)   --->   "%inp_img_7_load_2 = load i13 %inp_img_7_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 196 'load' 'inp_img_7_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 197 [2/2] (1.23ns)   --->   "%inp_img_8_load_2 = load i13 %inp_img_8_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 197 'load' 'inp_img_8_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 198 [2/2] (1.23ns)   --->   "%inp_img_9_load_2 = load i13 %inp_img_9_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 198 'load' 'inp_img_9_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 199 [2/2] (1.23ns)   --->   "%inp_img_10_load_2 = load i13 %inp_img_10_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 199 'load' 'inp_img_10_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 200 [2/2] (1.23ns)   --->   "%inp_img_11_load_2 = load i13 %inp_img_11_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 200 'load' 'inp_img_11_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 201 [2/2] (1.23ns)   --->   "%inp_img_12_load_2 = load i13 %inp_img_12_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 201 'load' 'inp_img_12_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 202 [2/2] (1.23ns)   --->   "%inp_img_13_load_1 = load i13 %inp_img_13_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 202 'load' 'inp_img_13_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 203 [2/2] (1.23ns)   --->   "%inp_img_14_load_1 = load i13 %inp_img_14_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 203 'load' 'inp_img_14_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 204 [2/2] (1.23ns)   --->   "%inp_img_15_load_1 = load i13 %inp_img_15_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 204 'load' 'inp_img_15_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 205 [2/2] (1.23ns)   --->   "%inp_img_16_load_1 = load i13 %inp_img_16_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 205 'load' 'inp_img_16_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 206 [2/2] (1.23ns)   --->   "%inp_img_17_load_1 = load i13 %inp_img_17_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 206 'load' 'inp_img_17_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 207 [2/2] (1.23ns)   --->   "%inp_img_18_load_1 = load i13 %inp_img_18_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 207 'load' 'inp_img_18_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 208 [2/2] (1.23ns)   --->   "%inp_img_19_load_1 = load i13 %inp_img_19_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 208 'load' 'inp_img_19_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 209 [2/2] (1.23ns)   --->   "%inp_img_20_load_1 = load i13 %inp_img_20_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 209 'load' 'inp_img_20_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 210 [2/2] (1.23ns)   --->   "%inp_img_21_load_1 = load i13 %inp_img_21_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 210 'load' 'inp_img_21_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 211 [2/2] (1.23ns)   --->   "%inp_img_22_load_1 = load i13 %inp_img_22_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 211 'load' 'inp_img_22_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 212 [2/2] (1.23ns)   --->   "%inp_img_23_load_1 = load i13 %inp_img_23_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 212 'load' 'inp_img_23_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 213 [2/2] (1.23ns)   --->   "%inp_img_24_load_1 = load i13 %inp_img_24_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 213 'load' 'inp_img_24_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 214 [2/2] (1.23ns)   --->   "%inp_img_25_load_1 = load i13 %inp_img_25_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 214 'load' 'inp_img_25_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 215 [2/2] (1.23ns)   --->   "%inp_img_26_load_1 = load i13 %inp_img_26_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 215 'load' 'inp_img_26_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_1 : Operation 216 [1/1] (0.78ns)   --->   "%add_ln71 = add i5 %select_ln68, i5 2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 216 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln68 = store i8 %add_ln68_2, i8 %indvar_flatten" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 217 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln68 = store i5 %select_ln68_2, i5 %row" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 218 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_1 : Operation 219 [1/1] (0.42ns)   --->   "%store_ln71 = store i5 %add_ln71, i5 %col" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 219 'store' 'store_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%line_buffer_2D_43 = load i32 %line_buffer_2D_17"   --->   Operation 220 'load' 'line_buffer_2D_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%line_buffer_2D = load i32 %line_buffer_2D_18"   --->   Operation 221 'load' 'line_buffer_2D' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%line_buffer_2D_44 = load i32 %line_buffer_2D_16"   --->   Operation 222 'load' 'line_buffer_2D_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%p_load85 = load i32 %empty_88"   --->   Operation 223 'load' 'p_load85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%p_load84 = load i32 %empty_89"   --->   Operation 224 'load' 'p_load84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_90"   --->   Operation 225 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_45 = load i13 %inp_img_1_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 226 'load' 'line_buffer_2D_45' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 227 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_46 = load i13 %inp_img_2_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 227 'load' 'line_buffer_2D_46' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 228 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_47 = load i13 %inp_img_1_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 228 'load' 'line_buffer_2D_47' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 229 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_48 = load i13 %inp_img_2_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 229 'load' 'line_buffer_2D_48' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 230 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_49 = load i13 %inp_img_0_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91]   --->   Operation 230 'load' 'line_buffer_2D_49' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 231 [1/2] ( I:1.23ns O:1.23ns )   --->   "%line_buffer_2D_50 = load i13 %inp_img_0_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:91]   --->   Operation 231 'load' 'line_buffer_2D_50' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 232 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load = load i13 %inp_img_3_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 232 'load' 'inp_img_3_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 233 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load = load i13 %inp_img_4_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 233 'load' 'inp_img_4_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 234 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load = load i13 %inp_img_5_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 234 'load' 'inp_img_5_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 235 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load = load i13 %inp_img_6_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 235 'load' 'inp_img_6_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 236 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load = load i13 %inp_img_7_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 236 'load' 'inp_img_7_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 237 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load = load i13 %inp_img_8_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 237 'load' 'inp_img_8_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 238 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load = load i13 %inp_img_9_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 238 'load' 'inp_img_9_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 239 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load = load i13 %inp_img_10_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 239 'load' 'inp_img_10_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 240 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load = load i13 %inp_img_11_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 240 'load' 'inp_img_11_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 241 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load = load i13 %inp_img_12_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 241 'load' 'inp_img_12_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 242 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_13_load = load i13 %inp_img_13_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 242 'load' 'inp_img_13_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 243 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_14_load = load i13 %inp_img_14_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 243 'load' 'inp_img_14_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 244 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_15_load = load i13 %inp_img_15_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 244 'load' 'inp_img_15_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 245 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_16_load = load i13 %inp_img_16_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 245 'load' 'inp_img_16_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 246 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_17_load = load i13 %inp_img_17_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 246 'load' 'inp_img_17_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 247 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_18_load = load i13 %inp_img_18_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 247 'load' 'inp_img_18_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 248 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_19_load = load i13 %inp_img_19_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 248 'load' 'inp_img_19_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 249 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_20_load = load i13 %inp_img_20_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 249 'load' 'inp_img_20_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 250 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_21_load = load i13 %inp_img_21_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 250 'load' 'inp_img_21_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 251 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_22_load = load i13 %inp_img_22_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 251 'load' 'inp_img_22_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 252 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_23_load = load i13 %inp_img_23_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 252 'load' 'inp_img_23_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 253 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_24_load = load i13 %inp_img_24_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 253 'load' 'inp_img_24_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 254 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_25_load = load i13 %inp_img_25_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 254 'load' 'inp_img_25_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 255 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_26_load = load i13 %inp_img_26_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 255 'load' 'inp_img_26_load' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 256 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_3_load_2 = load i13 %inp_img_3_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 256 'load' 'inp_img_3_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 257 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_4_load_2 = load i13 %inp_img_4_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 257 'load' 'inp_img_4_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 258 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_5_load_2 = load i13 %inp_img_5_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 258 'load' 'inp_img_5_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 259 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_6_load_2 = load i13 %inp_img_6_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 259 'load' 'inp_img_6_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 260 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_7_load_2 = load i13 %inp_img_7_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 260 'load' 'inp_img_7_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 261 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_8_load_2 = load i13 %inp_img_8_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 261 'load' 'inp_img_8_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 262 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_9_load_2 = load i13 %inp_img_9_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 262 'load' 'inp_img_9_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 263 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_10_load_2 = load i13 %inp_img_10_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 263 'load' 'inp_img_10_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 264 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_11_load_2 = load i13 %inp_img_11_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 264 'load' 'inp_img_11_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 265 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_12_load_2 = load i13 %inp_img_12_addr_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 265 'load' 'inp_img_12_load_2' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 266 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_13_load_1 = load i13 %inp_img_13_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 266 'load' 'inp_img_13_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 267 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_14_load_1 = load i13 %inp_img_14_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 267 'load' 'inp_img_14_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 268 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_15_load_1 = load i13 %inp_img_15_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 268 'load' 'inp_img_15_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 269 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_16_load_1 = load i13 %inp_img_16_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 269 'load' 'inp_img_16_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 270 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_17_load_1 = load i13 %inp_img_17_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 270 'load' 'inp_img_17_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 271 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_18_load_1 = load i13 %inp_img_18_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 271 'load' 'inp_img_18_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 272 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_19_load_1 = load i13 %inp_img_19_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 272 'load' 'inp_img_19_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 273 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_20_load_1 = load i13 %inp_img_20_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 273 'load' 'inp_img_20_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 274 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_21_load_1 = load i13 %inp_img_21_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 274 'load' 'inp_img_21_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 275 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_22_load_1 = load i13 %inp_img_22_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 275 'load' 'inp_img_22_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 276 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_23_load_1 = load i13 %inp_img_23_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 276 'load' 'inp_img_23_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 277 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_24_load_1 = load i13 %inp_img_24_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 277 'load' 'inp_img_24_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 278 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_25_load_1 = load i13 %inp_img_25_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 278 'load' 'inp_img_25_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 279 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_img_26_load_1 = load i13 %inp_img_26_addr_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 279 'load' 'inp_img_26_load_1' <Predicate = (!icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_2 : Operation 280 [1/1] (0.78ns)   --->   "%icmp_ln76 = icmp_eq  i5 %select_ln68, i5 2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76]   --->   Operation 280 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.78ns)   --->   "%icmp_ln25 = icmp_eq  i5 %select_ln68, i5 24" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 281 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.78ns)   --->   "%icmp_ln25_1 = icmp_eq  i5 %select_ln68, i5 22" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 282 'icmp' 'icmp_ln25_1' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.78ns)   --->   "%icmp_ln25_2 = icmp_eq  i5 %select_ln68, i5 20" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 283 'icmp' 'icmp_ln25_2' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.78ns)   --->   "%icmp_ln25_3 = icmp_eq  i5 %select_ln68, i5 18" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 284 'icmp' 'icmp_ln25_3' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.78ns)   --->   "%icmp_ln25_4 = icmp_eq  i5 %select_ln68, i5 16" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 285 'icmp' 'icmp_ln25_4' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.78ns)   --->   "%icmp_ln25_5 = icmp_eq  i5 %select_ln68, i5 14" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 286 'icmp' 'icmp_ln25_5' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.78ns)   --->   "%icmp_ln25_6 = icmp_eq  i5 %select_ln68, i5 12" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 287 'icmp' 'icmp_ln25_6' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.78ns)   --->   "%icmp_ln25_7 = icmp_eq  i5 %select_ln68, i5 10" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 288 'icmp' 'icmp_ln25_7' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.78ns)   --->   "%icmp_ln25_8 = icmp_eq  i5 %select_ln68, i5 8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 289 'icmp' 'icmp_ln25_8' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.78ns)   --->   "%icmp_ln25_9 = icmp_eq  i5 %select_ln68, i5 6" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 290 'icmp' 'icmp_ln25_9' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.78ns)   --->   "%icmp_ln25_10 = icmp_eq  i5 %select_ln68, i5 4" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 291 'icmp' 'icmp_ln25_10' <Predicate = (!icmp_ln68)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.28ns)   --->   "%or_ln25 = or i1 %icmp_ln25_1, i1 %icmp_ln25" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 292 'or' 'or_ln25' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %L15, void %for.inc265.for.body232_crit_edge" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76]   --->   Operation 293 'br' 'br_ln76' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%mux_case_3_out_load = load i32 %mux_case_3_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 294 'load' 'mux_case_3_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%mux_case_5_out_load = load i32 %mux_case_5_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 295 'load' 'mux_case_5_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%mux_case_7_out_load = load i32 %mux_case_7_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 296 'load' 'mux_case_7_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%mux_case_9_out_load = load i32 %mux_case_9_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 297 'load' 'mux_case_9_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mux_case_11_out_load = load i32 %mux_case_11_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 298 'load' 'mux_case_11_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%mux_case_13_out_load = load i32 %mux_case_13_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 299 'load' 'mux_case_13_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%mux_case_15_out_load = load i32 %mux_case_15_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 300 'load' 'mux_case_15_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%mux_case_17_out_load = load i32 %mux_case_17_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 301 'load' 'mux_case_17_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%mux_case_19_out_load = load i32 %mux_case_19_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 302 'load' 'mux_case_19_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mux_case_21_out_load = load i32 %mux_case_21_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 303 'load' 'mux_case_21_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%mux_case_23_out_load = load i32 %mux_case_23_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 304 'load' 'mux_case_23_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%mux_case_25_out_load = load i32 %mux_case_25_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 305 'load' 'mux_case_25_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%mux_case_4_out_load = load i32 %mux_case_4_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 306 'load' 'mux_case_4_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%mux_case_6_out_load = load i32 %mux_case_6_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 307 'load' 'mux_case_6_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%mux_case_8_out_load = load i32 %mux_case_8_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 308 'load' 'mux_case_8_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%mux_case_10_out_load = load i32 %mux_case_10_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 309 'load' 'mux_case_10_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%mux_case_12_out_load = load i32 %mux_case_12_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 310 'load' 'mux_case_12_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%mux_case_14_out_load = load i32 %mux_case_14_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 311 'load' 'mux_case_14_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%mux_case_16_out_load = load i32 %mux_case_16_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 312 'load' 'mux_case_16_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%mux_case_18_out_load = load i32 %mux_case_18_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 313 'load' 'mux_case_18_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%mux_case_20_out_load = load i32 %mux_case_20_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 314 'load' 'mux_case_20_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%mux_case_22_out_load = load i32 %mux_case_22_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 315 'load' 'mux_case_22_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%mux_case_24_out_load = load i32 %mux_case_24_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 316 'load' 'mux_case_24_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%mux_case_26_out_load = load i32 %mux_case_26_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 317 'load' 'mux_case_26_out_load' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 26)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.72ns)   --->   "%line_buffer_2D_51 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %mux_case_3_out_load, i5 6, i32 %mux_case_5_out_load, i5 8, i32 %mux_case_7_out_load, i5 10, i32 %mux_case_9_out_load, i5 12, i32 %mux_case_11_out_load, i5 14, i32 %mux_case_13_out_load, i5 16, i32 %mux_case_15_out_load, i5 18, i32 %mux_case_17_out_load, i5 20, i32 %mux_case_19_out_load, i5 22, i32 %mux_case_21_out_load, i5 24, i32 %mux_case_23_out_load, i5 26, i32 %mux_case_25_out_load, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 318 'sparsemux' 'line_buffer_2D_51' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.72ns)   --->   "%line_buffer_2D_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %inp_img_3_load, i5 6, i32 %inp_img_5_load, i5 8, i32 %inp_img_7_load, i5 10, i32 %inp_img_9_load, i5 12, i32 %inp_img_11_load, i5 14, i32 %inp_img_13_load, i5 16, i32 %inp_img_15_load, i5 18, i32 %inp_img_17_load, i5 20, i32 %inp_img_19_load, i5 22, i32 %inp_img_21_load, i5 24, i32 %inp_img_23_load, i5 26, i32 %inp_img_25_load, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 319 'sparsemux' 'line_buffer_2D_11' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.72ns)   --->   "%line_buffer_2D_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %inp_img_4_load, i5 6, i32 %inp_img_6_load, i5 8, i32 %inp_img_8_load, i5 10, i32 %inp_img_10_load, i5 12, i32 %inp_img_12_load, i5 14, i32 %inp_img_14_load, i5 16, i32 %inp_img_16_load, i5 18, i32 %inp_img_18_load, i5 20, i32 %inp_img_20_load, i5 22, i32 %inp_img_22_load, i5 24, i32 %inp_img_24_load, i5 26, i32 %inp_img_26_load, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 320 'sparsemux' 'line_buffer_2D_12' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.72ns)   --->   "%line_buffer_2D_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %inp_img_3_load_2, i5 6, i32 %inp_img_5_load_2, i5 8, i32 %inp_img_7_load_2, i5 10, i32 %inp_img_9_load_2, i5 12, i32 %inp_img_11_load_2, i5 14, i32 %inp_img_13_load_1, i5 16, i32 %inp_img_15_load_1, i5 18, i32 %inp_img_17_load_1, i5 20, i32 %inp_img_19_load_1, i5 22, i32 %inp_img_21_load_1, i5 24, i32 %inp_img_23_load_1, i5 26, i32 %inp_img_25_load_1, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 321 'sparsemux' 'line_buffer_2D_13' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.72ns)   --->   "%line_buffer_2D_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %inp_img_4_load_2, i5 6, i32 %inp_img_6_load_2, i5 8, i32 %inp_img_8_load_2, i5 10, i32 %inp_img_10_load_2, i5 12, i32 %inp_img_12_load_2, i5 14, i32 %inp_img_14_load_1, i5 16, i32 %inp_img_16_load_1, i5 18, i32 %inp_img_18_load_1, i5 20, i32 %inp_img_20_load_1, i5 22, i32 %inp_img_22_load_1, i5 24, i32 %inp_img_24_load_1, i5 26, i32 %inp_img_26_load_1, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 322 'sparsemux' 'line_buffer_2D_14' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.72ns)   --->   "%line_buffer_2D_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i5, i5 4, i32 %mux_case_4_out_load, i5 6, i32 %mux_case_6_out_load, i5 8, i32 %mux_case_8_out_load, i5 10, i32 %mux_case_10_out_load, i5 12, i32 %mux_case_12_out_load, i5 14, i32 %mux_case_14_out_load, i5 16, i32 %mux_case_16_out_load, i5 18, i32 %mux_case_18_out_load, i5 20, i32 %mux_case_20_out_load, i5 22, i32 %mux_case_22_out_load, i5 24, i32 %mux_case_24_out_load, i5 26, i32 %mux_case_26_out_load, i32 <undef>, i5 %select_ln68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 323 'sparsemux' 'line_buffer_2D_15' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.72> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_5)   --->   "%or_ln25_1 = or i1 %icmp_ln25_2, i1 %or_ln25" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 324 'or' 'or_ln25_1' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_5)   --->   "%or_ln25_2 = or i1 %icmp_ln25_3, i1 %or_ln25_1" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 325 'or' 'or_ln25_2' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_5)   --->   "%or_ln25_3 = or i1 %icmp_ln25_4, i1 %or_ln25_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 326 'or' 'or_ln25_3' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_5)   --->   "%or_ln25_4 = or i1 %icmp_ln25_5, i1 %or_ln25_3" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 327 'or' 'or_ln25_4' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_5 = or i1 %icmp_ln25_6, i1 %or_ln25_4" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 328 'or' 'or_ln25_5' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_9)   --->   "%or_ln25_6 = or i1 %icmp_ln25_7, i1 %or_ln25_5" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 329 'or' 'or_ln25_6' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_9)   --->   "%or_ln25_7 = or i1 %icmp_ln25_8, i1 %or_ln25_6" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 330 'or' 'or_ln25_7' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_9)   --->   "%or_ln25_8 = or i1 %icmp_ln25_9, i1 %or_ln25_7" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 331 'or' 'or_ln25_8' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln25_9 = or i1 %icmp_ln25_10, i1 %or_ln25_8" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 332 'or' 'or_ln25_9' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_9, void %arrayidx12312.case.25, void %arrayidx12312.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 333 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx12312.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 334 'br' 'br_ln114' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_9)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_9, void %arrayidx12312.1.case.26, void %arrayidx12312.1.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 335 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln114 = br void %arrayidx12312.1.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 336 'br' 'br_ln114' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_9)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_9, void %arrayidx1649.case.25, void %arrayidx1649.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 337 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln127 = br void %arrayidx1649.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 338 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_9)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %or_ln25_9, void %arrayidx1649.151.case.26, void %arrayidx1649.151.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:25]   --->   Operation 339 'br' 'br_ln25' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln127 = br void %arrayidx1649.151.exit" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 340 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & !or_ln25_9)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.78ns)   --->   "%switch_ln127 = switch i5 %select_ln68, void %arrayidx11811.1.case.26, i5 24, void %arrayidx11811.1.case.24, i5 4, void %arrayidx11811.1.case.4, i5 6, void %arrayidx11811.1.case.6, i5 8, void %arrayidx11811.1.case.8, i5 10, void %arrayidx11811.1.case.10, i5 12, void %arrayidx11811.1.case.12, i5 14, void %arrayidx11811.1.case.14, i5 16, void %arrayidx11811.1.case.16, i5 18, void %arrayidx11811.1.case.18, i5 20, void %arrayidx11811.1.case.20, i5 22, void %arrayidx1649.151.exit.for.body232_crit_edge" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 341 'switch' 'switch_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76)> <Delay = 0.78>
ST_2 : Operation 342 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_22_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 342 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_2 : Operation 343 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_21_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 343 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_2 : Operation 344 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 344 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 22)> <Delay = 0.42>
ST_2 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_20_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 345 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_2 : Operation 346 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_19_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 346 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_2 : Operation 347 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 347 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 20)> <Delay = 0.42>
ST_2 : Operation 348 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_18_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 348 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_2 : Operation 349 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_17_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 349 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_2 : Operation 350 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 350 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 18)> <Delay = 0.42>
ST_2 : Operation 351 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_16_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 351 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_2 : Operation 352 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_15_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 352 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_2 : Operation 353 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 353 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 16)> <Delay = 0.42>
ST_2 : Operation 354 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_14_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 354 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_2 : Operation 355 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_13_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 355 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_2 : Operation 356 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 356 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 14)> <Delay = 0.42>
ST_2 : Operation 357 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_12_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 357 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_2 : Operation 358 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_11_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 358 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_2 : Operation 359 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 359 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 12)> <Delay = 0.42>
ST_2 : Operation 360 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_10_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 360 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_2 : Operation 361 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_9_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 361 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_2 : Operation 362 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 362 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 10)> <Delay = 0.42>
ST_2 : Operation 363 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_8_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 363 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_2 : Operation 364 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_7_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 364 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_2 : Operation 365 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 365 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 8)> <Delay = 0.42>
ST_2 : Operation 366 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_6_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 366 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_2 : Operation 367 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_5_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 367 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_2 : Operation 368 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 368 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 6)> <Delay = 0.42>
ST_2 : Operation 369 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_4_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 369 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_2 : Operation 370 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_3_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 370 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_2 : Operation 371 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 371 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 4)> <Delay = 0.42>
ST_2 : Operation 372 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_24_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 372 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_2 : Operation 373 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_23_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 373 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_2 : Operation 374 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 374 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 == 24)> <Delay = 0.42>
ST_2 : Operation 375 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_14, i32 %mux_case_26_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 375 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 24 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22)> <Delay = 0.42>
ST_2 : Operation 376 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %line_buffer_2D_13, i32 %mux_case_25_out" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 376 'store' 'store_ln126' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 24 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22)> <Delay = 0.42>
ST_2 : Operation 377 [1/1] (0.42ns)   --->   "%br_ln127 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:127]   --->   Operation 377 'br' 'br_ln127' <Predicate = (!icmp_ln68 & !icmp_ln76 & select_ln68 != 24 & select_ln68 != 4 & select_ln68 != 6 & select_ln68 != 8 & select_ln68 != 10 & select_ln68 != 12 & select_ln68 != 14 & select_ln68 != 16 & select_ln68 != 18 & select_ln68 != 20 & select_ln68 != 22)> <Delay = 0.42>
ST_2 : Operation 378 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_50, i32 %line_buffer_2D_16" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 378 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_2 : Operation 379 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_48, i32 %line_buffer_2D_18" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 379 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_2 : Operation 380 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %line_buffer_2D_47, i32 %line_buffer_2D_17" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42]   --->   Operation 380 'store' 'store_ln42' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_2 : Operation 381 [1/1] (0.42ns)   --->   "%br_ln76 = br void %for.body232" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76]   --->   Operation 381 'br' 'br_ln76' <Predicate = (!icmp_ln68 & icmp_ln76)> <Delay = 0.42>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_33 = phi i32 %line_buffer_2D_14, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_14, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_14, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_48, void %for.inc265.for.body232_crit_edge"   --->   Operation 382 'phi' 'tmp_33' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_27 = phi i32 %line_buffer_2D_12, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_12, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_12, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_46, void %for.inc265.for.body232_crit_edge"   --->   Operation 383 'phi' 'tmp_27' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_21 = phi i32 %line_buffer_2D_15, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_15, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_15, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D, void %for.inc265.for.body232_crit_edge"   --->   Operation 384 'phi' 'tmp_21' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp = phi i32 %p_load85, void %arrayidx11811.1.case.26, i32 %p_load85, void %arrayidx11811.1.case.24, i32 %p_load85, void %arrayidx11811.1.case.20, i32 %p_load85, void %arrayidx11811.1.case.18, i32 %p_load85, void %arrayidx11811.1.case.16, i32 %p_load85, void %arrayidx11811.1.case.14, i32 %p_load85, void %arrayidx11811.1.case.12, i32 %p_load85, void %arrayidx11811.1.case.10, i32 %p_load85, void %arrayidx11811.1.case.8, i32 %p_load85, void %arrayidx11811.1.case.6, i32 %p_load85, void %arrayidx11811.1.case.4, i32 %p_load85, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_44, void %for.inc265.for.body232_crit_edge"   --->   Operation 385 'phi' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 386 [2/2] (2.78ns)   --->   "%tmp_40 = fcmp_ogt  i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 386 'fcmp' 'tmp_40' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %tmp_33, i32 %empty_90" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 387 'store' 'store_ln126' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 388 [1/1] (0.42ns)   --->   "%store_ln126 = store i32 %tmp_27, i32 %empty_89" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:126]   --->   Operation 388 'store' 'store_ln126' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 389 [1/1] (0.42ns)   --->   "%store_ln114 = store i32 %tmp_21, i32 %empty_88" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114]   --->   Operation 389 'store' 'store_ln114' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_25 = phi i32 %line_buffer_2D_11, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_11, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_11, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_45, void %for.inc265.for.body232_crit_edge"   --->   Operation 390 'phi' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_23 = phi i32 %p_load84, void %arrayidx11811.1.case.26, i32 %p_load84, void %arrayidx11811.1.case.24, i32 %p_load84, void %arrayidx11811.1.case.20, i32 %p_load84, void %arrayidx11811.1.case.18, i32 %p_load84, void %arrayidx11811.1.case.16, i32 %p_load84, void %arrayidx11811.1.case.14, i32 %p_load84, void %arrayidx11811.1.case.12, i32 %p_load84, void %arrayidx11811.1.case.10, i32 %p_load84, void %arrayidx11811.1.case.8, i32 %p_load84, void %arrayidx11811.1.case.6, i32 %p_load84, void %arrayidx11811.1.case.4, i32 %p_load84, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_49, void %for.inc265.for.body232_crit_edge"   --->   Operation 391 'phi' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_19 = phi i32 %line_buffer_2D_51, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_51, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_51, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_43, void %for.inc265.for.body232_crit_edge"   --->   Operation 392 'phi' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln156 = bitcast i32 %tmp" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 393 'bitcast' 'bitcast_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 394 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %bitcast_ln156" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 395 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.76ns)   --->   "%icmp_ln156 = icmp_ne  i8 %tmp_s, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 396 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.92ns)   --->   "%icmp_ln156_34 = icmp_eq  i23 %trunc_ln156, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 397 'icmp' 'icmp_ln156_34' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%or_ln156 = or i1 %icmp_ln156_34, i1 %icmp_ln156" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 398 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/2] (2.78ns)   --->   "%tmp_40 = fcmp_ogt  i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 399 'fcmp' 'tmp_40' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%and_ln156 = and i1 %or_ln156, i1 %tmp_40" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 400 'and' 'and_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_68 = select i1 %and_ln156, i32 %tmp, i32 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 401 'select' 'tmp_68' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 402 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_ogt  i32 %tmp_19, i32 %tmp_68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 402 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln156_17 = bitcast i32 %tmp_19" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 403 'bitcast' 'bitcast_ln156_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_17, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 404 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln156_17 = trunc i32 %bitcast_ln156_17" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 405 'trunc' 'trunc_ln156_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln156_18 = bitcast i32 %tmp_68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 406 'bitcast' 'bitcast_ln156_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_18, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 407 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln156_18 = trunc i32 %bitcast_ln156_18" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 408 'trunc' 'trunc_ln156_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.76ns)   --->   "%icmp_ln156_35 = icmp_ne  i8 %tmp_41, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 409 'icmp' 'icmp_ln156_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.92ns)   --->   "%icmp_ln156_36 = icmp_eq  i23 %trunc_ln156_17, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 410 'icmp' 'icmp_ln156_36' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_18)   --->   "%or_ln156_17 = or i1 %icmp_ln156_36, i1 %icmp_ln156_35" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 411 'or' 'or_ln156_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.76ns)   --->   "%icmp_ln156_37 = icmp_ne  i8 %tmp_42, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 412 'icmp' 'icmp_ln156_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.92ns)   --->   "%icmp_ln156_38 = icmp_eq  i23 %trunc_ln156_18, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 413 'icmp' 'icmp_ln156_38' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_18)   --->   "%or_ln156_18 = or i1 %icmp_ln156_38, i1 %icmp_ln156_37" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 414 'or' 'or_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_18)   --->   "%and_ln156_17 = and i1 %or_ln156_17, i1 %or_ln156_18" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 415 'and' 'and_ln156_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_ogt  i32 %tmp_19, i32 %tmp_68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 416 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_18 = and i1 %and_ln156_17, i1 %tmp_43" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 417 'and' 'and_ln156_18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_69 = select i1 %and_ln156_18, i32 %tmp_19, i32 %tmp_68" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 418 'select' 'tmp_69' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 419 [2/2] (2.78ns)   --->   "%tmp_46 = fcmp_ogt  i32 %tmp_21, i32 %tmp_69" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 419 'fcmp' 'tmp_46' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln156_19 = bitcast i32 %tmp_21" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 420 'bitcast' 'bitcast_ln156_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_19, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 421 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln156_19 = trunc i32 %bitcast_ln156_19" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 422 'trunc' 'trunc_ln156_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln156_20 = bitcast i32 %tmp_69" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 423 'bitcast' 'bitcast_ln156_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_20, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 424 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln156_20 = trunc i32 %bitcast_ln156_20" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 425 'trunc' 'trunc_ln156_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.76ns)   --->   "%icmp_ln156_39 = icmp_ne  i8 %tmp_44, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 426 'icmp' 'icmp_ln156_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.92ns)   --->   "%icmp_ln156_40 = icmp_eq  i23 %trunc_ln156_19, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 427 'icmp' 'icmp_ln156_40' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_20)   --->   "%or_ln156_19 = or i1 %icmp_ln156_40, i1 %icmp_ln156_39" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 428 'or' 'or_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.76ns)   --->   "%icmp_ln156_41 = icmp_ne  i8 %tmp_45, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 429 'icmp' 'icmp_ln156_41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.92ns)   --->   "%icmp_ln156_42 = icmp_eq  i23 %trunc_ln156_20, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 430 'icmp' 'icmp_ln156_42' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_20)   --->   "%or_ln156_20 = or i1 %icmp_ln156_42, i1 %icmp_ln156_41" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 431 'or' 'or_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_20)   --->   "%and_ln156_19 = and i1 %or_ln156_19, i1 %or_ln156_20" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 432 'and' 'and_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/2] (2.78ns)   --->   "%tmp_46 = fcmp_ogt  i32 %tmp_21, i32 %tmp_69" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 433 'fcmp' 'tmp_46' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_20 = and i1 %and_ln156_19, i1 %tmp_46" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 434 'and' 'and_ln156_20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_70 = select i1 %and_ln156_20, i32 %tmp_21, i32 %tmp_69" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 435 'select' 'tmp_70' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 436 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %tmp_23, i32 %tmp_70" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 436 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln156_21 = bitcast i32 %tmp_23" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 437 'bitcast' 'bitcast_ln156_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_21, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 438 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln156_21 = trunc i32 %bitcast_ln156_21" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 439 'trunc' 'trunc_ln156_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln156_22 = bitcast i32 %tmp_70" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 440 'bitcast' 'bitcast_ln156_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_22, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 441 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln156_22 = trunc i32 %bitcast_ln156_22" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 442 'trunc' 'trunc_ln156_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.76ns)   --->   "%icmp_ln156_43 = icmp_ne  i8 %tmp_47, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 443 'icmp' 'icmp_ln156_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 444 [1/1] (0.92ns)   --->   "%icmp_ln156_44 = icmp_eq  i23 %trunc_ln156_21, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 444 'icmp' 'icmp_ln156_44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_22)   --->   "%or_ln156_21 = or i1 %icmp_ln156_44, i1 %icmp_ln156_43" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 445 'or' 'or_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 446 [1/1] (0.76ns)   --->   "%icmp_ln156_45 = icmp_ne  i8 %tmp_48, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 446 'icmp' 'icmp_ln156_45' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 447 [1/1] (0.92ns)   --->   "%icmp_ln156_46 = icmp_eq  i23 %trunc_ln156_22, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 447 'icmp' 'icmp_ln156_46' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_22)   --->   "%or_ln156_22 = or i1 %icmp_ln156_46, i1 %icmp_ln156_45" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 448 'or' 'or_ln156_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_22)   --->   "%and_ln156_21 = and i1 %or_ln156_21, i1 %or_ln156_22" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 449 'and' 'and_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 450 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %tmp_23, i32 %tmp_70" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 450 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_22 = and i1 %and_ln156_21, i1 %tmp_49" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 451 'and' 'and_ln156_22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 452 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_71 = select i1 %and_ln156_22, i32 %tmp_23, i32 %tmp_70" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 452 'select' 'tmp_71' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 453 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_ogt  i32 %tmp_25, i32 %tmp_71" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 453 'fcmp' 'tmp_52' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln156_23 = bitcast i32 %tmp_25" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 454 'bitcast' 'bitcast_ln156_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_23, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 455 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln156_23 = trunc i32 %bitcast_ln156_23" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 456 'trunc' 'trunc_ln156_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln156_24 = bitcast i32 %tmp_71" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 457 'bitcast' 'bitcast_ln156_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_24, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 458 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln156_24 = trunc i32 %bitcast_ln156_24" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 459 'trunc' 'trunc_ln156_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (0.76ns)   --->   "%icmp_ln156_47 = icmp_ne  i8 %tmp_50, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 460 'icmp' 'icmp_ln156_47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 461 [1/1] (0.92ns)   --->   "%icmp_ln156_48 = icmp_eq  i23 %trunc_ln156_23, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 461 'icmp' 'icmp_ln156_48' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_24)   --->   "%or_ln156_23 = or i1 %icmp_ln156_48, i1 %icmp_ln156_47" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 462 'or' 'or_ln156_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (0.76ns)   --->   "%icmp_ln156_49 = icmp_ne  i8 %tmp_51, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 463 'icmp' 'icmp_ln156_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [1/1] (0.92ns)   --->   "%icmp_ln156_50 = icmp_eq  i23 %trunc_ln156_24, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 464 'icmp' 'icmp_ln156_50' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_24)   --->   "%or_ln156_24 = or i1 %icmp_ln156_50, i1 %icmp_ln156_49" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 465 'or' 'or_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_24)   --->   "%and_ln156_23 = and i1 %or_ln156_23, i1 %or_ln156_24" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 466 'and' 'and_ln156_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_ogt  i32 %tmp_25, i32 %tmp_71" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 467 'fcmp' 'tmp_52' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_24 = and i1 %and_ln156_23, i1 %tmp_52" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 468 'and' 'and_ln156_24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_72 = select i1 %and_ln156_24, i32 %tmp_25, i32 %tmp_71" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 469 'select' 'tmp_72' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 470 [2/2] (2.78ns)   --->   "%tmp_55 = fcmp_ogt  i32 %tmp_27, i32 %tmp_72" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 470 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_29 = phi i32 %p_load, void %arrayidx11811.1.case.26, i32 %p_load, void %arrayidx11811.1.case.24, i32 %p_load, void %arrayidx11811.1.case.20, i32 %p_load, void %arrayidx11811.1.case.18, i32 %p_load, void %arrayidx11811.1.case.16, i32 %p_load, void %arrayidx11811.1.case.14, i32 %p_load, void %arrayidx11811.1.case.12, i32 %p_load, void %arrayidx11811.1.case.10, i32 %p_load, void %arrayidx11811.1.case.8, i32 %p_load, void %arrayidx11811.1.case.6, i32 %p_load, void %arrayidx11811.1.case.4, i32 %p_load, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_50, void %for.inc265.for.body232_crit_edge"   --->   Operation 471 'phi' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln156_25 = bitcast i32 %tmp_27" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 472 'bitcast' 'bitcast_ln156_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_25, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 473 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln156_25 = trunc i32 %bitcast_ln156_25" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 474 'trunc' 'trunc_ln156_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln156_26 = bitcast i32 %tmp_72" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 475 'bitcast' 'bitcast_ln156_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_26, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 476 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln156_26 = trunc i32 %bitcast_ln156_26" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 477 'trunc' 'trunc_ln156_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 478 [1/1] (0.76ns)   --->   "%icmp_ln156_51 = icmp_ne  i8 %tmp_53, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 478 'icmp' 'icmp_ln156_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 479 [1/1] (0.92ns)   --->   "%icmp_ln156_52 = icmp_eq  i23 %trunc_ln156_25, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 479 'icmp' 'icmp_ln156_52' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_26)   --->   "%or_ln156_25 = or i1 %icmp_ln156_52, i1 %icmp_ln156_51" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 480 'or' 'or_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 481 [1/1] (0.76ns)   --->   "%icmp_ln156_53 = icmp_ne  i8 %tmp_54, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 481 'icmp' 'icmp_ln156_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [1/1] (0.92ns)   --->   "%icmp_ln156_54 = icmp_eq  i23 %trunc_ln156_26, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 482 'icmp' 'icmp_ln156_54' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_26)   --->   "%or_ln156_26 = or i1 %icmp_ln156_54, i1 %icmp_ln156_53" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 483 'or' 'or_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_26)   --->   "%and_ln156_25 = and i1 %or_ln156_25, i1 %or_ln156_26" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 484 'and' 'and_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [1/2] (2.78ns)   --->   "%tmp_55 = fcmp_ogt  i32 %tmp_27, i32 %tmp_72" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 485 'fcmp' 'tmp_55' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_26 = and i1 %and_ln156_25, i1 %tmp_55" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 486 'and' 'and_ln156_26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_73 = select i1 %and_ln156_26, i32 %tmp_27, i32 %tmp_72" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 487 'select' 'tmp_73' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 488 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_ogt  i32 %tmp_29, i32 %tmp_73" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 488 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_31 = phi i32 %line_buffer_2D_13, void %arrayidx11811.1.case.26, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.24, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.20, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.18, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.16, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.14, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.12, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.10, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.8, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.6, i32 %line_buffer_2D_13, void %arrayidx11811.1.case.4, i32 %line_buffer_2D_13, void %arrayidx1649.151.exit.for.body232_crit_edge, i32 %line_buffer_2D_47, void %for.inc265.for.body232_crit_edge"   --->   Operation 489 'phi' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln156_27 = bitcast i32 %tmp_29" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 490 'bitcast' 'bitcast_ln156_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_27, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 491 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln156_27 = trunc i32 %bitcast_ln156_27" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 492 'trunc' 'trunc_ln156_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln156_28 = bitcast i32 %tmp_73" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 493 'bitcast' 'bitcast_ln156_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_28, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 494 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln156_28 = trunc i32 %bitcast_ln156_28" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 495 'trunc' 'trunc_ln156_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 496 [1/1] (0.76ns)   --->   "%icmp_ln156_55 = icmp_ne  i8 %tmp_56, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 496 'icmp' 'icmp_ln156_55' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/1] (0.92ns)   --->   "%icmp_ln156_56 = icmp_eq  i23 %trunc_ln156_27, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 497 'icmp' 'icmp_ln156_56' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_28)   --->   "%or_ln156_27 = or i1 %icmp_ln156_56, i1 %icmp_ln156_55" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 498 'or' 'or_ln156_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 499 [1/1] (0.76ns)   --->   "%icmp_ln156_57 = icmp_ne  i8 %tmp_57, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 499 'icmp' 'icmp_ln156_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [1/1] (0.92ns)   --->   "%icmp_ln156_58 = icmp_eq  i23 %trunc_ln156_28, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 500 'icmp' 'icmp_ln156_58' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_28)   --->   "%or_ln156_28 = or i1 %icmp_ln156_58, i1 %icmp_ln156_57" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 501 'or' 'or_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_28)   --->   "%and_ln156_27 = and i1 %or_ln156_27, i1 %or_ln156_28" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 502 'and' 'and_ln156_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 503 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_ogt  i32 %tmp_29, i32 %tmp_73" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 503 'fcmp' 'tmp_58' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 504 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_28 = and i1 %and_ln156_27, i1 %tmp_58" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 504 'and' 'and_ln156_28' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 505 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_74 = select i1 %and_ln156_28, i32 %tmp_29, i32 %tmp_73" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 505 'select' 'tmp_74' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 506 [2/2] (2.78ns)   --->   "%tmp_61 = fcmp_ogt  i32 %tmp_31, i32 %tmp_74" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 506 'fcmp' 'tmp_61' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln156_29 = bitcast i32 %tmp_31" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 507 'bitcast' 'bitcast_ln156_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_29, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 508 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln156_29 = trunc i32 %bitcast_ln156_29" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 509 'trunc' 'trunc_ln156_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln156_30 = bitcast i32 %tmp_74" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 510 'bitcast' 'bitcast_ln156_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_30, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 511 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln156_30 = trunc i32 %bitcast_ln156_30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 512 'trunc' 'trunc_ln156_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.76ns)   --->   "%icmp_ln156_59 = icmp_ne  i8 %tmp_59, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 513 'icmp' 'icmp_ln156_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 514 [1/1] (0.92ns)   --->   "%icmp_ln156_60 = icmp_eq  i23 %trunc_ln156_29, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 514 'icmp' 'icmp_ln156_60' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_30)   --->   "%or_ln156_29 = or i1 %icmp_ln156_60, i1 %icmp_ln156_59" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 515 'or' 'or_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.76ns)   --->   "%icmp_ln156_61 = icmp_ne  i8 %tmp_60, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 516 'icmp' 'icmp_ln156_61' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 517 [1/1] (0.92ns)   --->   "%icmp_ln156_62 = icmp_eq  i23 %trunc_ln156_30, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 517 'icmp' 'icmp_ln156_62' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_30)   --->   "%or_ln156_30 = or i1 %icmp_ln156_62, i1 %icmp_ln156_61" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 518 'or' 'or_ln156_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_30)   --->   "%and_ln156_29 = and i1 %or_ln156_29, i1 %or_ln156_30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 519 'and' 'and_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/2] (2.78ns)   --->   "%tmp_61 = fcmp_ogt  i32 %tmp_31, i32 %tmp_74" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 520 'fcmp' 'tmp_61' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_30 = and i1 %and_ln156_29, i1 %tmp_61" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 521 'and' 'and_ln156_30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_75 = select i1 %and_ln156_30, i32 %tmp_31, i32 %tmp_74" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 522 'select' 'tmp_75' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 523 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %tmp_33, i32 %tmp_75" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 523 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D_44, i32 %line_buffer_2D_16_out"   --->   Operation 555 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D, i32 %line_buffer_2D_18_out"   --->   Operation 556 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %line_buffer_2D_43, i32 %line_buffer_2D_17_out"   --->   Operation 557 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load, i32 %p_out"   --->   Operation 558 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load84, i32 %p_out1"   --->   Operation 559 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 560 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %p_load85, i32 %p_out2"   --->   Operation 560 'store' 'store_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 561 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 561 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 4.75>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L5_L6_str"   --->   Operation 524 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169"   --->   Operation 525 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %tmp_39" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 526 'zext' 'p_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (1.22ns)   --->   "%empty_92 = mul i8 %p_cast, i8 13" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 527 'mul' 'empty_92' <Predicate = (!icmp_ln68)> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_92" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68]   --->   Operation 528 'zext' 'p_cast6' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:73]   --->   Operation 529 'specpipeline' 'specpipeline_ln73' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln156_31 = bitcast i32 %tmp_33" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 530 'bitcast' 'bitcast_ln156_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_31, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 531 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln156_31 = trunc i32 %bitcast_ln156_31" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 532 'trunc' 'trunc_ln156_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln156_32 = bitcast i32 %tmp_75" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 533 'bitcast' 'bitcast_ln156_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln156_32, i32 23, i32 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 534 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln156_32 = trunc i32 %bitcast_ln156_32" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 535 'trunc' 'trunc_ln156_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.76ns)   --->   "%icmp_ln156_63 = icmp_ne  i8 %tmp_62, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 536 'icmp' 'icmp_ln156_63' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 537 [1/1] (0.92ns)   --->   "%icmp_ln156_64 = icmp_eq  i23 %trunc_ln156_31, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 537 'icmp' 'icmp_ln156_64' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_32)   --->   "%or_ln156_31 = or i1 %icmp_ln156_64, i1 %icmp_ln156_63" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 538 'or' 'or_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 539 [1/1] (0.76ns)   --->   "%icmp_ln156_65 = icmp_ne  i8 %tmp_63, i8 255" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 539 'icmp' 'icmp_ln156_65' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/1] (0.92ns)   --->   "%icmp_ln156_66 = icmp_eq  i23 %trunc_ln156_32, i23 0" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 540 'icmp' 'icmp_ln156_66' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_32)   --->   "%or_ln156_32 = or i1 %icmp_ln156_66, i1 %icmp_ln156_65" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 541 'or' 'or_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln156_32)   --->   "%and_ln156_31 = and i1 %or_ln156_31, i1 %or_ln156_32" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 542 'and' 'and_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_ogt  i32 %tmp_33, i32 %tmp_75" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 543 'fcmp' 'tmp_64' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 544 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln156_32 = and i1 %and_ln156_31, i1 %tmp_64" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 544 'and' 'and_ln156_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 545 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_76 = select i1 %and_ln156_32, i32 %tmp_33, i32 %tmp_75" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156]   --->   Operation 545 'select' 'tmp_76' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 546 [1/1] (0.78ns)   --->   "%add_ln160 = add i5 %select_ln68, i5 30" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 546 'add' 'add_ln160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln160, i32 1, i32 4" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 547 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i4 %lshr_ln" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 548 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln160_3 = add i16 %phi_mul_read, i16 %zext_ln160" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 549 'add' 'add_ln160_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 550 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln160_2 = add i16 %add_ln160_3, i16 %p_cast6" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 550 'add' 'add_ln160_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln160_3 = zext i16 %add_ln160_2" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 551 'zext' 'zext_ln160_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%out_img_addr = getelementptr i32 %out_img, i64 0, i64 %zext_ln160_3" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 552 'getelementptr' 'out_img_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 553 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln160 = store i32 %tmp_76, i16 %out_img_addr" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160]   --->   Operation 553 'store' 'store_ln160' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body26" [../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71]   --->   Operation 554 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.476ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln68', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) of constant 2 on local variable 'row', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 [163]  (0.427 ns)
	'load' operation 5 bit ('row_load', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) on local variable 'row', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68 [179]  (0.000 ns)
	'add' operation 5 bit ('add_ln68', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) [180]  (0.789 ns)
	'select' operation 5 bit ('select_ln68_2', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) [185]  (0.414 ns)
	'add' operation 5 bit ('tmp1', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) [192]  (0.789 ns)
	'add' operation 13 bit ('empty_93', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) [194]  (0.820 ns)
	'getelementptr' operation 13 bit ('inp_img_1_addr', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) [197]  (0.000 ns)
	'load' operation 32 bit ('line_buffer_2D', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68) on array 'inp_img_1' [204]  (1.237 ns)

 <State 2>: 3.998ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln76', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76) [307]  (0.789 ns)
	multiplexor before 'phi' operation 32 bit ('line_buffer_2D') with incoming values : ('line_buffer_2D') ('p_load85') [440]  (0.427 ns)
	'phi' operation 32 bit ('line_buffer_2D') with incoming values : ('line_buffer_2D') ('p_load85') [440]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_40', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [447]  (2.782 ns)

 <State 3>: 6.013ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_40', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [447]  (2.782 ns)
	'and' operation 1 bit ('and_ln156', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [448]  (0.000 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [449]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_43', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [463]  (2.782 ns)

 <State 4>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_43', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [463]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_18', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [464]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [465]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_46', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [479]  (2.782 ns)

 <State 5>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_46', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [479]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_20', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [480]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [481]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_49', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [495]  (2.782 ns)

 <State 6>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_49', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [495]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_22', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [496]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [497]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_52', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [511]  (2.782 ns)

 <State 7>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_52', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [511]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_24', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [512]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [513]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_55', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [527]  (2.782 ns)

 <State 8>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_55', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [527]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_26', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [528]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [529]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_58', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [543]  (2.782 ns)

 <State 9>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_58', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [543]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_28', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [544]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [545]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_61', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [559]  (2.782 ns)

 <State 10>: 6.300ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_61', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [559]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_30', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [560]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [561]  (0.449 ns)
	'fcmp' operation 1 bit ('tmp_64', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [575]  (2.782 ns)

 <State 11>: 4.755ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_64', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [575]  (2.782 ns)
	'and' operation 1 bit ('and_ln156_32', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [576]  (0.287 ns)
	'select' operation 32 bit ('tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156) [577]  (0.449 ns)
	'store' operation 0 bit ('store_ln160', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:160) of variable 'tmp', ../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156 on array 'out_img' [585]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
