Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep  8 12:07:50 2019
| Host         : DESKTOP-HIS8ABG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.126        0.000                      0                 3005        0.155        0.000                      0                 3005        4.500        0.000                       0                  1565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.126        0.000                      0                 3005        0.155        0.000                      0                 3005        4.500        0.000                       0                  1565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 3.535ns (35.946%)  route 6.299ns (64.054%))
  Logic Levels:           22  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 13.862 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.290    11.353    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.223    11.576 r  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.576    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.163    11.739 r  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.311    12.050    IF_ID/BranchCond
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.229    12.279 r  IF_ID/Instruction[31]_i_1/O
                         net (fo=39, routed)          0.718    12.997    pc/IFIDFlush_in
    SLICE_X44Y35         LUT6 (Prop_lut6_I2_O)        0.097    13.094 r  pc/PC[31]_i_11/O
                         net (fo=1, routed)           0.445    13.539    pc/PC[31]_i_11_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I4_O)        0.097    13.636 r  pc/PC[31]_i_3__0/O
                         net (fo=1, routed)           0.213    13.849    pc/PC[31]_i_3__0_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.097    13.946 r  pc/PC[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.946    IF_ID/PC_reg[31]_1
    SLICE_X45Y36         FDRE                                         r  IF_ID/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.136    13.862    IF_ID/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  IF_ID/PC_reg[31]/C
                         clock pessimism              0.213    14.075    
                         clock uncertainty           -0.035    14.040    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.032    14.072    IF_ID/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 3.143ns (32.494%)  route 6.530ns (67.506%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.825    11.888    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.223    12.111 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.218    12.329    IF_ID/IFIDFlush3
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.097    12.426 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.609    13.035    IF_ID/PC[31]_i_5_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.097    13.132 r  IF_ID/PC[3]_i_2/O
                         net (fo=1, routed)           0.197    13.329    IF_ID/hazard_jump/PC_next2[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.097    13.426 r  IF_ID/PC[3]_i_1/O
                         net (fo=1, routed)           0.359    13.785    pc/D[0]
    SLICE_X59Y29         FDCE                                         r  pc/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.191    13.917    pc/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  pc/PC_reg[3]/C
                         clock pessimism              0.213    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.049    14.046    pc/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/Instruction_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 3.341ns (35.227%)  route 6.143ns (64.773%))
  Logic Levels:           20  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 13.853 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.290    11.353    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.223    11.576 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.576    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.163    11.739 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.208    11.947    IF_ID/BranchCond
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.229    12.176 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.852    13.028    pc/IFIDFlush
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.097    13.125 r  pc/Instruction[23]_i_1/O
                         net (fo=1, routed)           0.472    13.596    IF_ID/Instruction_reg[31]_2[23]
    SLICE_X41Y28         FDRE                                         r  IF_ID/Instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.127    13.853    IF_ID/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  IF_ID/Instruction_reg[23]/C
                         clock pessimism              0.213    14.066    
                         clock uncertainty           -0.035    14.031    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)       -0.039    13.992    IF_ID/Instruction_reg[23]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 3.143ns (33.132%)  route 6.343ns (66.868%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.825    11.888    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.223    12.111 f  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.212    12.323    IF_ID/IFIDFlush3
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.097    12.420 r  IF_ID/PC[31]_i_4/O
                         net (fo=32, routed)          0.535    12.955    IF_ID/PC[31]_i_4_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I2_O)        0.097    13.052 r  IF_ID/PC[7]_i_2/O
                         net (fo=1, routed)           0.225    13.277    pc/PC_reg[30]_0[6]
    SLICE_X58Y29         LUT4 (Prop_lut4_I2_O)        0.097    13.374 r  pc/PC[7]_i_1/O
                         net (fo=1, routed)           0.225    13.598    pc/PC_next[7]
    SLICE_X58Y29         FDCE                                         r  pc/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.191    13.917    pc/clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  pc/PC_reg[7]/C
                         clock pessimism              0.213    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X58Y29         FDCE (Setup_fdce_C_D)       -0.026    14.069    pc/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.069    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 3.143ns (33.326%)  route 6.288ns (66.674%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 13.918 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.825    11.888    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.223    12.111 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.218    12.329    IF_ID/IFIDFlush3
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.097    12.426 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.491    12.917    IF_ID/PC[31]_i_5_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.097    13.014 r  IF_ID/PC[2]_i_2/O
                         net (fo=1, routed)           0.097    13.111    pc/PC_reg[30]_0[2]
    SLICE_X59Y30         LUT6 (Prop_lut6_I3_O)        0.097    13.208 r  pc/PC[2]_i_1/O
                         net (fo=1, routed)           0.336    13.543    pc/PC_next[2]
    SLICE_X59Y30         FDCE                                         r  pc/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.192    13.918    pc/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  pc/PC_reg[2]/C
                         clock pessimism              0.213    14.131    
                         clock uncertainty           -0.035    14.096    
    SLICE_X59Y30         FDCE (Setup_fdce_C_D)       -0.039    14.057    pc/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/Instruction_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.341ns (35.807%)  route 5.990ns (64.193%))
  Logic Levels:           20  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 13.853 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.290    11.353    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.223    11.576 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.576    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.163    11.739 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.208    11.947    IF_ID/BranchCond
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.229    12.176 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.736    12.911    pc/IFIDFlush
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.097    13.008 r  pc/Instruction[18]_i_1/O
                         net (fo=1, routed)           0.434    13.443    IF_ID/Instruction_reg[31]_2[18]
    SLICE_X41Y27         FDRE                                         r  IF_ID/Instruction_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.127    13.853    IF_ID/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  IF_ID/Instruction_reg[18]/C
                         clock pessimism              0.213    14.066    
                         clock uncertainty           -0.035    14.031    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)       -0.039    13.992    IF_ID/Instruction_reg[18]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/Instruction_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 3.244ns (36.179%)  route 5.723ns (63.821%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 13.854 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.290    11.353    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.223    11.576 r  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.576    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.163    11.739 r  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.311    12.050    IF_ID/BranchCond
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.229    12.279 r  IF_ID/Instruction[31]_i_1/O
                         net (fo=39, routed)          0.799    13.079    IF_ID/IFIDFlush_in
    SLICE_X46Y22         FDRE                                         r  IF_ID/Instruction_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.128    13.854    IF_ID/clk_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  IF_ID/Instruction_reg[5]/C
                         clock pessimism              0.213    14.067    
                         clock uncertainty           -0.035    14.032    
    SLICE_X46Y22         FDRE (Setup_fdre_C_R)       -0.373    13.659    IF_ID/Instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         13.659    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 3.143ns (33.341%)  route 6.284ns (66.659%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.825    11.888    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.223    12.111 f  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.212    12.323    IF_ID/IFIDFlush3
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.097    12.420 r  IF_ID/PC[31]_i_4/O
                         net (fo=32, routed)          0.618    13.038    IF_ID/PC[31]_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I2_O)        0.097    13.135 r  IF_ID/PC[1]_i_2/O
                         net (fo=1, routed)           0.307    13.442    pc/PC_reg[30]_0[1]
    SLICE_X58Y29         LUT4 (Prop_lut4_I2_O)        0.097    13.539 r  pc/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    13.539    pc/PC_next[1]
    SLICE_X58Y29         FDCE                                         r  pc/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.191    13.917    pc/clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  pc/PC_reg[1]/C
                         clock pessimism              0.213    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X58Y29         FDCE (Setup_fdce_C_D)        0.030    14.125    pc/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 3.143ns (33.646%)  route 6.198ns (66.354%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.825    11.888    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.223    12.111 f  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.212    12.323    IF_ID/IFIDFlush3
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.097    12.420 r  IF_ID/PC[31]_i_4/O
                         net (fo=32, routed)          0.409    12.829    IF_ID/PC[31]_i_4_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I2_O)        0.097    12.926 r  IF_ID/PC[5]_i_2/O
                         net (fo=1, routed)           0.190    13.116    pc/PC_reg[30]_0[4]
    SLICE_X59Y29         LUT4 (Prop_lut4_I2_O)        0.097    13.213 r  pc/PC[5]_i_1/O
                         net (fo=1, routed)           0.240    13.454    pc/PC_next[5]
    SLICE_X59Y29         FDCE                                         r  pc/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.191    13.917    pc/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  pc/PC_reg[5]/C
                         clock pessimism              0.213    14.130    
                         clock uncertainty           -0.035    14.095    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)       -0.039    14.056    pc/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.454    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 ID_EX/rt_reg[1]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/Instruction_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 3.244ns (36.105%)  route 5.741ns (63.895%))
  Logic Levels:           19  (CARRY4=5 LUT3=2 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 13.852 - 10.000 ) 
    Source Clock Delay      (SCD):    4.112ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.232     4.112    ID_EX/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  ID_EX/rt_reg[1]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.341     4.453 r  ID_EX/rt_reg[1]_fret_fret/Q
                         net (fo=23, routed)          0.820     5.273    ID_EX/rt_reg[1]_fret_fret_n_0
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.097     5.370 r  ID_EX/RAM_data_reg_i_17/O
                         net (fo=3, routed)           0.205     5.575    ID_EX/DataBusB_reg[31]_0[3]
    SLICE_X57Y29         LUT3 (Prop_lut3_I2_O)        0.097     5.672 r  ID_EX/out1_carry_i_17/O
                         net (fo=23, routed)          0.532     6.204    ID_EX/out1_carry_i_17_n_0
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.097     6.301 r  ID_EX/_carry_i_5/O
                         net (fo=1, routed)           0.000     6.301    EXs/alu1/MEM_ALUOut[0]_i_8[3]
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.585 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.585    EXs/alu1/_carry_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.742 r  EXs/alu1/_carry__0/O[0]
                         net (fo=1, routed)           0.428     7.170    ID_EX/data2[4]
    SLICE_X48Y25         LUT4 (Prop_lut4_I1_O)        0.209     7.379 r  ID_EX/RAM_data_reg_i_167/O
                         net (fo=1, routed)           0.653     8.033    ID_EX/RAM_data_reg_i_167_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I1_O)        0.097     8.130 r  ID_EX/RAM_data_reg_i_152/O
                         net (fo=1, routed)           0.220     8.349    ID_EX/RAM_data_reg_i_152_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.097     8.446 r  ID_EX/RAM_data_reg_i_119/O
                         net (fo=1, routed)           0.344     8.790    ID_EX/RAM_data_reg_i_119_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.097     8.887 r  ID_EX/RAM_data_reg_i_66/O
                         net (fo=2, routed)           0.265     9.152    ID_EX/RAM_data_reg_i_66_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I5_O)        0.097     9.249 r  ID_EX/RAM_data_reg_i_8/O
                         net (fo=4, routed)           0.335     9.584    ID_EX/ALUCtl_reg[0]_0[4]
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.097     9.681 r  ID_EX/DataBusB[4]_i_3/O
                         net (fo=1, routed)           0.301     9.982    EX_MEM/DataBusB_reg[4]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.097    10.079 r  EX_MEM/DataBusB[4]_i_2/O
                         net (fo=2, routed)           0.219    10.298    ID_EX/IDs_DataBusB[4]
    SLICE_X42Y30         LUT6 (Prop_lut6_I4_O)        0.097    10.395 r  ID_EX/Instruction[31]_i_60/O
                         net (fo=1, routed)           0.000    10.395    ID_EX/Instruction[31]_i_60_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.797 r  ID_EX/Instruction_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000    10.797    ID_EX/Instruction_reg[31]_i_45_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.889 r  ID_EX/Instruction_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.889    ID_EX/Instruction_reg[31]_i_35_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    11.063 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.290    11.353    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.223    11.576 r  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.576    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.163    11.739 r  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.311    12.050    IF_ID/BranchCond
    SLICE_X43Y33         LUT6 (Prop_lut6_I2_O)        0.229    12.279 r  IF_ID/Instruction[31]_i_1/O
                         net (fo=39, routed)          0.818    13.097    IF_ID/IFIDFlush_in
    SLICE_X44Y23         FDRE                                         r  IF_ID/Instruction_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.126    13.852    IF_ID/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  IF_ID/Instruction_reg[6]/C
                         clock pessimism              0.213    14.065    
                         clock uncertainty           -0.035    14.030    
    SLICE_X44Y23         FDRE (Setup_fdre_C_R)       -0.314    13.716    IF_ID/Instruction_reg[6]
  -------------------------------------------------------------------
                         required time                         13.716    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                  0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MEM_WB/WB_ALUOut_reg[16]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_inst/RAM_data_reg/DIPADIP[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.553     1.436    MEM_WB/clk_IBUF_BUFG
    SLICE_X49Y25         FDRE                                         r  MEM_WB/WB_ALUOut_reg[16]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MEM_WB/WB_ALUOut_reg[16]_fret_fret/Q
                         net (fo=5, routed)           0.222     1.799    data_memory_inst/RAM_data_reg_2[16]
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.860     1.987    data_memory_inst/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/CLKARDCLK
                         clock pessimism             -0.498     1.489    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[0])
                                                      0.155     1.644    data_memory_inst/RAM_data_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.582     1.465    EX_MEM/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  EX_MEM/MEM_WrData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  EX_MEM/MEM_WrData_reg[26]/Q
                         net (fo=1, routed)           0.098     1.704    MEMs/D[26]
    SLICE_X61Y26         FDRE                                         r  MEMs/TH_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.849     1.976    MEMs/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  MEMs/TH_reg[26]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.070     1.548    MEMs/TH_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MEM_WB/WB_ALUOut_reg[14]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_inst/RAM_data_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.044%)  route 0.250ns (63.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.553     1.436    MEM_WB/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  MEM_WB/WB_ALUOut_reg[14]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  MEM_WB/WB_ALUOut_reg[14]_fret_fret/Q
                         net (fo=5, routed)           0.250     1.827    data_memory_inst/RAM_data_reg_2[14]
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.860     1.987    data_memory_inst/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/CLKARDCLK
                         clock pessimism             -0.478     1.509    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.664    data_memory_inst/RAM_data_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.073%)  route 0.098ns (40.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.582     1.465    EX_MEM/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  EX_MEM/MEM_WrData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  EX_MEM/MEM_WrData_reg[25]/Q
                         net (fo=1, routed)           0.098     1.704    MEMs/D[25]
    SLICE_X60Y25         FDRE                                         r  MEMs/TH_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.848     1.975    MEMs/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  MEMs/TH_reg[25]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.063     1.540    MEMs/TH_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.858%)  route 0.103ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.581     1.464    EX_MEM/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EX_MEM/MEM_WrData_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EX_MEM/MEM_WrData_reg[20]/Q
                         net (fo=1, routed)           0.103     1.708    MEMs/D[20]
    SLICE_X61Y25         FDRE                                         r  MEMs/TH_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.848     1.975    MEMs/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  MEMs/TH_reg[20]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.066     1.543    MEMs/TH_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_ALUOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM_WB/WB_ALUOut_reg[8]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.442%)  route 0.122ns (39.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.558     1.441    EX_MEM/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  EX_MEM/MEM_ALUOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  EX_MEM/MEM_ALUOut_reg[8]/Q
                         net (fo=18, routed)          0.122     1.704    WBs/WB_ALUOut_reg[31]_fret[8]
    SLICE_X52Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.749 r  WBs/WB_ALUOut[8]_fret_i_1/O
                         net (fo=1, routed)           0.000     1.749    MEM_WB/WB_ID_WriteBackData[8]
    SLICE_X52Y30         FDRE                                         r  MEM_WB/WB_ALUOut_reg[8]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.827     1.954    MEM_WB/clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  MEM_WB/WB_ALUOut_reg[8]_fret/C
                         clock pessimism             -0.500     1.454    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.121     1.575    MEM_WB/WB_ALUOut_reg[8]_fret
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MEM_WB/WB_ALUOut_reg[13]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_inst/RAM_data_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.520%)  route 0.256ns (64.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.558     1.441    MEM_WB/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  MEM_WB/WB_ALUOut_reg[13]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MEM_WB/WB_ALUOut_reg[13]_fret_fret/Q
                         net (fo=3, routed)           0.256     1.838    data_memory_inst/RAM_data_reg_2[13]
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.860     1.987    data_memory_inst/clk_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/CLKARDCLK
                         clock pessimism             -0.478     1.509    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.664    data_memory_inst/RAM_data_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.581     1.464    EX_MEM/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  EX_MEM/MEM_WrData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EX_MEM/MEM_WrData_reg[22]/Q
                         net (fo=1, routed)           0.101     1.706    MEMs/D[22]
    SLICE_X60Y25         FDRE                                         r  MEMs/TH_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.848     1.975    MEMs/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  MEMs/TH_reg[22]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.052     1.529    MEMs/TH_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MEMs/TH_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TL_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.991%)  route 0.100ns (35.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.585     1.468    MEMs/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  MEMs/TH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MEMs/TH_reg[7]/Q
                         net (fo=2, routed)           0.100     1.709    MEMs/TH_reg_n_0_[7]
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  MEMs/TL[7]_i_1/O
                         net (fo=1, routed)           0.000     1.754    MEMs/p_1_in[7]
    SLICE_X61Y19         FDSE                                         r  MEMs/TL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.854     1.981    MEMs/clk_IBUF_BUFG
    SLICE_X61Y19         FDSE                                         r  MEMs/TL_reg[7]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDSE (Hold_fdse_C_D)         0.092     1.575    MEMs/TL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MEMs/TH_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TL_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.102%)  route 0.100ns (34.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.585     1.468    MEMs/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  MEMs/TH_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  MEMs/TH_reg[9]/Q
                         net (fo=2, routed)           0.100     1.709    MEMs/TH_reg[31]_0[1]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  MEMs/TL[9]_i_1/O
                         net (fo=1, routed)           0.000     1.754    MEMs/p_1_in[9]
    SLICE_X61Y20         FDSE                                         r  MEMs/TL_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.853     1.980    MEMs/clk_IBUF_BUFG
    SLICE_X61Y20         FDSE                                         r  MEMs/TL_reg[9]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y20         FDSE (Hold_fdse_C_D)         0.092     1.574    MEMs/TL_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y10   data_memory_inst/RAM_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y10   data_memory_inst/RAM_data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y47   IDs/register_file1/RF_data_reg[12][19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y14   IDs/register_file1/RF_data_reg[12][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y48   IDs/register_file1/RF_data_reg[12][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y41   IDs/register_file1/RF_data_reg[12][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y48   IDs/register_file1/RF_data_reg[12][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y47   IDs/register_file1/RF_data_reg[12][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y42   IDs/register_file1/RF_data_reg[12][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38   IDs/register_file1/RF_data_reg[31][20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38   IDs/register_file1/RF_data_reg[31][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y34   MEM_WB/WB_MemReadOut_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y35   MEM_WB/WB_MemReadOut_reg[27]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18   MEMs/digit_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y19   MEMs/digit_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X59Y18   MEMs/digit_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y18   MEMs/digit_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y19   MEMs/digit_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y18   MEMs/digit_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y47   IDs/register_file1/RF_data_reg[12][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   IDs/register_file1/RF_data_reg[12][25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   IDs/register_file1/RF_data_reg[12][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y41   IDs/register_file1/RF_data_reg[12][27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y27   IDs/register_file1/RF_data_reg[12][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   IDs/register_file1/RF_data_reg[12][30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y44   IDs/register_file1/RF_data_reg[12][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39   IDs/register_file1/RF_data_reg[19][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39   IDs/register_file1/RF_data_reg[19][24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39   IDs/register_file1/RF_data_reg[19][26]/C



