#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Thu May 10 11:55:58 2018
# Process ID: 5816
# Log file: C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/btn/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/btn/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_btn_0/design_1_btn_0_board.xdc] for cell 'design_1_i/led/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_btn_0/design_1_btn_0_board.xdc] for cell 'design_1_i/led/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_btn_0/design_1_btn_0.xdc] for cell 'design_1_i/led/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_btn_0/design_1_btn_0.xdc] for cell 'design_1_i/led/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/sw/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/sw/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/add_gre/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/add_gre/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/add_gre/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/add_gre/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/red_blue/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/red_blue/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/red_blue/U0'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/red_blue/U0'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/constrs_1/imports/zybo-vga-master/zyboVGA.xdc]
Finished Parsing XDC File [C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.srcs/constrs_1/imports/zybo-vga-master/zyboVGA.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 474.098 ; gain = 282.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 477.359 ; gain = 2.281
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef53974d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 944.984 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-10] Eliminated 287 cells.
Phase 2 Constant Propagation | Checksum: 15783e0dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 944.984 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 700 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 446 unconnected cells.
Phase 3 Sweep | Checksum: 1506da547

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 944.984 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1506da547

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 944.984 ; gain = 0.000
Implement Debug Cores | Checksum: 10f62c9bc
Logic Optimization | Checksum: 10f62c9bc

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 72
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 15ac306d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 961.547 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15ac306d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 961.547 ; gain = 16.563
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 961.547 ; gain = 487.449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 961.547 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1230723fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 961.547 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 961.547 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 961.547 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 41e53d6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 961.547 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 41e53d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 41e53d6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 37dd7d59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5680cdc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: e7f79587

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2.1.2.1 Place Init Design | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2.1.2 Build Placer Netlist Model | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2.1 Placer Initialization Core | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 2 Placer Initialization | Checksum: 8fd26e2f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1a16f57ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1a16f57ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: bfafbb0a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: ff254fbd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 65614d8d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: f1a86b16

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: cbecfd57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 4.5 Commit Small Macros & Core Logic | Checksum: cbecfd57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: cbecfd57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: cbecfd57

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: cbecfd57

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 4 Detail Placement | Checksum: cbecfd57

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 23f8a2590

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.686. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1c59d582e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 5.2 Post Placement Optimization | Checksum: 1c59d582e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1c59d582e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1c59d582e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 5.4 Placer Reporting | Checksum: 1c59d582e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 1c558320b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1c558320b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863
Ending Placer Task | Checksum: 15e05aa8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 985.410 ; gain = 23.863
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 985.410 ; gain = 23.863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 985.410 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 985.410 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 99dc4621

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1024.902 ; gain = 39.492

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 99dc4621

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1027.625 ; gain = 42.215

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 99dc4621

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.949 ; gain = 48.539
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 133a3a6f9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.363 ; gain = 57.953
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.57   | TNS=0      | WHS=-0.784 | THS=-265   |

Phase 2 Router Initialization | Checksum: 1404e1450

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1044.789 ; gain = 59.379

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1844bb6de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1057.582 ; gain = 72.172

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16f5a2bf7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1686bfe44

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19b525bf8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11dbecc8a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781
Phase 4 Rip-up And Reroute | Checksum: 11dbecc8a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1d4f76ed0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1d4f76ed0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1d4f76ed0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 17ac348ed

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0      | WHS=0.039  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1e0aa21b2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.47523 %
  Global Horizontal Routing Utilization  = 1.56801 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15f197ab2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15f197ab2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 19950e31d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.431  | TNS=0      | WHS=0.039  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 19950e31d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.191 ; gain = 84.781
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1070.191 ; gain = 84.781
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.833 . Memory (MB): peak = 1070.191 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adrianrodriguezrodri/Desktop/mini-project/pong/pong.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu May 10 11:57:41 2018...
