/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [7:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [18:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [25:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_3z[0] ? celloutsig_1_1z[0] : celloutsig_1_1z[10];
  assign celloutsig_1_11z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_5z;
  assign celloutsig_0_27z = _00_ ? celloutsig_0_13z : celloutsig_0_18z[0];
  assign celloutsig_0_31z = !(celloutsig_0_10z ? celloutsig_0_21z[1] : in_data[37]);
  assign celloutsig_0_46z = !(celloutsig_0_10z ? celloutsig_0_43z : celloutsig_0_42z);
  assign celloutsig_0_20z = !(celloutsig_0_15z[4] ? celloutsig_0_12z[2] : celloutsig_0_14z);
  assign celloutsig_0_33z = ~(celloutsig_0_22z[1] | celloutsig_0_19z);
  assign celloutsig_0_41z = ~(celloutsig_0_17z[0] | celloutsig_0_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[21] | celloutsig_0_8z);
  assign celloutsig_0_73z = ~((celloutsig_0_52z | celloutsig_0_53z) & (celloutsig_0_15z[1] | celloutsig_0_50z));
  assign celloutsig_0_75z = ~((celloutsig_0_6z | celloutsig_0_57z) & (celloutsig_0_13z | celloutsig_0_8z));
  assign celloutsig_0_54z = celloutsig_0_33z | ~(celloutsig_0_14z);
  assign celloutsig_0_1z = in_data[63] | ~(celloutsig_0_0z);
  assign celloutsig_0_28z = celloutsig_0_19z | ~(celloutsig_0_19z);
  assign celloutsig_1_19z = celloutsig_1_17z[11] | celloutsig_1_12z;
  assign celloutsig_0_29z = ~(_02_ ^ celloutsig_0_15z[4]);
  assign celloutsig_1_17z = in_data[133:122] + { celloutsig_1_4z[17:15], celloutsig_1_14z };
  reg [2:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 3'h0;
    else _23_ <= { celloutsig_0_33z, celloutsig_0_29z, celloutsig_0_9z };
  assign { _03_[2:1], _01_ } = _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 8'h00;
    else _04_ <= celloutsig_1_1z[8:1];
  reg [5:0] _25_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 6'h00;
    else _25_ <= celloutsig_0_12z;
  assign { _05_[5], _02_, _00_, _05_[2:0] } = _25_;
  assign celloutsig_0_48z = { celloutsig_0_32z[6:5], celloutsig_0_19z } & { celloutsig_0_22z[1], celloutsig_0_43z, celloutsig_0_45z };
  assign celloutsig_0_74z = in_data[57:32] & { celloutsig_0_32z[8:6], celloutsig_0_25z, celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_54z, _05_[5], _02_, _00_, _05_[2:0], celloutsig_0_73z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:0], celloutsig_1_1z, celloutsig_1_2z } & { in_data[145:130], celloutsig_1_2z };
  assign celloutsig_1_10z = { _04_[2:1], celloutsig_1_5z, celloutsig_1_5z } & _04_[4:1];
  assign celloutsig_1_14z = { celloutsig_1_6z[14:8], celloutsig_1_13z, celloutsig_1_0z } & { celloutsig_1_4z[7:3], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_24z = celloutsig_0_12z[4:0] & { _05_[2:0], celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_50z = { celloutsig_0_39z[3:0], _03_[2:1], _01_ } >= { celloutsig_0_44z, celloutsig_0_6z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_42z, celloutsig_0_26z, celloutsig_0_49z };
  assign celloutsig_0_4z = { celloutsig_0_2z[5:3], celloutsig_0_3z } > celloutsig_0_2z[6:3];
  assign celloutsig_0_57z = { _03_[2:1], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_48z, celloutsig_0_38z, celloutsig_0_48z, celloutsig_0_23z } > { celloutsig_0_34z[2:0], celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } > { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_7z[18:10], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z } > { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_3z, _05_[5], _02_, _00_, _05_[2:0], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_17z } > in_data[56:39];
  assign celloutsig_0_23z = { in_data[29:23], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_2z } > { celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_18z[2:1], celloutsig_0_24z, celloutsig_0_20z, _05_[5], _02_, _00_, _05_[2:0], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_12z } <= { celloutsig_0_20z, celloutsig_0_23z, _05_[5], _02_, _00_, _05_[2:0], celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, _05_[5], _02_, _00_, _05_[2:0], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_21z };
  assign celloutsig_0_44z = { celloutsig_0_7z[21:20], celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_31z } <= { celloutsig_0_37z[5:3], celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_49z = { celloutsig_0_7z[8:6], celloutsig_0_20z, celloutsig_0_14z } <= { celloutsig_0_2z[0], celloutsig_0_46z, celloutsig_0_21z };
  assign celloutsig_0_36z = celloutsig_0_17z[4:2] && { celloutsig_0_12z[1:0], celloutsig_0_20z };
  assign celloutsig_0_45z = { celloutsig_0_32z[12:8], celloutsig_0_1z, celloutsig_0_44z, celloutsig_0_3z } && { celloutsig_0_22z[2:1], _05_[5], _02_, _00_, _05_[2:0] };
  assign celloutsig_0_52z = { celloutsig_0_32z[6:3], _03_[2:1], _01_, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_43z, celloutsig_0_36z, celloutsig_0_2z } && { celloutsig_0_43z, celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_47z, celloutsig_0_17z, celloutsig_0_46z, celloutsig_0_10z, celloutsig_0_50z, celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_26z };
  assign celloutsig_0_0z = in_data[75:63] || in_data[85:73];
  assign celloutsig_1_0z = in_data[158:154] || in_data[134:130];
  assign celloutsig_0_53z = { celloutsig_0_17z[3:0], celloutsig_0_41z, celloutsig_0_41z } < { celloutsig_0_34z, celloutsig_0_10z };
  assign celloutsig_0_9z = celloutsig_0_2z[5:1] < celloutsig_0_7z[11:7];
  assign celloutsig_0_26z = { celloutsig_0_17z[3:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_12z } < { in_data[94:79], celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[179:175] * celloutsig_1_1z[6:2];
  assign celloutsig_1_3z = in_data[117:110] * { in_data[120:114], celloutsig_1_0z };
  assign celloutsig_0_42z = { celloutsig_0_34z[2:0], celloutsig_0_26z, celloutsig_0_38z, celloutsig_0_1z, celloutsig_0_14z, _03_[2:1], _01_, celloutsig_0_28z } != { celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_38z, celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_1_7z = { celloutsig_1_6z[14:13], celloutsig_1_0z, celloutsig_1_2z } != celloutsig_1_6z[15:8];
  assign celloutsig_0_13z = { in_data[93:85], celloutsig_0_5z } != { in_data[52:44], celloutsig_0_4z };
  assign celloutsig_0_18z = ~ _05_[2:0];
  assign celloutsig_0_37z = { celloutsig_0_21z[2], celloutsig_0_5z, celloutsig_0_12z } << { celloutsig_0_32z[12:10], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_0_39z = { celloutsig_0_15z[3:0], celloutsig_0_11z } << { celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_26z };
  assign celloutsig_0_21z = celloutsig_0_2z[3:1] << { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_0_2z = in_data[66:60] >> in_data[59:53];
  assign celloutsig_0_22z = celloutsig_0_12z[2:0] >> celloutsig_0_2z[6:4];
  assign celloutsig_0_34z = { celloutsig_0_18z[2:1], celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_11z } <<< { celloutsig_0_17z[2:0], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[43:34], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z } <<< { in_data[82:58], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[130:118] - in_data[139:127];
  assign celloutsig_1_6z = { in_data[168:165], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } - celloutsig_1_4z[18:0];
  assign celloutsig_0_12z = in_data[7:2] ~^ celloutsig_0_2z[5:0];
  assign celloutsig_0_15z = celloutsig_0_2z[4:0] ~^ { celloutsig_0_2z[2:1], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_2z[4:0], celloutsig_0_10z } ~^ { _00_, _05_[2:1], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_17z } ~^ { in_data[23:14], celloutsig_0_6z };
  assign celloutsig_0_43z = ~((_01_ & celloutsig_0_28z) | celloutsig_0_34z[0]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_6z) | celloutsig_0_2z[3]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[6] & celloutsig_1_0z) | celloutsig_1_1z[2]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 19'h00000;
    else if (clkin_data[96]) celloutsig_0_32z = { celloutsig_0_24z[1:0], celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z[6] & in_data[3]) | (celloutsig_0_2z[1] & celloutsig_0_0z));
  assign celloutsig_0_38z = ~((in_data[47] & celloutsig_0_37z[3]) | (_05_[1] & celloutsig_0_8z));
  assign celloutsig_0_47z = ~((celloutsig_0_17z[2] & celloutsig_0_24z[4]) | (celloutsig_0_43z & celloutsig_0_44z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_1z) | (celloutsig_0_2z[0] & celloutsig_0_0z));
  assign celloutsig_1_13z = ~((celloutsig_1_3z[5] & _04_[2]) | (celloutsig_1_12z & celloutsig_1_6z[13]));
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_10z[3]) | (celloutsig_1_5z & celloutsig_1_2z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_4z) | (celloutsig_0_2z[2] & celloutsig_0_6z));
  assign _03_[0] = _01_;
  assign _05_[4:3] = { _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
