#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 27 07:26:35 2021
# Process ID: 12568
# Current directory: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11780 C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab5incercarea\project_2\project_2.xpr
# Log file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/vivado.log
# Journal file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sim_1/new/test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sim_1/new/test.v
file delete -force C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sim_1/new/test.v
export_ip_user_files -of_objects  [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
file delete -force C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/bd/design_1
file delete -force c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.gen/sources_1/bd/design_1
export_ip_user_files -of_objects  [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatExp.v] -no_script -reset -force -quiet
remove_files  C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatExp.v
file delete -force C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatExp.v
export_ip_user_files -of_objects  [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatMantise.v] -no_script -reset -force -quiet
remove_files  C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatMantise.v
file delete -force C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/concatMantise.v
close [ open C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/topModule.v w ]
add_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/topModule.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topModule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topModule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/Modul7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modul7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg23
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg25
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg47
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/reg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.srcs/sources_1/new/topModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topModule
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.sim/sim_1/behav/xsim'
"xelab -wto ac959033e96b41018946b95915403e9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ac959033e96b41018946b95915403e9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.reg47
Compiling module xil_defaultlib.Modul1
Compiling module xil_defaultlib.Modul7
Compiling module xil_defaultlib.reg56
Compiling module xil_defaultlib.Modul2
Compiling module xil_defaultlib.Modul4
Compiling module xil_defaultlib.reg7
Compiling module xil_defaultlib.Modul5
Compiling module xil_defaultlib.reg25
Compiling module xil_defaultlib.Modul6
Compiling module xil_defaultlib.Modul3
Compiling module xil_defaultlib.reg23
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot topModule_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/topModule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 27 07:34:55 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topModule_behav -key {Behavioral:sim_1:Functional:topModule} -tclbatch {topModule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source topModule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topModule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1228.340 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 27 07:35:58 2021...
