INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_NOR/0930_NOR.srcs/sources_1/new/nor_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/i/0930_NOR/0930_NOR.srcs/sim_1/new/nor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_tb
INFO: [VRFC 10-2458] undeclared symbol E, assumed default net type wire [C:/Users/i/0930_NOR/0930_NOR.srcs/sim_1/new/nor_tb.v:34]
INFO: [VRFC 10-2458] undeclared symbol F, assumed default net type wire [C:/Users/i/0930_NOR/0930_NOR.srcs/sim_1/new/nor_tb.v:35]
