
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/utils_1/imports/synth_1/rv32_lsu.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/utils_1/imports/synth_1/rv32_lsu.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1352500
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.695 ; gain = 380.707 ; free physical = 97785 ; free virtual = 119044
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.604; parent = 1653.715; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3403.512; parent = 2430.699; children = 972.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_lsu2' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:23]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter THREAD_COUNT bound to: 8 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
	Parameter LOG2_CHANNEL bound to: 2 - type: integer 
	Parameter BANK_DEPTH bound to: 1024 - type: integer 
	Parameter LOG2_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_lsu2' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:23]
INFO: [Synth 8-6157] synthesizing module 'rv32_dmem' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:23]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
	Parameter LOG2_CHANNEL bound to: 2 - type: integer 
	Parameter BANK_DEPTH bound to: 1024 - type: integer 
	Parameter LOG2_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rv32_dmem' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-7129] Port i_mem_wadr[127] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[126] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[125] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[124] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[123] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[122] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[121] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[120] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[119] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[118] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[117] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[116] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[115] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[114] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[113] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[112] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[111] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[110] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[109] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[108] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[107] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[106] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[97] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[96] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[95] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[94] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[93] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[92] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[91] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[90] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[89] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[88] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[87] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[86] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[85] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[84] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[83] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[82] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[81] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[80] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[79] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[78] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[77] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[76] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[75] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[74] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[65] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[64] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[63] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[62] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[61] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[60] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[59] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[58] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[57] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[56] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[55] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[54] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[53] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[52] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[51] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[50] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[49] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[48] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[47] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[46] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[45] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[44] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[43] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[42] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[33] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[32] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[31] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[30] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[29] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[28] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[27] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[26] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[25] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[24] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[23] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[22] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[21] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[20] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[19] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[18] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[17] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[16] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[15] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[14] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[13] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[12] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[11] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[10] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[1] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_wadr[0] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_radr[127] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_radr[126] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_radr[125] in module rv32_dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mem_radr[124] in module rv32_dmem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2519.664 ; gain = 469.676 ; free physical = 97859 ; free virtual = 119119
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.604; parent = 1653.715; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3492.480; parent = 2519.668; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2537.477 ; gain = 487.488 ; free physical = 97854 ; free virtual = 119114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.604; parent = 1653.715; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3510.293; parent = 2537.480; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.480 ; gain = 495.492 ; free physical = 97915 ; free virtual = 119175
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.604; parent = 1653.715; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3518.297; parent = 2545.484; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2576.238 ; gain = 526.250 ; free physical = 97804 ; free virtual = 119064
Synthesis current peak Physical Memory [PSS] (MB): peak = 1936.211; parent = 1724.652; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.055; parent = 2576.242; children = 972.812
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 24    
+---RAMs : 
	               2K Bit	(256 X 8 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 96    
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   10 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97636 ; free virtual = 118881
Synthesis current peak Physical Memory [PSS] (MB): peak = 2265.898; parent = 2054.534; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | dmem_inst0/channel[0].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97637 ; free virtual = 118882
Synthesis current peak Physical Memory [PSS] (MB): peak = 2267.051; parent = 2055.706; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | dmem_inst0/channel[0].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[0].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[1].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[2].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_0_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_1_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_2_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top         | dmem_inst0/channel[3].bank_3_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[0].bank_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[0].bank_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[0].bank_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[0].bank_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[1].bank_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[1].bank_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[1].bank_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[1].bank_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[2].bank_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[2].bank_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[2].bank_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[2].bank_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[3].bank_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[3].bank_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[3].bank_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dmem_inst0/channel[3].bank_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97629 ; free virtual = 118874
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.188; parent = 2061.847; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97668 ; free virtual = 118912
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.199; parent = 2061.858; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97668 ; free virtual = 118912
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.215; parent = 2061.874; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97668 ; free virtual = 118912
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.301; parent = 2061.960; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97668 ; free virtual = 118912
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.301; parent = 2061.960; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97671 ; free virtual = 118915
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.367; parent = 2062.026; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97671 ; free virtual = 118915
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.383; parent = 2062.042; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   112|
|3     |LUT1     |     1|
|4     |LUT2     |    44|
|5     |LUT3     |   333|
|6     |LUT4     |    90|
|7     |LUT5     |   783|
|8     |LUT6     |  2237|
|9     |RAMB18E1 |    16|
|10    |FDRE     |    24|
|11    |IBUF     |   810|
|12    |OBUF     |   272|
+------+---------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |  4723|
|2     |  dmem_inst0 |rv32_dmem |  1812|
|3     |  lsu_inst0  |rv32_lsu2 |   661|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97671 ; free virtual = 118915
Synthesis current peak Physical Memory [PSS] (MB): peak = 2273.430; parent = 2062.089; children = 211.889
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3941.453; parent = 2968.641; children = 972.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2968.637 ; gain = 918.648 ; free physical = 97683 ; free virtual = 118927
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2968.645 ; gain = 918.648 ; free physical = 97679 ; free virtual = 118926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2968.645 ; gain = 0.000 ; free physical = 97776 ; free virtual = 119020
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.660 ; gain = 0.000 ; free physical = 97696 ; free virtual = 118940
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf2ecfd1
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3016.660 ; gain = 990.520 ; free physical = 97902 ; free virtual = 119146
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 11:38:42 2023...
