================================================================================ 
Commit: 42527842b88da9c1200d23a7fb143d4b78931246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Dec 22 10:54:03 2023 -0800 
-------------------------------------------------------------------------------- 
Added supporting file for LNL.2470.84

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt
OneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9f84d749b9ceebba2765404f7a69bd0b1e58cb30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:43:26 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2470_84

Hsd-es-id: N/A"
Original commit date: Wed Dec 6 11:26:04 2023 -0800
Original commit hash: 7ae3136947b7f6d90dab5410c495c84dd6fb84b9

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ae71f881b18912897aef4768d3966c6fd145172b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:43:05 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.60.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019171788
Original commit date: Tue Dec 5 11:47:03 2023 -0700
Change-Id: Ibd2fa1942f873880f4b3b86220bf841726988d66
Original commit hash: d055b8231270fdc0ee7a0eb3b855459f81967270

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: bae62ad3cc837dfa99fe7c52a7e3495c55ef114d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:42:47 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.6

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Dec 5 17:51:35 2023 +0000
Original commit hash: 0438cc245850ac23b66f200feaac51caf4e555a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d0fa0eda8951593c688923c6e11fef25a7212e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:42:29 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Power Meter data update II

[Feature Description]
Update the tuning of the DDRPHY/DRAM power meters for ES2
Adding additional Freq point - 7200,
Use existing attributes already used for 7467

Package/Module: ClientOneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 13011440920
Original commit date: Tue Dec 5 16:22:04 2023 +0200
Change-Id: If77ff61e813ff5f864b0f9136b24cc72a06227a0
Original commit hash: 84cfdfefca0219f32bab8b628d443b2d84ae6e4c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerMetering.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerMetering.h

================================================================================ 
Commit: 219b4d19cf96ea8dd24ae1a9a566d44baa5a6b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:42:10 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.5

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Dec 5 11:11:35 2023 +0000
Original commit hash: 5d5c9f1290b2949a0ce4347e97c04339ded992c8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 4e0123727597a525cbd9d4fb9d87cfe36db32c46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:41:52 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Power Meter data update

[Feature Description]
Update the tuning of the DDRPHY/DRAM power meters for ES2

Package/Module: ClientOneSiliconPkg/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 15014821914
Original commit date: Tue Dec 5 12:59:39 2023 +0800
Change-Id: I4dc7b41667628d2656dcc5115770bf6d508e128a
Original commit hash: 12b5b136846cb29664e6ead91c081013ca8ef56f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerMetering.c

================================================================================ 
Commit: a789733fbb44817d4c322636da1c83553b34a8d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:41:32 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.4

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Dec 5 05:30:58 2023 +0000
Original commit hash: 845d8ec1848633ee98b10c6c1eabb931db77abf8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 7dc7c88f288041b6fe8348ca447a2403ee74fffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:40:54 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Dec 5 03:30:03 2023 +0000
Original commit hash: 6c632ee7aad7f78834ae35c428dd2b6e0c621915

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 804c8db6cf70a826a96be1734d0ec5d88bc42b55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:40:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] PORT from MTL: Refresh cmd sent during io_train_rst assertion

[Issue Description]
During MRC clean memory/scrub memory flow we have refreshes enabled.
Also, during this training the io_train_rst in DDRPHY is toggled
periodically. During one of these toggles MC sent a refresh cmd, which
the DDRPHY was unable to handle due to the io_train_rst being asserted

[Resolution]
Disable io_train_rst toggle during memory scrubbing flow

Package/Module: MemoryInit

[Impacted Platform] ALL

Hsd-es-id: 15013929096
Original commit date: Mon Dec 4 16:14:05 2023 +0800
Change-Id: Ib679633bd2e0709b5c59a9304093ae923bf1e728
Original commit hash: 9d3b1b35d2668c0b18587848d32f7164cd9b7830

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcIoTest.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h

================================================================================ 
Commit: be9a8e05cefbc966812a50f0aac63ec6cd72e630 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:40:11 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.2

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Dec 4 23:42:44 2023 +0000
Original commit hash: 1a948a849113243bd19ee56d9af37cda5c48d14f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: cdfe1dd0d9437efcffd950ea56a8f04be1d3cf2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:39:50 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from (n+1): Update default statistics collected

[Feature Description]
LNL Porting Notes:
- Rearrange MrcStatisticsInitAndPause() calls to be after after debug
msg open.
- MRC_JEDEC_RESET_COUNT to be counted in Green implementation
- have separate Blue and Green GetSet call stats

The default statistics, their meaning, and where they are collected are:
- MRC_READ_CR -- count of CR reads: MrcReadCR64() and MrcReadCR().
- MRC_WRITE_CR -- count of CR writes: MrcWRiteCrMulticast(),
MrcWriteCR64, MrcWRiteCR(), and MrcWriteCR8().
- READ_CR_TIME -- time spent for CR reads: MrcReadCR64()
and MrcReadCR().
- WRITE_CR_TIME -- time spent for CR writes: MrcWRiteCrMulticast(),
MrcWriteCR64, MrcWRiteCR(), and MrcWriteCR8().
- MRC_CACHED_READ_CR -- count of cached CR reads: MrcCrCacheRead().
- MRC_CACHED_WRITE_CR -- count of cached writes: MrcCrCacheWrite().
- MRC_CPGC_TIME -- time spent on bus training using CPGC:
TestDataEngineTestStart(), TestDataEngineTestDone(),
TestDataEngineTestStop().
- MRC_MTG_TIME -- time spent on bus training using MTG:
TestDataEngineTestStart(), TestDataEngineStartEndlessTest(),
TestDataEngineStopEndlessTest(), TestDataEngineTestDone().
- MRC_MRS_TIME -- time spent waiting on finite state machine to burst
program all relevant MR registers: MrcProgramMrsFsm() (blue and
green; green has no real implementation).
- MRC_MRH_TIME -- time spent in mode register handler: MrcRunMrh().
- MRC_FORCE_RCOMP_TIME -- time spent on force rcomp: ForceRcomp()
- MRC_WAIT_NS -- Various MRC delays, sum of arguments passed
to MrcWait().
- MRC_JEDEC_RESET_COUNT -- count of JEDEC resets: MrcJedecReset().

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 15014720497
Original commit date: Wed Nov 22 19:41:41 2023 -0800
Change-Id: Ib0e2460d20aa86e4096510e309e764db17a0ce23
Original commit hash: f3ddded38a16e5f122d8c2443c00417584169c79

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandlerPrivate.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/TestDataEngine/TestDataEngine.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcReset.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcStatisticsTrackerConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUtils.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoUtilsPrivate.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApiPrivate.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLib.inf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: c7f8c60767781ff20d52159a6ece03c76bf3ebfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:39:27 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from (n+1): Add GetCpuTimeMicroSec() functionality

[Feature Description]
LNL Port Notes:
- GREEN_HAL_FUNCTION attribute only needed for function prototype
- MrcOemGetCpuTimeNanoSec() in Green already returns UINT32, no need
to explicitly cast it
- ommit change MrcOemGetCpuTimeNanoSec() in minibios to return UINT32

Add new function to get time, in microseconds, elapsed since an
arbitrary point in the past. The arbitrary point in the past is not
ensured to be consistent if there is a reboot or if it is run on a
different processor (IA core vs. microcontroller).

Elapsed time is a 32-bit value which provides more than 70 minutes of
time which should be sufficient for MRC.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 15014720494
Original commit date: Wed Nov 22 18:03:51 2023 -0800
Change-Id: I5676b742157bc61bf95f12ae0fdf91c45e5edf3e
Original commit hash: 7b8cad846d7a09a39fb64d39b021e78f4dedbd07

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/MrcOemPlatform.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MrcOemPlatform.c

================================================================================ 
Commit: bc08c010596cc6c720a5203d7c5dac1e5bd2be54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:39:05 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from (n+1): Refactor to use a null implementation when stats

[Feature Description]
LNL Note:
- Fix build failure when calling MrcStatisticsEndCallTablePhase in
Blue/Green call table loop using #ifdef MRC_DEBUG_PRINT

Previous design strategy was to use macros that would expand to nothing
when stats were disabled. That proved unfeasible while maintaining the
abstraction that the calling code should not have to concern itself
with whether the framework was enabled or not. As an example, consider
this code fragment:

`````
Status = MrcStatisticsAddToData (MrcData, SOME_STAT, 3);
`````

when the framework was disabled, the preprocessor expands this to

`````
Status = ;
`````

And that is clearly invalid C code. Attempting to fix that by having
the macro expand to `mrcFailure`, for example, also fails. This
statement

`````
MrcStatisticsAddToData (MrcData, SOME_STAT, 3);
`````

now expands to

`````
mrcFailure;
`````

At least one compiler will warn about "expression result unused."

Using null (empty) static inline functions for the framework resolve
both issues since we have real functions. Since the functions are
static inline, the compiler is likely to replace the calls with the
empty function body at the call site; this will result in no change to
the object code size and will not add any run-time overhead.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 15014720496
Original commit date: Tue Nov 21 15:32:35 2023 -0800
Change-Id: I95495e27e8350107148b63628de73aacedb76216
Original commit hash: 26f0b76baaaa53cecfc7ca164fc443be5ff6a844

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcStatisticsTrackerFramework.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 4a4a14875d346b2d1a1e0be629194961211e4245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:38:42 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from (n+1): Update doxygen comments for stats framework

[Feature Description]
Update doxygen comments to be more accurate, make capitalization more
consistent.

Details:
Work was done during reintegration of unit tests, but was removed from
that commit so that it would be more focused.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 15014720485
Original commit date: Tue Nov 21 15:03:28 2023 -0800
Change-Id: Ic13000d79199c72cab61006581dbb87ca7f84f4d
Original commit hash: 050168623b983399bdc3b3268055ec328399404f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcStatisticsTrackerConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTrackerPrivate.h

================================================================================ 
Commit: 5c5d794a55ff3247c19562e22c20e52d917a92b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:38:23 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from (n+1): Re-integrate unit tests for stats framework,

[Feature Description]
LNL Porting Note: Omitted VS proj changes to enable stats framework
by default in LocalStub. Due to the Stats unit test requiring the
stats API via the VS proj preprocessor, the Stats UTs will be
disabled by default.

Earlier commits disabled all of the unit tests for the statistics
framework. This commit re-enables them and addresses issues with the
tests. Many would not compile and some would fail after the recent
changes to the implementation. Additionally new unit tests were added
and a few errors identified were addressed.

Details:
Unit test was failing because an assert fired; however, in release code
the assert would be a nop, and code could have gone on to essentially
write to one or more "random" memory address. Details of failing case:
MrcStatisticsAddToData() called with a Key of KEY_COUNT
MrcStatisticsAddToData() called MrcStatisticsCustomKeyEnumToArrayIdx()
with a Key set to KEY_COUNT. The old MRC_DEBUG_ASSERT() caught the
problem, but in a release environment the code would continue and
return -1 or 0xffff_ffff (since it returned a UINT32).
Code updated to change return type to INT32 and return an explicit -1
if there was an issue; additionally in MrcStatisticsAddToData() there
is now an explicit check of the return value to ensure the return
value is appropriate to be used as a subscript (i.e., range check to
ensure the array accesses will neither overflow nor underflow the
second dimension of the PerPhaseData array. Removed a call and
associated implementation of MrcStatisticsIsKeyValid() which
presumably was meant to detect this failure mode, but did not have the
correct checks.

MrcStatisticsEndTimer() must handle two cases:
End of phase -- previous code handled this
End of generic timer -- fixed here
Code now looks at key to determine if it is a phase or a timer, then it
calls MrcStatisticsAddToData() with an appropriate second argument.

Unit test MrcStatisticsStartTimer_RecordTime() deals with this simple
case.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 15014720496
Original commit date: Mon Nov 20 17:14:38 2023 -0800
Change-Id: I410410cf7beaf286a5912ed316293090c7e988d9
Original commit hash: 93d0a89ae361c1b07d5ee2f309ccbcf8b86586ad

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcStatisticsTrackerConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTracker.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcStatisticsTrackerPrivate.h

================================================================================ 
Commit: b92b96f2767572450cc67b5c07d514e771115816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:38:03 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.59.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 05:40:29 2023 +0000
Original commit hash: 9740792ac3e4cf73dcb0e2e30403555ea15bac06

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2474d1ad8c3c9a62315488bfb7ad1986394a03a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:37:21 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.59.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019124413
Original commit date: Wed Nov 29 16:27:47 2023 -0700
Change-Id: Ifadc5c213265cd84609265c68a6bec1276efbc18
Original commit hash: e1105d46b850ce02df0b3437a1fc2973a0b982c0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9b08674015912cebbebc3271981dbf5944ce8d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:36:59 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2470_83

Hsd-es-id: N/A"
Original commit date: Tue Dec 5 14:35:29 2023 -0800
Original commit hash: 1ae866fa3ced48a991da0d838512e2b15c1a5df1

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fab75f48e6151b0abb89d43a0a71f0b32f03beb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:36:41 2023 -0800 
-------------------------------------------------------------------------------- 
Update VERSION_MINOR = 82 (daily build will increase to 83)

Original commit date: Tue Dec 5 14:26:51 2023 -0800
Change-Id: Ibf3b46e797ec28e4d2d842e5187d07b9c7ade1e5
Original commit hash: 6309a9ab9db02286ccecc65bf2c99c4838664e63

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3e881a70db17011e6a41e064bfcf47e977bf00c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:36:22 2023 -0800 
-------------------------------------------------------------------------------- 
always clear tco_sts in smi handler

[Issue Description]
if tco_sts is 1, it is possible
that it kept as 1 without clear.

[Resolution]
always clear tco_sts bit in smi handler

Package/Module:
OneSiliconPkg/Pch

[Impacted Platform]
LNL

Hsd-es-id: 15014788449
Original commit date: Wed Nov 29 22:02:23 2023 +0800
Change-Id: Ic12f775f4d26aaf076dc21858b64b7ecdacf3c06
Original commit hash: a4be9ac51ae553698a655b6ca7200779d43bd0f3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c

================================================================================ 
Commit: 389669f12edcb880c7a23f6c20953dbc984fa386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:36:02 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.58.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019124413
Original commit date: Tue Nov 28 08:53:20 2023 -0700
Change-Id: I1ee2aaa28e8cd3b168434b673d88e62f580376e2
Original commit hash: ef08a3e6c5e806cf817cb74086d9c8231f18a496

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c380af512512afaaffbbdf57f0af880f4c23418b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:35:42 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.19

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 29 20:05:09 2023 +0000
Original commit hash: df10144e715c806cb7704b2e39950e6fc68098cb

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 14a95b409fabf9c58f5b10d20edd44590edfc8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:35:05 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.18

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 29 08:12:12 2023 +0000
Original commit hash: dc0f3b69325df02657e568041f1252d58f9cc9d3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: dd2861130db126eb8e75dc2cceffb0ff55d90160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:34:33 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.17

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 29 00:26:26 2023 +0000
Original commit hash: 55b4208f5963f5f44eed0dc90a1e270b57987c48

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ecb3bbaf107244f18a9534dad0ab0eded9fac7d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:33:58 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.16

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Nov 28 14:08:13 2023 +0000
Original commit hash: cee6e0d52e9faf4a8ad941ad8ccf51214e6ce7a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e20e6c22d735b947209fd8c35782d75262c67a61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:33:43 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] PORT from MTL: clean training Error Macros & unused str

[Feature Description]
Clean up unused code to save code save space and improve code quality.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform]
All

Hsd-es-id: 15013929088
Original commit date: Thu Aug 31 14:43:22 2023 -0700
Change-Id: I53d2963f81443faf358c2c5db1acfafc49abd789
Original commit hash: 5c465781c8824667190d2d7b7f4facfbb5e43094

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c

================================================================================ 
Commit: 909efe02dfe9c4222a68bbc5f064cbacd146d33b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:33:27 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.15

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Nov 27 21:52:02 2023 +0000
Original commit hash: 3415cd7292e4b07af201b09bf342ff14cd823b69

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3288a3c46dbf3784037d9af34e2e9e3ce0eba49d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:32:55 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.14

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Nov 27 13:38:57 2023 +0000
Original commit hash: 613a44dd4e856cf50f1e7355b8418aee06d4dba3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 10acc06f9849446a279ece96fc7f9f463782f68e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:32:25 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.13

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Nov 27 11:34:32 2023 +0000
Original commit hash: 4cdf6412fcf9cbca63f23e5a232c1c98d4962c7f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 15412d70c0dc88996c144308e7c43eff63843670 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:31:54 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.12

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Sat Nov 25 06:31:54 2023 +0000
Original commit hash: 3dec6adde8f0fda8572be17ece09a4429c5e0eac

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 6d1b6051279e1196b9736c7541a9e1c2ce1ec592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:31:20 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.11

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Nov 23 06:12:47 2023 +0000
Original commit hash: 1b075d489a553834fcc20b759bcb36bc892060e2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: baf423f88600ea471d200483ac597786dcbb9104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:31:02 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] PORT from MTL: Refactor MRH FSM Rank Mask Creation

[Issue Description]
Current Mrh FSM Mulitcast detection is duplicated in
MrcRunMrh and MrcGetSet function
Current Mrh FSM Rank Mask code should be broken up
into individual functions based on technology

[Resolution]
Create a generic Mulitcast detection function that
can be called from various locations
Create MRH FSM rank mask functions for each technology.
Keep these functions within MrcModeRegisterHandler.c
since they are not based on Jedec and its chip specific.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 14017962087
Original commit date: Mon Sep 18 14:12:12 2023 -0700
Change-Id: Idfd9ae9313714ad99da5a63e7ec610c5d9556c79
Original commit hash: 7440eeea71c15f8bbe56634214526e3a82eeb4ea

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h

================================================================================ 
Commit: dc23f186670b21a0ea5d00203a94c9da2ac3e2f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:30:44 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.10

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Nov 23 04:24:07 2023 +0000
Original commit hash: fc1f26fdf6f898e6453eadbbafd2dd1425d68a0d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 345a4c889961a4827b98592b61d75b97e23e68dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:30:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.9

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Thu Nov 23 01:52:38 2023 +0000
Original commit hash: 159723b304a73fd4fbc31ff6a31477bd0f0389f7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 33e5efc0fb9b162ed369bee09ceaae1018a2ffb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:29:55 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Update Memory Address Decoder

[Feature Description]
WW46 update/fixes

Package/Module: OneSiliconPkg/Ipblock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 15014731347
Original commit date: Wed Nov 22 13:56:48 2023 +0800
Change-Id: I9b9e40c2ee73495fc043a75ed6dfe8e1e3d306ad
Original commit hash: 23ac92c4948e0db925e836e74c01652e6ca72b19

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiDxeSmmMemAddrEncodeLib/decoder_functions.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiDxeSmmMemAddrEncodeLib/decoder_tables.h

================================================================================ 
Commit: c1409031d1826a0472814b61014ffbf5f8e9711a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:29:40 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.8

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 22 20:57:43 2023 +0000
Original commit hash: 1e59079fb31fdcfc1bf9f058e681911e70a3aeb3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8a3afd60d1f13c3cfbd1f80739a3f39688766fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:29:09 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.7

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 22 14:44:30 2023 +0000
Original commit hash: e082f937fa1b92d7d41d2678609d2f54016ad26b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2a2f07cd3b2677dfb5f88dd2d41c90c2af4bb141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:28:53 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Read ODT implementation

[Feature Description]
Implementation of Dram ODT for LP5 - call MrcCompOffsetTraining()
with OptRdDqOdt parameter.
The feature can be enabled for 7200 and above.
The default value is good enough,so EV recommendation is keep
this feature disabled at least till we get new data from B0.

Package/Module: MRC

[Impacted Platform]
ALL.

Hsd-es-id: 13011405587
Original commit date: Mon Nov 20 12:09:53 2023 +0200
Change-Id: Ife9b8b9384b060f6044deed3d6585020486277ab
Original commit hash: b29383d8e250dd0fa7f5f507e6fda27318650f62

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: 6f3ef1782b5b823f7dfc06228b923975c1e0e5af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:28:37 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.6

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Wed Nov 22 14:10:30 2023 +0000
Original commit hash: 15e5bd61ac3178aca312ae75919e8a5cd916b834

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d52679fe8a50dec98d6aae091d896fec5ad30ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:28:23 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Advanced Trainings Update according to EV tests

[Feature Description]
Update MRC Advanced Training code according to EV recommendations:

1. Run Read ODT only on frequencies 6400 to 7467 (inclusive)

2. Change location of MrcWriteEqDsTraining() and MrcLp5EmphasisTraining()
in the Green call table.

3. In MrcTxDqTcoCompTrainingAlgo():
- In Late Training mode call :
-- Remove WriteTimingPerBit1DCentering() from inner re-center loop
-- Change order in final recenter between WriteTimingPerBit1DCentering()
and WrVCentering1D().

4. In MrcReadDFE():
- Run RdVCentering1D() instead of ReadTimingPerBit1DCentering() in the
re-center per DFE change loop
- Change the order of Voltage/Timing in the final Re-centering.
- Add check that if the Margin that we receive is 0 return Failure on training.
- Use LoopCount 15 for GetBerMargin().
- Move SetupIOTestBasicVA before GetBerMargin() since loopcount was overwritten
by centering function.

5. In DramDCALp5Training()
- Remove call to MrcRxDqsDcc().
- Add check that if the Margin that we receive is 0 return Failure on training.

6. In MrcLp5EmphasisTraining()
- Disable ReadTimingPerBit1DCentering() in the inner re-center loop.
- Increase by 1 loopcount of RdVCentering1D() in the inner re-center loop.
It will increase by 20ms the total execution of MrcLp5EmphasisTraining()
per SAGV point.
- Add check that if the Margin that we receive is 0 return Failure on training.

7. In DimmDFETrainingLP5()
- Add check that if the Margin that we receive is 0 return Failure on training.

8. In MrcCompOffsetTraining()
- In the calculation of CompOffsetMax take the max value between CompUP and CompDN
on WriteDS calculation.
- Use LoopCount 15 for GetBerMargin().
- Move SetupIOTestBasicVA before GetBerMargin() since loopcount was overwritten
by centering function.

9. In DimmOdtTrainingLP5()
- Disable the Optimize mode (do not run convolution).

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 13011379108
Original commit date: Tue Nov 14 15:29:10 2023 +0200
Change-Id: Ib963b809766463e7fc4098428d2b17c2444035de
Original commit hash: ff53aa2e44031480d608ce9c003a5d5651f0eb05

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: aa0129207787378743ee30305180352cbae9bee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:28:07 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.5

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Nov 21 07:00:02 2023 +0000
Original commit hash: c8ba47bf65480b896601532f9fa749406919042a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 05b87aba14f843024a2d00a782de5199e9d8c5a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:27:40 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.4

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Tue Nov 21 04:24:02 2023 +0000
Original commit hash: bcbb17a5489aafb8121afcd14591c4a285256801

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 94755aaac81e60d4ad3ee2a9bd1b60cb0b1c393f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:27:27 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Disable Periodic DCC

[Feature Description]
Disable Periodic DCC as part of DdrioFinalize.
The following CR's must be cleared:

DDRDATA_CR_WCKDCCFSMCONTROL.updatetcocomp
DDRDATA_CR_WCKDCCFSMCONTROL.laneen
DDRDATA_CR_WCKDCCFSMCONTROL.ranken
DDRDATA_CR_DCCFSMCONTROL.laneen
DDRDATA_CR_DCCFSMCONTROL.ranken
DDRCCC_CR_DCCFSMCONTROL.laneen
DDRCCC_CR_DCCFSMCONTROL.ranken

Set DdrSafeMode to DDR_SAFE_DCC.
Remove DDR_SAFE_DCC check when programming EnRankOvrd and RankMap
during PhyInit.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020951851
Original commit date: Sun Nov 19 13:09:32 2023 +0200
Change-Id: I1c75d88c02e98510608aa5600e748d539e433693
Original commit hash: be1315615ec93a2e5bbef752b894175862d71ccf

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 75c22e8f90b1d2d6d04310d404a30cb40011c452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:27:13 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.3

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Mon Nov 20 23:46:00 2023 +0000
Original commit hash: 7ed195e6d66e08baaf6a477c2cebef48adeb347c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c5e7fc55c53376ee5826f7262bb60058f3925eb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:26:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.2

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Sun Nov 19 09:54:15 2023 +0000
Original commit hash: a7d92ce07efc30a3fb7c3527c8ff51dd3bf73942

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 29843b0cdf3692b2cbd766bfdab8c78d90abea46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:26:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL | LP5] Send ZQLATCH As MPC_SERIAL Command in DVFSQ

[Feature Description]
MPC_SERIAL is needed for Zq Latch in DVFSQ because regular MPC command
violating the ZQ latch time in which the command bus should not toggle.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 18035058013
Original commit date: Wed Nov 15 11:29:12 2023 +0200
Change-Id: I1849768aa780f9ff912dda42814170341cf38938
Original commit hash: 8c9ae8ba29067213cb0b21047750cf47d089e799

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h

================================================================================ 
Commit: a49d946fb769003e54763b7c99ecd3e41c71198f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:26:20 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.57.1

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22014478540
Original commit date: Sun Nov 19 07:40:47 2023 +0000
Original commit hash: 08ce5d185ae7a3ef9e85f125bdee8c360c480d32

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2f92295264f61f99107ae2c918de334361055b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:26:07 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-B0][MC] Send PREALL Command Before REFab

[Feature Description]
Based on Jedec spec and MC arch request, PREALL must
be sent before REFab to close all open pages.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 13011367240
Original commit date: Wed Nov 8 13:15:01 2023 +0200
Change-Id: I5496cf457f2027d0c48809833e478bdbe8d726b6
Original commit hash: 8b9848b2a8971304d9f1f3dbe97b2f8d4d75d95f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: f42a57bad4d0669ca07b7a70d2c16874c51e8a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:25:53 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.57.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019109451
Original commit date: Fri Nov 17 14:41:48 2023 -0700
Change-Id: I130e36fbed837fe822677b3b65ca53fc926479fe
Original commit hash: 1fc6fb6f06ca05c7c6a2e68a25543900605dea12

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b7c5b777ad97c46a99fd54673412b58a53a0ed73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:25:39 2023 -0800 
-------------------------------------------------------------------------------- 
Update in VR spec for ww47_23

[Feature Description]
Added Board Id check along with A2 check

Package/Module:LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 16022635423
Original commit date: Thu Nov 23 19:42:43 2023 +0530
Change-Id: I2d66b80ca211abbb4d16f70fed901d038ab758c5
Original commit hash: 3a7d9bfb2bb5ff8358df8165554bdb8c4d9fea31

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
LunarLakeBoardPkg/LunarLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: fdcc0c312133656920d86d0136240419aa0ac871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:25:26 2023 -0800 
-------------------------------------------------------------------------------- 
VR spec Update for ww47_23

[Feature Description]
VCCL2 ACLL= 40mohm for external
VCCL2 ACLL= 50mohm for RVP & PPV

Package/Module:LunarLakeBoardPkg
OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16022611693
Original commit date: Mon Nov 20 15:45:56 2023 +0530
Change-Id: If7b7fd9ba2d5b19474143914d56bf8c85d7438b1
Original commit hash: 965c6491f02552a9ba06dc89913b4b3944054d33

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
LunarLakeBoardPkg/LunarLakeBoards/Include/LunarLakeMRvpBoardsConfigPatchTable.h
LunarLakeBoardPkg/LunarLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
OneSiliconPkg/Fru/LnlCDie/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f2f747863048d220b9c8406a21fb907553e85010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:25:10 2023 -0800 
-------------------------------------------------------------------------------- 
[TCSS] UCSI 1.2 - 2.0 switch to support both Win10 and Win11

[Feature Description]
For the UCM driver to not Yellow Bang during the boot on Win 10,
one of the platform ingredient/s shall limit the sizes of the two
commands to remove the new fields to imitate UCSI 1.2, and on Win11
the same ingredient/s shall not restrict those commands to work per
UCSI 2.0 specification. On Win11 it was requested to
implement the _DSM function 5 to differentiate if platform does support
UCSI 2.0 truly. However, OS does not call _DSM when resume from
hibernate shutdown. In that case, user may remove power after
hibernate shutdown, then it is G3 for next boot. EC can not save data
in G3 case. To achieve that the platform ingredients have to be
enlighten on the operating systems running by user selection,
UCSI 1.2 for Win 10 or UCSI 2.0 for Win11; which meant a BIOS boot time
switch to share the platform preference to EC.

Package/Module:LunarLakePlatSamplePkg, EcFeaturePkg

[Impacted Platform]
M

Hsd-es-id: 14020913534
Original commit date: Tue Nov 14 17:53:33 2023 -0800
Change-Id: I9e144ef3e2ff5a27e2384d555c61958e5ca2fe27
Original commit hash: b5918aa35eeb664268ccab58c41f8ebc449ffa75

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
LunarLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
LunarLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
LunarLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 48810938aa3fb13fc6c322d645afedc222b0edb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:24:54 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2470_80

Hsd-es-id: N/A"
Original commit date: Tue Dec 5 13:39:00 2023 -0800
Original commit hash: dc4b194a67063bd9123e99da84f25203e2892f1f

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 740e3e6c2772462c58757a78b4fd5b7d7517f733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:24:41 2023 -0800 
-------------------------------------------------------------------------------- 
Update VERSION_MINOR = 79 (daily build will increase to 80)

Original commit date: Tue Dec 5 13:29:30 2023 -0800
Change-Id: I58665de469ec1aa0c92b5d769ca34c7c7015b129
Original commit hash: c5499a0dde49633b191676154d3b0dc6b2069b8c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 19b4d8a91ff1b66575b43d85c131aee300509a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:24:27 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2470_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 19 15:02:26 2023 -0800
Original commit hash: 4de8682a68bad157f44d2c05231e989bc4732f84

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 613ea30c7f0737e5a84087d4fa03f9fa52a01af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:24:14 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2466_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 18 15:08:35 2023 -0800
Original commit hash: 499535e23504359c15f4921cfeb521e5612dde3f

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7a8d4b173b2022bde5a30583d357b03674dc4d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:24:01 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2465_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 17 15:06:00 2023 -0800
Original commit hash: 5dfd9903ad20987350c772c71d8321ad8fd81d3c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 530d9ea0ab6c761b37bab08bac1ed67caa3bf4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:23:47 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.56.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019109451
Original commit date: Thu Nov 16 12:29:17 2023 -0700
Change-Id: Iec05baf76d6dcdf5f0751458e481f767addebfd8
Original commit hash: 311a1d7688d00175ac9f53a7b1ca4e95bd8d5062

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 47d281b492321c394cc24a4cba5c6349bd582b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:23:32 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.18

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Wed Nov 15 22:01:06 2023 +0000
Change-Id: I67ab4204bb11194a90b80dded06bfc14bfda0a18
Original commit hash: e4331a29fb102bca28702a16003642cf974fc3f1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 89e3249b6e0f2ed4cf267b76507ce14dbbbab869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:23:00 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.17

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Wed Nov 15 01:35:42 2023 +0000
Change-Id: I28042322bf180f8db7d115443605424f1956d02f
Original commit hash: 6605531dab54dfaa89d417fa51f03f0a839ed676

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5e9e21bfbb2601831d2adc9792b3e65085d02afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:22:43 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Change BwSel Calibration to tune BwSel per partition

[Feature Description]
Current BwSel Calibration finds a common CbEn / BwSel for all DLLs,
by looking at COMP partition results. This can cause DLL failures
as some DATA/CCC partitions need a different optimal BwSel value.

New flow:
1. Gather DAC code values from all DLLs (COMP, PLL, Tx/Rx DATA, TxCCC) for all possible Cben/Bwsel values
2. Find the optimal common Cben value that ensures the largest passing Bwsel window across all DLLs
3. Find optimal BwSel value per DLL
- Use current PHY temperature readout for the temperature coefficient
4. Distribute the common Cben and per-DLL BwSel values

Empty partitions are skipped and not used for Cben / BwSel selection.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020775775
Original commit date: Fri Nov 3 21:16:24 2023 -0700
Change-Id: I7e1389925c0d6b8d0b985127d8894946b9c86b8d
Original commit hash: 7746f1024a3c32c6c3ad5721e2ab880ccbc0a0a2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcManagement.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcBlueGreenCommunication.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcApi.h

================================================================================ 
Commit: 7ad4698ee26ca91d47d33fd8010c8dc7d5b6147e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:22:27 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.16

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Tue Nov 14 22:26:10 2023 +0000
Change-Id: I2c496ccc8955e53757abe98ff72ec83a1ca48869
Original commit hash: a2117ad39c8509e8dd4ccfe91a935b2f6b44596e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3ee5baa6e25c86c6dac95fa15699a1e3fa3849a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:21:52 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.15

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Tue Nov 14 21:33:20 2023 +0000
Change-Id: I1166315dd447cfa02c7375374c21ec3ca0d70fae
Original commit hash: d92ded7c23f6e6b323a2966ad66623e92c68983e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: fe6b43bf7f0efae92d00f4f9675cb444cda7e862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:21:38 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] RxDqsDcc flow update for initial VOC value

[Feature Description]
RxDqsDcc calibration programs initial VOC value of 16
(middle of the range) at the beginning of each rank loop.
This should be done before Rx is opened for continuous strobe toggle
mode, as VOC value may not propagate properly when RcvEn is forced ON.

Skip LockUI rerun at the end of RxDqsDcc - this causes sporadic failures

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020869797
Original commit date: Mon Nov 13 22:36:58 2023 -0800
Change-Id: Ia796953203cf1f6e31b5c7efc7a046194a8aff37
Original commit hash: 8c61c2b2eb100e9fec2347eba30d43da18d0846c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 445ab04576a5f13166e41b91c2c8b707b2c438e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:21:24 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.14

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Tue Nov 14 18:11:23 2023 +0000
Change-Id: I5b0876223e9a4cd732d998f3d08cdbc08d1416dd
Original commit hash: 7fd5e46f435b7db5f1564a17d58dd434fd68a17d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b99d10fc39b1bcae2a394a86a4e43403af2a85b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:21:11 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] DRFM Configuration Update to Generic MRH Command for MR75

[Issue Description]
MRH engine cannot access MR's above MR63, as the MR number is clamped
at 6 bits. Hence RH code is unable to program MR75.

[Resolution]
Use Generic MRH engine to issue MRW1/MRW2 command, to write MR75.
Also fix the issue where only even channels would have MR75 programmed.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] all

Hsd-es-id: 22018908365
Original commit date: Tue Sep 19 15:39:35 2023 -0700
Change-Id: I5eb5de1c668820e124161bfe59f0ade53ffb7181
Original commit hash: d0a79b01e413e7756d8638d659d500679cee30f0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: a3619cda74d2d9e5af6fc638a1246e9c3a93c581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:20:57 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.13

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Mon Nov 13 13:21:33 2023 +0000
Change-Id: Ifaffb5b75cfa0b8fac9c743bff799d9f9ca027a9
Original commit hash: 7f7bbe060ad0afb0b02f58bfcf414752d968512b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: ad4b52493a8b90557b7272d9837333274b140a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:20:43 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Changed umwrtc CTE range

[Feature Description]
Changed umwrtc cte range since the feedback is not frequency dependent
in cte for this training.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] ALL

Hsd-es-id: 13011373681
Original commit date: Sun Nov 12 15:03:08 2023 +0200
Change-Id: I1d4fbf572e41e2571cd5f2c8cdec1669913ee720
Original commit hash: 069161d3ad28ba1348a3d77147bf4323db390ef4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: ab8407a9a85d7523efadc784958bdaa147ce5db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:20:26 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.12

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Thu Nov 9 17:01:04 2023 +0000
Change-Id: Icceba8ac113968520aec64bfd8aad8d31a0f7ea8
Original commit hash: d43103a56c21154df4cfcab27e03aab8c30833c1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9c4afccb0daf31e69f6e8bf5b1d9eb6f0bb140f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:20:13 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Write Drive Strength training

[Feature Description]
LP5 implementation of Write Drive strength training.
Enabling Write Drive strength training as default for Freq 7200 and above

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 13011363647
Original commit date: Mon Nov 6 12:32:25 2023 +0200
Change-Id: Ib20786c7187854584bd42a9ce31d5a7798d320ee
Original commit hash: ad85e9cad43bf13ce99ed91dc7fcd3d593dab68f

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: 95f4578b1e5b38ecac0a372d226214d8c999ad7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:19:59 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.11

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Thu Nov 9 09:20:36 2023 +0000
Change-Id: I1f9e62b674ebb7d63720c508144416d0e382c8fa
Original commit hash: b866a984748ade4c2dbca68432af8333cb9e0774

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 99e448e82b54022a4504b93fcd10942f1a2a9705 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:19:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.10

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 23:02:52 2023 +0000
Change-Id: Iccb49f92d7e613e99343b911203439bbaef3e6bc
Original commit hash: 870ad8a9f6c25083cfb8fc3907d9c935d9217a39

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 1c079b57d8a513884a472acaa0d67d2f02a966c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:19:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Temperature read from SOC

[Feature Description]
MRC should be able to read the SOC temperature during training.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 14019562256
Original commit date: Wed Sep 27 13:06:55 2023 -0700
Change-Id: I2c3d247bd26918dcd967663f9be60048f37cc73f
Original commit hash: abf961eeff7612e356ad08365d5f77b24375f5ab

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcGeneral.h

================================================================================ 
Commit: f070658de6aa46e031725def38221dcbbbb51b22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:19:20 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.9

[Feature Description]
Updating MrcVersion.h and ReleaseNotes.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 21:18:41 2023 +0000
Change-Id: Ic30203e745db11f1b250a13fbae50e0b0513a9a7
Original commit hash: 16c35caddbbce7d060784e3d2da56fe11f4abb48

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 6a04a104180fff4313cd124b815cf1a302dbba26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:18:50 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h, ReleaseNotes, and Green binaries.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 09:10:46 2023 +0000
Change-Id: Ic03a9ad10934b424a225ba6edfc943863b12d854
Original commit hash: 2a3dc30a1533c23603132bbd77b30c9b8d2b52da

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 59f5c75a275b40c4cb4a25b25dbe9994320c223d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:18:38 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Write Major Mode default config is different from POR

[Issue Description]
About the default config of WMM, there is 1 diff in filed max_rpq_cas
{POR: 8, default: 4}

[Resolution]
Change max_rpq_cas to POR value 8

Package/Module: MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14020536333
Original commit date: Wed Oct 25 12:01:41 2023 +0800
Change-Id: Ia5761a39675db055d639626fd0815d9a10d033e4
Original commit hash: 59ab527794c3b4d1858dfbacbec64708f6ee1e4e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c

================================================================================ 
Commit: bff436d403859a94a95d8e5e37f3de6de35528ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:18:24 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h, ReleaseNotes, and Green binaries.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 06:59:06 2023 +0000
Change-Id: If2bd0f1267525c44f62d839dccf42bbc68296e28
Original commit hash: 72507d7251277c16f911a8ce5801722ac602bfc9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: bb6c3fd83da86a368b8c8e12d93c2cb512e0e85b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:18:11 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] PORT from MTL: Add CMOS Gear override when SAGV is disabled

[Issue Description]
CMOS Gear Ratio override does not happen when using CMOS hooks
with SAGV disabled

[Resolution]
Adding CMOS hook to Gear Ratio override with 2-bit values of:
00=Auto, 01=Gear2, 10=Gear4, 11=Auto
This CMOS hook will take effect when SAGV is disabled

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 14017817753
Original commit date: Wed Nov 1 14:05:55 2023 -0700
Change-Id: I236449b84ffb97947d00cc800555503f0ec65cf7
Original commit hash: d7081b0ea67488570b3eb3443f0ef3119bb5068d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h

================================================================================ 
Commit: db405b1fae3a8711885c6ac94968bd466161c1d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:17:58 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h, ReleaseNotes, and Green binaries.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 03:27:44 2023 +0000
Change-Id: I31c2f9b3e977e54b7e51e998fd1d039e1d25038f
Original commit hash: ade5cab189954fd6572e62e38896f5f92365cc0c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e82f8f65ecb2eec8c6e9dcfd684af2bc931b9d16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:17:44 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL M] Port from MTL: InvalidateRegisterOffsetInCache 64bit support

[Feature Description]
InvalidateRegisterOffsetInCache function does not account for
a register offset that is part of the 64bit register.
Clear the current offset and then search for the other half
of the 64bit register to clear out.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 14017179699
Original commit date: Tue May 30 13:50:15 2023 +0800
Change-Id: I12b5236d4979b9c7af72fe7ed90659b1bd1b2b8a
Original commit hash: f2eeb0b9617d8793726e6330210c1e6fb1a1a27e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h

================================================================================ 
Commit: a1e19daeb8280837ad495b5de0a28e2f2a84a02f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:17:32 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h, ReleaseNotes, and Green binaries.

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Wed Nov 8 01:32:58 2023 +0000
Change-Id: I93d8888656169f1ea7459b1937014d2687daf300
Original commit hash: 0a3ebce671b69411ec6144750ef030766086f214

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b053e6539050330f463357a19074838cf148cf53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:17:07 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Fix releasenotes script missing call command

[Feature Description]
- Release notes script missing "CALL" command when executing
Prep.bat preventing return to calling script.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020799865
Original commit date: Tue Nov 7 13:50:34 2023 -0800
Change-Id: If51621a0885409d32dc98a2aa4fabacfd209df35
Original commit hash: d1f966fb1e3ba102c58211049722788733cfccb9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5052ec231c056a835cb03b9c030faddeabed5e0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:16:42 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Tue Nov 7 12:45:40 2023 +0000
Change-Id: I79dc7845eb581763333a93fac4e067f0903f5ef5
Original commit hash: 1b51c9aef8a3b8e58d9d8c2b3280945b0935f5ea

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 491feb4df441a7851ce08bb7cb1d67686cc5a5c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:16:17 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018539372
Original commit date: Tue Nov 7 06:14:30 2023 +0000
Change-Id: I087f7ba9513591d0f26440aa302ec235499920e4
Original commit hash: 84a0b79d13f6414617ada273bddf1124c641b7ff

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e7e66e8c8a9b669ec18042d540d22cdae1f5d624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:16:02 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Missing tFC Delay For MR16 In Fast Boot

[Feature Description]
MRC Fast-Boot run failed on LNL-B0 MemSS CTE.
MRC doa test failed due to sending MRW command of MR13 after MR16
within time slot lower than tFC, as Jedec spec required for MR16.

Adding tFC after MR16 MRW in MRS FSM run (During Reset)

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 13011359346
Original commit date: Sun Nov 5 09:53:20 2023 +0200
Change-Id: I25a3f038dfba730c5cde45848948370606cfed75
Original commit hash: 75e293954a88aed3833cd26c45b907cfa6ed9bdd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: c47567bb53cdaf69b1652c08b1471b42cd59ce6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:15:48 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.55.0

[Feature Description]
Updating MrcVersion.h and ReleaseNotes

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 22018539372
Original commit date: Mon Nov 6 16:20:41 2023 -0800
Change-Id: I77b6e5fd63f87f796232905ebdcb82f126e62b32
Original commit hash: 21e2d5c395c654fc3e4a762a456a245ff890f498

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 316e7ee23cd418472c8266cd907b8bc420ca9bd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:15:33 2023 -0800 
-------------------------------------------------------------------------------- 
Add BIOS Vision Driver Device support for LNL AEP2

[Feature Description]
Contains BIOS Vision Driver Device support and AEP2 GPIO changes

Package/Module:LunarLakeBoards

[Impacted Platform]
AEP

Hsd-es-id: 16022308814
Original commit date: Mon Nov 13 16:13:39 2023 +0530
Change-Id: Id2a857557bda310491886684c5cbcc9881719bcd
Original commit hash: fad3bcb7c9d7110f3b0c26aea7c90d56fc124568

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/Acpi/AcpiTables/Dsdt/Lch.asl
LunarLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
LunarLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
LunarLakeBoardPkg/LunarLakeBoards/BoardVpdPcdsInit/Xep/LnlM/SkuIdLnlMLp5Aep.dsc
LunarLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
LunarLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: d8f707a4dcb2393a596980e7db2078853543a774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:15:17 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2464_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 16 15:06:11 2023 -0800
Original commit hash: fd4615774482878dcc4733ec0fef3e2b1473a4f8

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bb05940f17f8917a6ab1f6f412e4ebb140d083a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:15:02 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Add verb table to support SenaryTech Codec CX11970/CX11880 on RVP

[Feature Description]
Add verb table to support SenaryTech Codec CX11970/CX11880 on RVP

Package/Module:
LunarLakeBoardPkg/BoardSupport

[Impacted Platform]
LNL

Hsd-es-id: 22018945665
Original commit date: Mon Nov 13 01:19:39 2023 -0800
Change-Id: I2bbc7c14832d3028388433662249f2f092a83a71
Original commit hash: 4bf823ac5def977cd62f9e84b60fe93a0314e635

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardSupport/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e2c7acd766423f247f520c9fb8b7eab38078e606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:14:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] PSE OEM Provision flow without users request.

[Issue Description]
EOM flow is not executed when EOM on first boot is enabled.

[Resolution]
Add conditional to execute the EOM flow.
Clean up the redundant code to re-fill in the ConfigBlock
Default value with 0.

Package/Module:
LunarLakeFspPkg
LunarLakePlatSamplePkg/Setup
OneSiliconPkg/IpBlock/Me

[Impacted Platform]
ALL

Hsd-es-id: 13011366342
Original commit date: Tue Nov 14 15:09:00 2023 +0800
Change-Id: I179f8a2d80723100346cb53c81cd2260fa5dd64b
Original commit hash: f0a1dd9ec4dd07f62895e96d05cb13da910fce03

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
LunarLakeFspPkg/Upd/FspsUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
LunarLakePlatSamplePkg/Setup/MeSetup.hfr
LunarLakePlatSamplePkg/Setup/MeSetup.uni
OneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
OneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
OneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 5b5b31f8781cd64703dd35a693a6d991b34bcaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:14:20 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Integrate DisCo SDCA 2.1 Tables for ALC712 Codec

[Feature Description]
Update the existing DisCo tables for ACX ALC712 to the SDCA 2.1 version.

Package/Module:
Features/Audio/SndwDevTopologyFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 18034987325
Original commit date: Mon Nov 13 00:33:27 2023 -0800
Change-Id: I9a0d67e1a00fac541954898a44fb13589f1d0665
Original commit hash: bd72c33a3b4d1e42e5e1ee107dc0e83c57669c2d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/AggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/AudioFunction_1712_MIC.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/AudioFunction_712_AMP.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/AudioFunction_712_HID.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/AudioFunction_712_UAJ.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/HdaSoundWireConf0Alc712Swd1Af01.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/Peripheral_1712.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/Peripheral_712.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt07Ssdt/SndwDevTopologySt07Ssdt.asl

================================================================================ 
Commit: e882536663a38207f8e256d89274452282e07709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:14:07 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2463_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 15:04:48 2023 -0800
Original commit hash: 11cc53f239bdb9b63ecfe6d8d9d6fbbd442c6ed8

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a34b06c88aa2d0c23dcf4e4e8bf3413f1b78525e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:13:54 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Fix SpiSocLib issue

[Issue Description]
SpiSocLib use pei module SpiInitLib

[Resolution]
remove SpiInitLib dependency
from SpiSocLib

Package/Module:
OneSiliconPkg/Fru

[Impacted Platform]
LNL

Hsd-es-id: 16022486007
Original commit date: Thu Nov 9 22:59:19 2023 +0800
Change-Id: I7e9ba900162d8ec52ff092362d63d7784db306f7
Original commit hash: b859502c16363353d39c3ecd6d78267b646e3171

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
OneSiliconPkg/Fru/LnlSoc/SocInit/Dxe/PchInitDxe.inf

================================================================================ 
Commit: ce232d92a133129fd79659df41cf030eded19961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:13:40 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2462_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 14 15:06:34 2023 -0800
Original commit hash: 20c5d15f54ba43a2e04c543dce7c74893431fa6b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3094abcb48796bce34e8714ab58097139fafd2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:13:27 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2461_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 13 15:06:15 2023 -0800
Original commit hash: 959dffcd5e4be8e03761ce0f095edccfd0b62c76

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6fe893676534d4547d20aa7ed3c31f7531bac220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:13:14 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] EC: Enlarge ECMD stall time

[Issue Description]
In the CMDR check, the check loop is 5000 and the delay between every
check is 100 us. Which means at least timeout value is 0.5 second.
It may cause the EC FW doesn't have enough time to finish the
command processing.

[Resolution]
Enlarge the stall time from 100us to 1ms.
Based on the ACPI spec the largest Stall value is 100. So use Sleep
with least value 1, i.e. 1ms. With the loop 5000, it would make sure
the timeout of CMDR check would be at least 5 second.

Package/Module: EcFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16022519811
Original commit date: Fri Nov 10 15:47:36 2023 +0530
Change-Id: I5cb929e603515ffd23f519a1276e26db260da28f
Original commit hash: efea35643dbb3e33e1f0b2645fc9fa97163a8173

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBaseMethod.asl

================================================================================ 
Commit: d0ad023f18ae786e9291551e533f1b4b0aad0a5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:12:58 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2460_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 12 15:06:15 2023 -0800
Original commit hash: a64bfe40a87ca3fd7740fc2f7cd896dddb4f244e

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f2bc466a24ad3bc9810d3e7f1c961046c9a32b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:12:45 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2456_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 11 15:07:49 2023 -0800
Original commit hash: d06d7bdca56a57faf36e6d07641262ea288a0b10

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7bd2a8a911d73706dc24fa318c68919bbae7da3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:12:32 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2455_01

Hsd-es-id: N/A"
Original commit date: Fri Nov 10 15:07:25 2023 -0800
Original commit hash: a95941a6c0cc5ec10ca268a94e07e7d6efb0603b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9e9fb4ba4b14a92495f7395abff54fb9e18dd6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:12:19 2023 -0800 
-------------------------------------------------------------------------------- 
Imonslope & ImonOffset Mismatch corrected

[Issue Description]
Mismatch in pcode and bios values:
As values getting clipped off

[Resolution]
Corrected typecasting as range & resolution is changed for:
ImonSlope & ImonOffset

Package/Module:LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 15014284329
Original commit date: Tue Nov 7 12:25:37 2023 +0530
Change-Id: Ib1b9776a8162c1e95bc0db97c293eed3f60fd9f5
Original commit hash: 6c994897a8efdc61b2b2a02a05bff60b4656b5b2

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: bb6d172f0123ec1402a32fc975f8bc7e3c784f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:12:07 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Method used is coming as "null string"

[Issue Description]
Method used is coming as "null string"

[Resolution]
Updated string as "Clear with "00""

Package/Module:
Features/PlatformErase

[Impacted Platform]
LNL

Hsd-es-id: 16022453416
Original commit date: Tue Nov 7 15:57:59 2023 +0530
Change-Id: I316ac1567cf531839872d40f78e571c505a2eb03
Original commit hash: 6f7543753b0099fe8f1765176b8617dca92db9fe

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/Documentation.c

================================================================================ 
Commit: 27fea044d24d622ba5021cd8f2796cf9f408d94c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:11:54 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2455_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 10 04:01:23 2023 +0000
Original commit hash: 7640eee43bac2e4bd1278805262de0aa587f5cb0

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6f035c04034743fcc384aabcd12d34ba7e68500d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:11:41 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "BWG 2.23 Update"

This reverts commit 3de0cbaada1ba78684a7fef1a7023a297e531bb9.

(cherry picked from commit d11ee837e9f89d64c8332cb3ce5930b087854e99)

Thu Nov 9 19:54:31 2023 -0800
Original commit date: Thu Nov 9 19:54:31 2023 -0800
Original commit hash: 9e5c58942b00f1373b90711528fc1805436030c3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcie.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ed1de83f4a31ea06eae070ae9885bc88256fa41f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:11:27 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2454_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 9 15:04:14 2023 -0800
Original commit hash: 5e672774bffdde50f9a41007099a9d13241ed494

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 069f2f64764acdee21ebd139947467804db54916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:11:15 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Update Pch reserved resources

[Issue Description]
Wrong base address was provided for PCH resources above 4Gb

[Resolution]
Updated the base address to the correct value.

Package/Module:Fru/LnlSoc

[Impacted Platform]
all

Hsd-es-id: 14020574834
Original commit date: Mon Oct 23 14:29:18 2023 -0700
Change-Id: I00e06f18af6e93773ead997e32279a873976755e
Original commit hash: 2231d68ac644ee851b6d8dd475e9b7b3a9dde4a2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlSoc/Include/PchReservedResources.h

================================================================================ 
Commit: 8b8d9091edc8f5d62f1780dcb7936a13d43d4d99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:11:01 2023 -0800 
-------------------------------------------------------------------------------- 
BWG 2.23 Update

[Feature Description]
Disabled MEMBAR

Package/Module:
OneSiliconPkg/IpBlock/IpPcieSip17

[Impacted Platform]
ALL

Hsd-es-id: 16022115875
Original commit date: Mon Oct 9 14:31:51 2023 -0700
Change-Id: I57d7b7251d01c408e90c6b1f945d335e875602c9
Original commit hash: 93c2f3dae61496db98c5bf83d3c60979a85ea870

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcie.c
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7bdf43407a69b9e8d4707648bb04c0fbf3c40821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:10:48 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.54.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22019081885
Original commit date: Thu Nov 9 17:21:54 2023 +0000
Change-Id: Iaa7adcddecbacd9e515b6d796e6ded8dc7fc72ad
Original commit hash: f7f9ced6c1d456c42515439cba8ed9d0e2a4550b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: a302213bc70353df4e43e860c08f98450f591e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:10:35 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Reduce boot time while running Clean Memory flow

[Issue Description]
Clean memory flow defaults to Cold boot in MRC which
has a long run time

[Resolution]
Disable the cold boot override in clean memory flow.
Also reduce re-centering loop count in Pre-Emphasis training

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22019081885
Original commit date: Wed Nov 8 09:58:28 2023 -0800
Change-Id: I0c330a5c4b7ef705697050acc3ebd9c022163e75
Original commit hash: f264d4af998924698d797b678f6ffc4f92f20c11

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 386cb9fc7f0298a4d4b402c0c96fd698896b9a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:10:22 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-MX] Enable VTIO related BIOS setting

[Issue Description]
Enable VTIO related BIOS setting for
MIPI camera in BIOS by default

[Resolution]
Enable VTIO related BIOS setting for
MIPI camera in BIOS by default

Package/Module:
Features

[Impacted Platform]
LNL

Hsd-es-id: 16022418395
Original commit date: Thu Nov 9 20:35:07 2023 +0530
Change-Id: I5304d73b182607cee3d518c66bb78591b26e433b
Original commit hash: ed3e41807af91903ee36db81a470f63387a8fa41

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/VtioFeaturePkg/VtioSetup/VtioSetupVfr.vfr

================================================================================ 
Commit: a58483f19df180caf458a3257dcd9ea5208db85a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:10:06 2023 -0800 
-------------------------------------------------------------------------------- 
Updated correct enum structure

[Issue Description]
Shows wrong enum in BIOS setup

[Resolution]
Updated correct order for enum

Package/Module:
OneSiliconPkg

[Impacted Platform]
Lnl-M

Hsd-es-id: 15014543150
Original commit date: Wed Nov 8 18:23:09 2023 +0530
Change-Id: Ib3dd956ef603a457f26b330bde129e32cc253069
Original commit hash: 5964c536f5ff4fc12cfade97c235c53ce7f3ad50

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlCDie/Include/CpuGenInfo.h
OneSiliconPkg/Fru/LnlCDie/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 2038b95d5a5a968da0837bbc2ed3630684524a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:09:48 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Comment Mark Change.

[Issue Description]
Incorrect comment mark used (///)

[Resolution]
Correct Mark comment used (//)

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 13011368329
Original commit date: Thu Nov 9 12:50:26 2023 +0530
Change-Id: I24275d7a0167040c784e7052bebb64af1bb01dda
Original commit hash: 4fce370611c84132e30bbf1d30612fbc99ce0f02

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c

================================================================================ 
Commit: 690faa394057694753fa280f5f05f87754433e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:09:32 2023 -0800 
-------------------------------------------------------------------------------- 
[AMT][LNL]No connectivity in Sx

[Issue Description]
When the BIOS updates MAC address to IFWI, at the same
time CSME reads the MAC address but a few seconds earlier
because of which, the MAC address read is default and not the
updated one. This results in network connectivity issue.
(Network connectivity is lost).

[Resolution]
After MAC address is updated to the IFWI region,
a global reset is provided which makes sure by the time CSME reads
the MAC address, correct MAC is updated and read.
Maintaining a stable network connectivity.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 13011368329
Original commit date: Thu Nov 9 10:23:10 2023 +0530
Change-Id: I566d4741f2b38bea9e9dfa5fcdd5eb914b41c3bf
Original commit hash: 32f9493fd32180e92084968b10af96dc2a0da827

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 518f471351a0f4162199c0252d300bae31b1e1e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:09:16 2023 -0800 
-------------------------------------------------------------------------------- 
Fix GCS board name issue

[Issue Description]
the description for RVP4 board is TBD

[Resolution]
Change the description for GCS board to
LNL-M GCS RVP

Package/Module:
LunarLakeBoardPkg/Library

[Impacted Platform]
LNL

Hsd-es-id: 16022413703
Original commit date: Tue Nov 7 11:24:34 2023 +0800
Change-Id: I10f80ca627146af1b5e259a189d8e599f444d14b
Original commit hash: 718c489c1400af8135de57254e0f9a103a60cb5b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 502d0b709a4d36294cd6ecc4d00144475a316eea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:08:59 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][LNL][PCIe] Refactoring of LTR setup option

[Feature Description]
BIOS to change default value of "LTR Override Mode" BIOS knob

Package/Module:
LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14020667165
Original commit date: Tue Oct 10 00:51:12 2023 +0530
Change-Id: I03ea52a4b7699a78774d9a7fd3c6c7c6461c3459
Original commit hash: b2bc5e582a06147e220a00c4a4149a6b35af5ab7

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
LunarLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 07cc5dd8f7da145892967c9583181404f2949ab5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:08:42 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] RUCC Method usage in callers missed argument 3

[Issue Description]
RUCC method called with 2 arguments in AEP and GSC Board ASL codes and
it creates a BSOD issue with these board OS boot
Display Alternative Mode programming for RVP4 corrected

[Resolution]
RUCC method updated with 3rd argument properly in all callers across
source code wherever it was missed

Package/Module: LunarLakeBoardPkg, LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15014620245
Original commit date: Tue Nov 7 12:45:01 2023 +0530
Change-Id: Ief74c6c1be06b8e15a8050969a869ab18984b033
Original commit hash: 5b0f44675dd35b5ab6754f8305c328bc2f67fb0a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciLnlMLp5Aep.asl
LunarLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciLnlMLp5Gcs.asl
LunarLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciLnlMxHmpRvp.asl
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
LunarLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl

================================================================================ 
Commit: 3b7eda6238dc290a20647ca43daf708b89155b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:08:24 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2453_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 8 15:06:48 2023 -0800
Original commit hash: 687295c22122e84bd1c6cc1ee30015c26a5f3200

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 816098265f5ae158430b271dadeefa71c6d30974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:08:08 2023 -0800 
-------------------------------------------------------------------------------- 
Increase temp RAM size to 1MB

[Feature Description]
Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Package/Module: LunarLakeBoardPkg, LunarLakeFspPkg

[Impacted Platform]
LNL

Hsd-es-id: 22019077553
Original commit date: Wed Nov 8 09:51:59 2023 -0800
Change-Id: I194be4f0c4128bceb9a9ed10252b9a72dcdcc49a
Original commit hash: 851fd3d9a3b311f3fe53d5204b36e7019c62a2c9

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardPkgPcdInit.dsc
LunarLakeBoardPkg/BoardPkgPcdUpdate.dsc
LunarLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1a0364644224795aa52c1f38a88abe890d8a6403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:07:52 2023 -0800 
-------------------------------------------------------------------------------- 
Update in CPC4Object

[Issue Description] or [Feature Description]
When Rp feature enabled cpc4 object is not exposed as expected

[Resolution]
Updated CPC4 object for Rp feature

Package/Module:OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 22019079589
Original commit date: Wed Nov 8 12:32:02 2023 +0530
Change-Id: I512803d8cd09b66f84a9e73beade0ccb92242db0
Original commit hash: 73afec6862315e5641d485d6c15b339620a5d17c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: ee70fb78d099901f610c96d722e7ad27bdbf5657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:07:33 2023 -0800 
-------------------------------------------------------------------------------- 
Update in Cache in BIOS setup menu

[Issue Description]
Reported out L0 DCU for E-core which need to be:
L1 Data cache

[Resolution]
Updated in cache values for E-core for L1 DCU

Package/Module:LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 15014646637
Original commit date: Wed Nov 8 14:26:01 2023 +0530
Change-Id: Idef1f9f040ac49016ec6a702620638a761d4656a
Original commit hash: 45a193e485eced1a2972db697ca3009e248e250b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/CpuSetup.c
LunarLakePlatSamplePkg/Setup/CpuSetup.hfr
LunarLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4f7e04cc50edbbb62e8dd05dbf505b859b199a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:07:17 2023 -0800 
-------------------------------------------------------------------------------- 
Link Equalization setting it to "1" is getting overridden to "0" value

[Issue Description]
32.0 GT/s Link Equalization setting it to "1" is getting
overridden to "0" value

[Resolution]
Programming it to 0 and enable it to 1 based on setup option

Package/Module: IpPcieSip17

[Impacted Platform]
LNL

Hsd-es-id: 16022454821
Original commit date: Mon Nov 6 21:43:25 2023 +0530
Change-Id: Id72f0ff8c6649b1924e597bcb74f80aa143d90b4
Original commit hash: ddf3e4b53dad25699ed01546a2393d22e8ded39f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcieSipEqLib.c

================================================================================ 
Commit: f1162bd3cd6848cec68fa09577e4873d61de671a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:07:00 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2452_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 7 15:09:35 2023 -0800
Original commit hash: 9e11aa9bb5080f34b94befa0f7d16534eec29828

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da531cb7749234076a85cdac76d0de7872fb9f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:06:27 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.54.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 22019065399
Original commit date: Fri Nov 3 10:54:23 2023 -0700
Change-Id: Ia77a7d6b66ef9bebbcfd5c68bfe19464de6b3677
Original commit hash: 8dd6fdee750b70c84d91f389073f1ab190044c00

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 61207c5dfcefc279cef22169ea54dae139b741ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:06:11 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Nov 6 17:36:04 2023 +0000
Original commit hash: bf5a7db9f9d961499e736e62959d09e885686f09

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: e5902a8cb4c6fecedb19288d7b1375243e3b26a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:05:52 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Update boot flow for Memory Scrubbing from Green

[Feature Description]
Memory Scrubbing from Green MRC may only be done
during Cold flow. Override boot mode to Cold flow
when TxtClean or CleanMemory is enabled in A0

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 22019066061
Original commit date: Fri Nov 3 14:28:50 2023 -0700
Change-Id: I92c27957e500d2abcf52ff0c8c61eb0e1ee58cc4
Original commit hash: 6d4c12d8b74a52f111d0f4b276f615aa701d2eea

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e47289202bad1c4111a671b7252fec9e660b9a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:05:20 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Nov 2 07:34:13 2023 +0000
Original commit hash: 158b7c062151c4f86d38c6be061ddb9fceb2f407

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: b34e69609a4c137555ceba5158dc21ab397568b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:04:42 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Nov 2 06:40:44 2023 +0000
Original commit hash: e945f8f11d5e9c7eae01c2562fce8c9b2ab9b5c4

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3598c0f2242189e4e7c284b9a60d9415f2238bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:04:25 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL][MC] Update tckfspx and tPDXCSODTON registers

[Feature Description]
1. tCKFSPX was not programmed. Should be max[7.5ns, 4nCK] per JEDEC.
2. tXP didn't take tPDXCSODTON into account.
tPDXCSODTON is delay from PDX to CSODT ON.
CS ODT is enabled when MR17[4] is 0 and CS_ODT_OP is not set in MR11[7]
Program TC_PWRDN.txp to MAX (tXP, tPDXCSODTON) to support both cases.

New GetSet: GsmMcttCkFspX TC_WCK.tckfspx

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 14020419088
Original commit date: Wed Oct 25 14:50:53 2023 -0700
Change-Id: I733850585dd40b9b738485e7cbb83865181b7662
Original commit hash: 2876fa37db6c5533002976b848264364454e85f8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: b76968ef6bb03eb5a076079e7cc0f6a1b3d6c803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:04:10 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 20:02:54 2023 +0000
Original commit hash: 38efc86564ee3afed010bae630e825aecabba25f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 041efb7b6c781628f8f672620134aa2c1f79e3bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:03:38 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 04:24:27 2023 +0000
Original commit hash: 13d0465020523f68e8fe663aa7cea604b5bf7d9f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3f9fa12c63126297942ff0c3c07bf38ddcc46f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:03:22 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Memory Scrubbing in Green

[Feature Description]
Set all DRAM memory to 0s. This was previously done by CPGC but MTG may
be used as a backup.
Inputs->MemoryTestEngine selects which TE is used for scrubbing.
Enable refresh on MPTU during scrubbing.
New GetSets:
GsmMptuMntEn DUNIT0_CR_D_CR_DOC.MNT_EN
GsmMptuRefWm DUNIT0_CR_D_CR_REF.REF_WM
GsmMptuRefRate DUNIT0_CR_D_CR_REF.REF_RATE
GsmMptuBgSwapDis DUNIT0_CR_D_CR_MISC0.BG_SWAP_DIS

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 22019005710
Original commit date: Mon Sep 11 14:48:09 2023 -0700
Change-Id: Ibe1e0cdd9458ceb6fad92d498ea73798f64c97ed
Original commit hash: 02fda5d6e28a4ecea638e078a9ce6942a8bf8135

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 5ae45312dc80bd23c19c2766d5fcfbc1d8a72174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:03:03 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Nov 1 00:59:23 2023 +0000
Original commit hash: f427facfe9351e2a2e237f11461ed20338517036

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0634cf7d736cff3fa003422efa419e1abe2e0f11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:02:47 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Remove GsmIocRetrainDeltaPiCode HAL

[Issue Description]
GetSet offset for GsmIocRetrainDeltaPiCode was using wrong CR:
DDRCRWRRETRAININITRANK[0..3] instead of DDRCRWRRETRAINDELTARANK.
This caused bogus DeltaPiCode values to be printed during MRC.

[Resolution]
Remove GsmIocRetrainDeltaPiCode and replace the usage with existing
WrRetrainDeltaPiCode which is implemented correctly.

Package/Module:OneSiliconPkg/MemoryInit

[Impacted Platform] ALL

Hsd-es-id: 13011316440
Original commit date: Thu Oct 12 17:20:37 2023 +0300
Change-Id: I51f33c308ad0631b5a2a9654de3861e26dc257d0
Original commit hash: 1b6845eb6c3241cb867d6ff81fec8bd6dc2776c5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/WriteTraining/BlueMrcWriteDqDqs.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 438a0fda8e0161737c98e75aaf64d4b082e892ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:02:29 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 22:30:08 2023 +0000
Original commit hash: f2f204958b1bb341b4a04b2b4e7ec1356d2bca3e

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 1d5c1db0374a9b40c38d14b1e7844a5640b65ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:01:57 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.53.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 19:35:34 2023 +0000
Original commit hash: e2ca30786d5cfbef10dca1c88b6973dd7ae16d42

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c4d94835e69ceb2a2a8272695e595be93122fcfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:01:37 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.53.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018999778
Original commit date: Sat Oct 28 00:28:01 2023 -0700
Change-Id: I618cb1f831005016972a63fd441ef0da0dfe7b46
Original commit hash: a67121a3b6d64806be784deac5a395d1a916ebfd

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 51b0f5e05a9c9f49d8fe769a46609cbd033c9594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:01:18 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2451_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 6 15:07:21 2023 -0800
Original commit hash: e79fcd573dd6a37869a29832b3da37c132c93fca

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 147382a3d0eb9eeba19d25bce54e229996b4bb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:00:56 2023 -0800 
-------------------------------------------------------------------------------- 
Disable BiosGuard by default

[Feature Description]
Move BiG back to disabled as it's not yet ready.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

22018548998

Original commit date: Mon Jul 10 23:03:46 2023 -0700
Change-Id: I318b24fc5fab87c1f509179c74cc522c2cabafeb
Original commit hash: a5b0f8065acdb319fb5b4006a94e640b1af4ad00

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 018f0c5e68b115e549e8023cd97161b17eabb74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:00:33 2023 -0800 
-------------------------------------------------------------------------------- 
Move PO safe settings to default - Security

[Feature Description]
Move BiG PO safe setting back to disabled as it's not yet
ready.

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 22018517766
Original commit date: Fri Jun 30 11:57:51 2023 -0700
Change-Id: I3670b72bef67a8a0b0fa377016261ea5d4816dbf
Original commit hash: 642d7a0ccd0d250a1cfae068f4d372ce44900883

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c

================================================================================ 
Commit: 308060e4f477e1c30944238c3aeb08ac8aa21d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 10:00:15 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2450_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 5 15:05:28 2023 -0800
Original commit hash: a400119249b101b4633adeebaf82a1f712aa2b0e

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7e95f339e3e5d105bbe862be1ce7fc7f599e7515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:59:57 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2446_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 4 16:02:16 2023 -0700
Original commit hash: 595c169d167c8423722819812c082bb46e9298f5

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e63be027cf02f1fe569b35cef56fa156bb092be2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:59:39 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2445_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 3 23:05:54 2023 +0000
Original commit hash: 86723b69bdbac510ade74c7d24ed3b70d3c3965c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1c30c4626c8a6705de8e351064655e46056cdfe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:59:22 2023 -0800 
-------------------------------------------------------------------------------- 
Support _UPC declaration for USB4/USBC through DSM Method

[Feature Description]
BIOS shall Opt-In ACPI rev.6.5 Chapter 9.12 _UPC capabilities related
to USBC retimer. The Opt-In declaration for ACPI 6.5 incompatible
platforms will be via _DSM declaration to XHC RHUB.

Package/Module:OneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16022355323
Original commit date: Wed Oct 25 23:21:16 2023 +0530
Change-Id: Ie36b6ed8ac1e558d99afd4ed2c94108011499933
Original commit hash: 1de605aaa7ad391201143458c946d67c75596397

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
OneSiliconPkg/IpBlock/Usb/AcpiTables/PchXhci.asl

================================================================================ 
Commit: 4a8b0ff809d992cf892fd405a09bb68838ddb5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:59:06 2023 -0800 
-------------------------------------------------------------------------------- 
Refactor CreateBootguardEventLogEntriesCallback error handlers

[Issue Description]
Some error paths are hitting assertions when the TPM device
stops responding.

[Resolution]
Refactored code to have exit paths for each of the expected
error paths.

TPM errors should be treated as soft errors, allowing the
platform to continue booting.

Package/Module:
PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022115803
Original commit date: Tue Oct 24 17:47:23 2023 -0700
Change-Id: I9f0cd80f5aafd228644a602a4c2059e36e2421ff
Original commit hash: 03b1d1805d8d22f31a69ea593a9fcec2c6e79c2d

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: f0cd1ed03f3b108844fd275361a9a4aea38e380b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:58:53 2023 -0800 
-------------------------------------------------------------------------------- 
Refactor CreatePolicyDataMeasurementEvent error handler

[Issue Description]
It hits assert when measure to TPM PCR[0] with event EV_POST_CODE.

[Resolution]
Refactored code to have exit path.

Package/Module: PeiBootGuardEventLogLib

[Impacted Platform]
Default ALL

Hsd-es-id: 16022115803
Original commit date: Tue Oct 24 15:59:05 2023 +0800
Change-Id: I70839aa09b47bf5f3a6ad3db128941880d3358a5
Original commit hash: 5aabc59ef6c429b63bc4fa2b2afc43b057cbd297

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 5824c7d7e84a5c0933aca6f93e0e4764b3fb3769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:58:39 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2444_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 2 16:04:02 2023 -0700
Original commit hash: 87298cd32e5cbe903774e52e9844502230d7ec5f

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eb54db9d0bb25dc65e4bc75e6bc5c5b4b50749cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:58:26 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "Move PO safe settings to default - Security"

[Feature Description]
Revert PO safe settings

Package/Module:
LunarLakeFspPkg
LunarLakeRestrictedPkg
OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 22018529377
Original commit date: Mon Sep 25 22:31:42 2023 +0530
Change-Id: Ie38ed2b723b29d89cc3b53a672c79d8d1fdf9875
Original commit hash: a17b54e8c10d02616456efea99439e70d2a25221

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
OneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c

================================================================================ 
Commit: ee95c804c9f2cca92acb134681d440b111296a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:58:12 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "Disable BiosGuard by default"

[Feature Description]
Revert Disable BiosGuard by default

Package/Module: LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 22018548995
Original commit date: Mon Sep 25 22:43:09 2023 +0530
Change-Id: I5d0aaa4d5de2851d3d40b4fc572fc992ec8886b5
Original commit hash: 87b0e565e6365eaf1405365458c837d2af1e5e57

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 1f40a4dcaa4d1d59f88c6a87db922e5a1d40f69e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:57:59 2023 -0800 
-------------------------------------------------------------------------------- 
Increase controllers chain timers from 3ns to 14ns.

[Feature Description]
Chain timers change helps with performance increase. This change
updates this value.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18034716635
Original commit date: Tue Oct 31 09:04:18 2023 +0100
Change-Id: I936746c23a5631ac8544b18095300f299dd76ffb
Original commit hash: 76e169793c15488349397c0cd9b3cc24e95d0d2f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieDefines.h
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 876f793640f690462fc9ff15e57fae01e26a67b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:57:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update Completion Ordering Mode in PXPA and PXPB

[Feature Description]
BIOS to update COM field in PCIe controller

Package/Module:
IpPcieSip17

[Impacted Platform]
ALL

Hsd-es-id: 16022416571
Original commit date: Tue Oct 31 15:04:49 2023 +0530
Change-Id: I0d2a2a0cd263d9fdd107b8d780ff424ee4d43c66
Original commit hash: c61a20661e4af196d464b4731493389bba104da0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcie.c
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcieSipInitLib.c

================================================================================ 
Commit: 12c32a53a0009a601003eba51ba48513c66d9857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:57:32 2023 -0800 
-------------------------------------------------------------------------------- 
VR Spec Update ww44_23 & Psys max default Update

[Feature Description]
VR spec Update :
GT FVM ICCMAX value
L2 Iccmax value
AC LL values : pcore,Ecore,Gt,SA
DC LL values : pcore,Ecore,Gt,SA

Package/Module:LunarLakeBoardPkg
LunarLakeFspPkg
LunarLakePlatSamplePkg

[Impacted Platform]
LNL

Hsd-es-id: 16022392234
Original commit date: Tue Oct 31 17:08:08 2023 +0530
Change-Id: I6937e5d982bfe8ec1c79e05d2ceb5610959fc89e
Original commit hash: 8c21113a468aeea62747623615df35ccf933673a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/LunarLakeBoards/Include/LunarLakeMRvpBoardsConfigPatchTable.h
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
OneSiliconPkg/Fru/LnlCDie/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: a5eccbfa60bbdc59fbf79efee6113c11d85b1e2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:57:19 2023 -0800 
-------------------------------------------------------------------------------- 
Add DebugPrint level control for Ec interfaces

[Issue Description]
CheckLidStatus API would be called by GOP timer event.
Which would cause the debug version BIOS always has
Lid reading debug message. It would affect the navigation
of the UART setup, uefi shell and boot loader text menu with
ISA UART port.

[Resolution]
Add debug print control for EC interfaces. And increase level
to DEBUG_VERBOSE for lid read.

Package/Module:
EcFeaturePkg/EcMiscLib
EcFeaturePkg/EcPrivateLib

[Impacted Platform]
All.

Hsd-es-id: 22019015075
Original commit date: Thu Oct 26 10:31:18 2023 +0800
Change-Id: If8fb5bf7610b304ae375f450572453af5bb4c926
Original commit hash: 8d3c57e3780fc00b54d587e92e4e93c94efd10a0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/Library/EcPrivateLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: d05d8bcfd4bc2a68fab6c0e47bc2911de2724788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:57:06 2023 -0800 
-------------------------------------------------------------------------------- 
EarlyDevices.efi is dispatched twice in FSP dispatch mode.

[Issue Description]
EarlyDevices driver is add wrongly in FSP Package.

[Resolution]
Add FspEmptyLib to EarlyDevicesFsp driver.

Package/Module:
FspPkg

[Impacted Platform]
ALL.

Hsd-es-id: 15014566099
Original commit date: Mon Oct 30 09:52:57 2023 +0800
Change-Id: I6f06d319c98f6d8310894421e4df398cabcd9ee7
Original commit hash: 31e083c39d6802dd551de09fe30047e477cb11b4

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/LunarLakeFspPkg.dsc
LunarLakeFspPkg/LunarLakeFspPkg.fdf
OneSiliconPkg/Product/LunarLake/EarlyDevices/EarlyDevicesFsp.inf

================================================================================ 
Commit: dfc96f88fb5f0bdbba7975675119cd349b22d6e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:56:53 2023 -0800 
-------------------------------------------------------------------------------- 
Adding condition check to prevent out of bound memory access

[Issue Description]
Out of bound access in BiosKnobsElement.c

[Resolution]
Added the condition check before the function call
to handle the out of bound access

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15014527706
Original commit date: Wed Oct 25 12:15:39 2023 +0530
Change-Id: Ia443c74ea37d676899865b35b753ec468d51037f
Original commit hash: f30d037e50d60b6887b3624d736a73876683046b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c

================================================================================ 
Commit: 873cd128d60a2b932180a451e130bff48cd23dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:56:39 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2443_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 1 16:05:54 2023 -0700
Original commit hash: 6f4174e8ba86e2d4c2f2333291d4c8477a446880

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1ad4dc25ca7f2fe12776f866aca7f8421e988cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:56:26 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL][SWCM]Fix potential array access risk in DP path codes

[Issue Description]
Quality report warnings indicate the potential risk in array access.

[Resolution]
Adding array boundary checking codes to make sure the valid access.

Package/Module:
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022418631
Original commit date: Tue Oct 31 18:33:54 2023 +0800
Change-Id: Ic1b61b7640d5b9e13c38af5ae298b2a700ecf43b
Original commit hash: 53c8e9a427f432caca51531c25ac3dfd9c7e4b5e

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4ConfigLayer.h
LunarLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpPath.c
LunarLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4ProtocolsLib/DpTunnel.c

================================================================================ 
Commit: e3ed59df42f4a1e71c6d14db5ea9f6b5690eb6b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:56:00 2023 -0800 
-------------------------------------------------------------------------------- 
Updated DLVR SSC in percentage with maximum value 4%

[Issue Description]
Maximum is still 7.75% in help string

[Resolution]
Updated Maximum percentage to 4% for LNL

Package/Module:LunarLakePlatSamplePkg
LunarLakeFspPkg

[Impacted Platform]
LNL

Hsd-es-id: 15014595200
Original commit date: Tue Oct 31 17:25:03 2023 +0530
Change-Id: I1d94fd752a27bbb1e2645e21b71d746d20bbd730
Original commit hash: 3546e62d7813c9873138e76a74ae96d806858be5

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4f382c74c240c07dc582550c7d20c89c770ba895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:55:46 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2442_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 31 16:02:48 2023 -0700
Original commit hash: bf5ba686e978c49f80e695c78f9511e32e1028cf

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 541ae818f107e87b8c6c16c35c811bc69cf72d54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:55:32 2023 -0800 
-------------------------------------------------------------------------------- 
Document update for GPIO pad porting in ACPI

[Feature Description]
Update documentation to include G_IO and G_IN functions.

Package/Module:
OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18034693167
Original commit date: Mon Oct 30 09:29:01 2023 -0700
Change-Id: If0c31f747a84b91ed4fca4ec6e77706532b78773
Original commit hash: 3f56e5d65d6c3fd1572cf1ddc8f7a84c5a956d5c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Include/AcpiGpio.h

================================================================================ 
Commit: cb5206c3c946e3983dafbe3c2b9cc6e3292b60f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:55:19 2023 -0800 
-------------------------------------------------------------------------------- 
Fix IPU can't reopen

[Issue Description]
IPU Knob isn't back to default after re-enable

[Resolution]
Remove the SetVariable of IPU disable to avoid dead loop.

Package/Module:
LunarLakePlatSamplePkg/Setup

[Impacted Platform]
All

Hsd-es-id: 13011331014
Original commit date: Wed Oct 25 17:34:40 2023 +0800
Change-Id: If56f49d6c826dfabd1ec9d838960bc4f72472b19
Original commit hash: 17a3d9660e36a9e5b87d44c5c7e06ffb9f69e82b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 958a4358424f5947ddab37d5e9db392e266ce0dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:55:02 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Build error encountered while setting PcdITbtEnable to FALSE

[Issue Description]
There are some ITBT-related commit changes that were not completely
filtered using PcdITbtEnable

[Resolution]
Add the if statement of PcdITbtEnable

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15014592387
Original commit date: Mon Oct 30 18:31:22 2023 +0800
Change-Id: I5afaecddd6b36892c498703510fa146c8d815dfc
Original commit hash: f5fbe43f24748c3f22042dfab5cea3148e83ff1b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BoardSupport/LunarLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
LunarLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformDxe/Usb4PlatformDxe.c
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9549286688cf9973e800c42b87501679f33c82ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:54:49 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.52.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 30 20:07:25 2023 +0000
Change-Id: Ib89a0b59d4e62c47bdbaf174366a98765012432c
Original commit hash: 162b244c9ca9c4590f873c8ff7d332881c196153

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 67e0267dbed6e87fbd3acbc15a636fca6ba69b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:54:35 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Update VccSAG programming to reduce VCCSA droop

[Feature Description]
Update below CR programming to reduce VCCSA droop with SAG pwrgate ramp:

DDRPHY_MISC_SAUG_CR_PG_CTRL1.VccSAG_prampictl: change from 4 to 15
DDRPHY_MISC_SAUG_CR_PG.VccSAGRampUp: change from 2 (default) to 5

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020496357
Original commit date: Tue Oct 3 21:31:58 2023 -0700
Change-Id: If22e32f37133634fea7a4448e7723dfa7c6ddf70
Original commit hash: 74d8f87725ce42ad2ad3e409b957372d1123fde9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcChipRouting.c

================================================================================ 
Commit: f9e22496aab4cbc375d0c0530b39584d5e33d179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:54:22 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2441_00

Hsd-es-id: N/A"
Original commit date: Mon Oct 30 16:01:08 2023 -0700
Original commit hash: 03d20ddcd9e12cc73666b82d54975f8f51195228

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6dad7a745440ab36d5a8cc91b234e2abed35476a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:54:09 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][GPIO] Program Iostate for I3C pins

[Issue Description]
IoState of GPIO D_22 and D_23 pins is not programmed.

[Resolution]
IoState of GPIO D_22 and D_23 pins is now programmed.

Package/Module:OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18034692278
Original commit date: Mon Oct 30 07:20:26 2023 -0700
Change-Id: I3ad0dd792de5e07695b17335caf5f4f20109866a
Original commit hash: dd38a3677a8cd5b100267e2898dd3a9cc8aee33a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioNativeLib/LnlSocGpioNativeLib.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMNativeSignals.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMPadData.c

================================================================================ 
Commit: 0a8d38b05ae4509fdcb482bb07d9296fb5772439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:53:55 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Atom Core 0+4 config

[Issue Description]
Need Atom Core 0+4 config to solve hang ATOM BIOS at 967f

[Resolution]
Atom Core 0+4 config to solve hang at 967f

Package/Module:
LunarLakePlatSamplePkg/Setup

[Impacted Platform]
LNL

Hsd-es-id: 15014224424
Original commit date: Tue Oct 17 22:24:02 2023 +0530
Change-Id: I4ed9276eeb2d4280899230ef2ce7751577e83f94
Original commit hash: 002c6a0037e0c7172fa417077af5441861d776a8

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: d43dd67778ed12056b751c5ba3d886ae8ffa813e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:53:35 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2440_00

Hsd-es-id: N/A"
Original commit date: Sun Oct 29 16:02:13 2023 -0700
Original commit hash: 964b4ebf8d27b9f6926ebe28551ae50eb510230a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4d85843d43318d66d3a95219b9cbbc76aeb19688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:53:19 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2436_00

Hsd-es-id: N/A"
Original commit date: Sat Oct 28 16:07:23 2023 -0700
Original commit hash: 0be057c374d080452ab5b511d451bd3ff93eb6db

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c8e9e8faa7be38a78045ace962f09c0cda2bc06b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:52:42 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.52.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018999778
Original commit date: Thu Oct 26 13:38:39 2023 -0700
Change-Id: I0f86be3ff5d1969712162ee29440015906b81559
Original commit hash: cd0bbd9b2847cdb1783701ceef3d81a97f072e18

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 2b2f64e804177dd90a1adc4ddd275046600bbc64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:52:27 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Increase UPD Rsvd Bytes and expose cleanup

[Feature Description]
- Increase mem config UPD rsvd bytes to 64
- Expose left over intl options after Green bin consolidation
and cleanup

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020691802
Original commit date: Wed Oct 25 17:45:24 2023 -0700
Change-Id: I92330a86dc828301aa14e7fbbd6d808ebfabf2cc
Original commit hash: 1d721f46a1e5b359ee0bda6f8eaaad9654579856

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.h
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
LunarLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 0bae927862f6d94fd4217f9ffa63f3f742ee1dee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:52:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.21

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:53:19 2023 +0000
Original commit hash: 867b39cae57d2f1bb0fca362085a099191788c34

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: c8ef140e56fb7a2c5e19221a25208a6ee3a665ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:51:47 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.20

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:25:40 2023 +0000
Original commit hash: 08d6d041536bfb9b7a20a3f2232f7af6f8eab25f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 09b051182651b11b9f13cbd3ddad683f3ccc27b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:51:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Increase tRDRDdg turnaround by 2tCK

[Feature Description]
MRC ported from MTL (MRC version 1.45.5): 4-toggle read preamble.
During port additional 2ck were added to tRDRD_dg in order for
MRC to pass.

This causes performance degradation and should be eliminated,
as this turnaround should be set per JEDEC spec to tCCD_S.

2 tCK addition was root cause to design issue (See HSD below).

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 13011335230
Original commit date: Thu Oct 26 12:25:02 2023 +0300
Change-Id: I31a70a38d257310108f54662a9d1c37201e63545
Original commit hash: 19855acfd582ed2d39dd47ef4f9f35575aa4ef3c

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcTurnAround.c

================================================================================ 
Commit: f92e63a3b1e3f524408b71c7728890e5ef7d4de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:51:20 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.19

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 13:04:40 2023 +0000
Original commit hash: 4485294bfea997b31af9827801ab106baefa496a

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 49de2836f0d6786a2a2420ab0a63656b333c8ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:51:08 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Dram Rx Offset Calibration Training

[Feature Description]
DRAM Rx offset calibration is required in LPDDR5 to mitigate
the effects of signal skew and improve signal integrity.
It should allow to us reach top speed (8533) with sufficient margins

Package/Module: MRC

[Impacted Platform]
ALL.

Hsd-es-id: 14018958321
Original commit date: Tue Sep 5 15:35:34 2023 +0300
Change-Id: I8067bea0cdfe47bb112d42dabdbbad2f60798538
Original commit hash: 74c7409689ead6d8b6613dc6f704a3ac083aeb72

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: a67467f6a7d31daa721df24806fdf328cf64334b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:50:54 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.18

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 12:04:27 2023 +0000
Original commit hash: 9f24e7594a072283d749d0082d6fb64e7473e477

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 4d23cf4e1a575431e34970839ca5c049b079e52c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:50:14 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.17

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 06:16:50 2023 +0000
Original commit hash: 6ff8a170b6392df47ed188e392be912634e18ea2

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9cfcfef644f8eedd183e5a2ee1fb930562721d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:50:02 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Port from MTL: Add PPR BDAT support and improve PPR BIOS menu

[Feature Description]
Port multiple BDAT / BIOS menu related commits for Post Package Repair.

add BDAT support for Ppr
1. Report a summary of Ppr status: detected, repaired, attempts
and uncorrects
2. Report a list status for each detected fail.
in order to get the report status:
3. Add new fields to FailRange structure to save attempts and
repair status.
4. Rework Ppr to not clean FailRange after each run.
5. add gSsaBiosResultPprGuid, gPprResultMetadataGuid,
gPprResultColumnsGuid for BDat HOB.

Improve PPR BIOS menu and enable at fastboot
1. Add PPR stat into BIOS menu.
2. Add PPR sub menu in BIOS.
3. Add RunOnce, RunAtFastboot, PprRepairType,
PprErrorInjection, PprForceRepair into menu.
4. Convert INJECT_MEMTEST_FAILURES_0001 codes to
compile-in always.
5. Add XMarch, XMarchG, YMarchShort, YMarchLong knobs.
6. Save Ppr BDAT at both ColdBoot and Fastboot.
7. Delete a few PPR statistics fields from SaveData
as PPR runs at fastboot and change such statistics.

Add bdatlist uefi app
1. Provide a UEFI app bdatlist to show bdat info.

Allow users to repair specific physical address
1. Add BIOS knob to allow users to input a
physical(CMI) address;
2. BIOS calls addrdecode to decode the address
to memory address;
3. MRC PPR forces to repair the memory address
without running detection when the physical
address is non-zero.
4. Change PprRepairType default value to 0 to prevent
unintended row repair
5. Expose SOFT PPR to external release.

Deal with corner case of 24Gb row size
1. Multiply row size by 3/4 when 24Gb SDRAM present.
2. Disable global bind when PPR flow starts, restore value when done

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Lnl,
LunarLakeBoardPkg, LunarLakeFspPkg, LunarLakePlatSamplePkg,
OneSiliconPkg/Bdat

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14019562380
Original commit date: Fri Jun 30 16:12:22 2023 -0700
Change-Id: I8a10d9d3c6a502224185c52d233ba0625e137eed
Original commit hash: 47707e619662322c6a65089f9ead78c50b40c01c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/TelemetryFeaturePkg/HealthDriver/MrcHealthDxe/MrcHealthDxe.c
LunarLakeBoardPkg/BoardPkg.dsc
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.inf
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
LunarLakePlatSamplePkg/PlatformPkg.dsc
LunarLakePlatSamplePkg/Setup/MemorySetup.c
LunarLakePlatSamplePkg/Setup/SaSetup.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
LunarLakePlatSamplePkg/Setup/Setup.inf
LunarLakePlatSamplePkg/Setup/SetupCallbackExList.h
LunarLakePlatSamplePkg/Setup/SetupId.h
OneSiliconPkg/Bdat/Dxe/BdatAccessHandler.h
OneSiliconPkg/Bdat/Dxe/BdatFactory.c
OneSiliconPkg/Bdat/Dxe/BdatFactory.h
OneSiliconPkg/Bdat/Include/Bdat4.h
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/Include/MemInfoHob.h
OneSiliconPkg/Include/Protocol/MemInfo.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/BdatLib/MrcBdat.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcAmt.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcPpr.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcAmt.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcPpr.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcRmtData.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLib.inf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 4add8de8ca37d3069a6594074cae8fcb53f52877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:49:46 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.16

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 26 04:31:27 2023 +0000
Original commit hash: c741e7309ad24dde242a4ff22f76bfda1881ee96

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0c84d73d5ba88b230d89dbebf174dedbf878cbc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:49:33 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Change default SAGV points to 2400 4800 6400 7200

[Feature Description]
Change default SAGV points:
from: 2400,3200,4800,6400
to: 2400,4800,6400,7200

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020694534
Original commit date: Wed Oct 25 18:27:13 2023 -0700
Change-Id: I3a78ad95e5652560e1a8cc1fe3f24dc2796da2b4
Original commit hash: 9d378802b2f41745a039e4cea9726f890663479f

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 47d932cf3ba08ee13cedacc4abeaaa490b7aa604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:49:19 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.15

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 10:53:20 2023 +0000
Original commit hash: a31ea4b1d1d3944834b6f494be6fdd9590ea9ea5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8aabba42c2fb776235732f8d224708728bcf81b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:49:06 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Dram ODT new implementation

[Feature Description]
New implementation of Dram ODT for LP5.
Feature is enabled for 7200 frequency and above

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011317216
Original commit date: Wed Oct 18 16:24:09 2023 +0300
Change-Id: I31ad6ae8293bfc6287d4141b834f2b6bb3f4b574
Original commit hash: 515c83c7a421f14d5220c8d62fe08cf32ff44f5d

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h

================================================================================ 
Commit: e47534080530c9d555db933fd28488bbef46f0f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:48:52 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.14

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 09:03:33 2023 +0000
Original commit hash: daca3c77aeeb8e48325addaf4b61f7fe84c662c6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 5d49e607915d794c2b25dc5718ffc881ab50289c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:48:39 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Add BIOS knob for ProbelessTrace ddrpl_activate

[Feature Description]
Add BIOS knob for ProbelessTrace activating DDRPL_Activate in
MC0_CH0_CR_PL_AGENT_CFG_DTF_REG and in MC0_DDRPL_CFG_DTF_REG

Package/Module: MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011297381
Original commit date: Mon Oct 2 16:28:38 2023 +0300
Change-Id: I0d1dd9f0b113b8ff4dc761e599039d661407727e
Original commit hash: 485ef5ec79c59b539ff56f28085b0fb5db7533e1

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 5fce8b86cb70185a3b2ffb4dad9e431317afb2ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:48:25 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.13

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 06:44:23 2023 +0000
Original commit hash: 2be238783766195c7b257808f0b75e7c4d586e60

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 6996be0f44e91b686c97bacf0111a3226c7a864e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:48:12 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-B0] Configure MRS FSM to issue CAS (WS_OFF)

[Feature Description]
LNL B0 added support for MRS FSM to issue (CAS WS_OFF) and ensure WCK2CK
sync is OFF at DRAM side, before SOC stops WCK from toggling.
MRC need to configure MRS FSM to send MRW to the non-existing MR127.
MC modeling will decode it and change it to CAS(WCK_OFF) + NOP

This should be done in LP5 only, and if WCK is in always_on mode
(MR18 OP[4] =1). Storage value is a don't care.
MRC can allocate storage for the command or share storage pointer with
any other command. As for the flow, MR127 should be executed after
the 1st REFab and before FSP-WR (MR16 programming).

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 13011222133
Original commit date: Mon Sep 4 11:45:35 2023 +0300
Change-Id: I4870c3af9ec8be6a44bde3f804272410ec11c203
Original commit hash: 82e7c43e63dfd67d8b260e7e5712b57bccca58d0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 7a684eef255c130f58da196cef7b639da3ec1a0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:47:55 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.12

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 25 03:52:44 2023 +0000
Original commit hash: 6f1d76647d28b7518768e47f41987f05fe725f90

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d54c8a682d2cee0cea51cb74c734283f6da06478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:47:39 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-B0][MC] configure MRS to issue 2 ABR during SAGV flow

[Feature Description]
E-DVFSC is performed as part of SAGV, meaning during self-refresh,
which is a JEDEC violation.
The solution is to configure generic MRS to issue REFab at beginning
of the MRS flow and in the end of flow (2 REF in total during MRS).

Also updated the MR printout in MrcSaGvFinal and increased save/restore
table size to reflect Generic MRS FSM storage increase in B0.

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform] All

Hsd-es-id: 13011110431
Original commit date: Tue Aug 1 14:04:49 2023 +0300
Change-Id: Id737bcc5bb0cda04a07f5b5fb03efc7f9480cda2
Original commit hash: 9f869f9f599773110b8dc07cf01ac134baa80334

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: 1e7ace66ad09bd1ce1a66feda333bdf63b6e8e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:47:21 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.11

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 11:30:14 2023 +0000
Original commit hash: 77b565b1e0bcde467f0860d9a4e88163404a4ae0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: cad5abde5f04da1a45d9c4f19a74e9f5178daf85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:47:04 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Remove LP5 specific decrement for RxRankMux in MrcGetSetSideEffect

[Feature Description]
Port from MTL:
Remove TGL specific change from MrcGetSetSideEffect function
Remove code associated with this change

Package/Module: MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 15013625199
Original commit date: Mon Jun 12 19:57:33 2023 -0700
Change-Id: I5c4793817427075b5ec6f594843bfeeee27e9b3d
Original commit hash: 87999f9118bba1fed050d75f848619e4488b1a46

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 3eb289b664019793445b07e6dc8fc365f4dcd5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:46:50 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.10

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 10:03:18 2023 +0000
Original commit hash: fadd01fd166dfd908c3af8a54427d99ffd7e5e50

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9b4bdbd461a048477fc0a7ed076ef37bd1e7c9d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:46:24 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.9

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 08:40:10 2023 +0000
Original commit hash: ac51cbc8cac745ba3caf8a6b9a24773529d6d189

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 39ff7468f209f6d665bfee93a372717eac9aecf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:46:09 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Pre Emphasis update Mr58 in Save and Restore tables

[Feature Description]
Update Mr58 for Lp5 Pre-Emphasis in MRC Save/Restore structures

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 13011326671
Original commit date: Sun Oct 22 14:53:59 2023 +0300
Change-Id: I96c77765780a7c553cdd462a0469daa0464f1b56
Original commit hash: 62c9e8d59682f4095bd5246b5357bc0a92d399ad

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c

================================================================================ 
Commit: b6e2c84ee3246e41354bd5432032dbefad8e6b7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:45:57 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 24 02:50:25 2023 +0000
Original commit hash: 453d5886049222bfe4d4cc67ec4b5227117441d7

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0a425972b8c7e19363a7d064ea6c85a2f01a825f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:45:43 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] JEDEC Init should use FSP switch flow for both points

[Feature Description]
JEDEC Init should program each FSP point from the opposite point,
to satisfy the JEDEC requirement of crossing 6400 boundary.
E.g. FSP0 MR's are programmed from FSP1, and then FSP1 MR's
are programmed from FSP0.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020663141
Original commit date: Mon Oct 23 18:20:57 2023 -0700
Change-Id: I82d4f162c5e5a42755c271b6eb95f025fb5221fb
Original commit hash: acfa576c1de95ffbd0c3f5660026de2cc32402cc

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: c8d1eaffc79382d909027d516e66e1939d92c149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:45:30 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 23:31:19 2023 +0000
Original commit hash: d90fc8a1f382b2ac4a12f171a98e4adc1c8fedf5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 862d47766f2936f03a25a544ad6b2313d06d6cad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:45:17 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Improve CmdV Margins

[Feature Description]
- Remove following line to improve CmdV Margins

CaVrefMv = DIVIDECEIL ((CaVrefMv * 2), 3);

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020659167
Original commit date: Mon Oct 23 11:26:30 2023 -0700
Change-Id: I1c695df9eec7b36b62fd2eafe270ce0a05308ab3
Original commit hash: d106763803f6e1e3c3b48150bbfcaa4765cea805

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: b2c1f1ddd0df965e7cbfdc65a1d426f23456ef31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:45:04 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 20:59:19 2023 +0000
Original commit hash: b24a08ecd9f60b85983d172d24573ec5fe62699d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: fa8a66344edb5df5eb3350b2d0d363a1086811bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:44:37 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 16:23:07 2023 +0000
Original commit hash: af80dbc36f32f824a74e237ae3cea5ad0a236b4f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 3e3aa9dc407a9c7b6ca0a7f0af9c410aaf98b099 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:44:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 14:29:58 2023 +0000
Original commit hash: 76cacf3681265ecc87b6d8faab5ab31fb900277b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 50625632dbe6f0f3c4508409fb528bf3e9515380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:43:49 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 13:16:52 2023 +0000
Original commit hash: 24fb6779ba4d4cfaa5922c77eb36429944bf89a6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8fd6e8062064ca241436a14cf7e8659971ae1076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:43:35 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] CTE changes for B0 model MrcJedecInitLpddr5 FSP Op and Wr

[Feature Description]
MrcJedecInitLpddr5 writing FSP0 from FSP1 and vise verasa,
with VRCG high

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 13011312449
Original commit date: Wed Oct 11 12:39:14 2023 +0300
Change-Id: Ic3208c0b70221e93da89153fed3df181edc739d3
Original commit hash: ea2c815fdffee4e6757da657b2184fd0ce19d028

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: bceb311adf96978d4a477c045be65bc7ac18d3b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:43:22 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 23 12:31:00 2023 +0000
Original commit hash: 9742b7a6fad82acf0765abf8efbb11c3ad06ebb0

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 7117df4de57f444f01c69f1173b21234a27e29aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:43:10 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M][LPDDR5] Need to Set VRCG to MRS_FSM programming in Blue

[Issue Description]
As part of the porting: Need to disable VRCG before enabling refresh
during scrub flow.
MrcMcFinalize set VRCG in cold, so MR data base used to be saved
with this value in MrcSaveMCValues.
MrcSetFspVrcg set to Normal was moved to MrcSaGvFinal so VRCG was back
to Normal in MrcSaGvFinal before MrcSaveMCValues.

[Resolution]
In MTL MrcSetFspVrcg is done as part of MrcJedecInitLpddr5.
Add MrcSetFspVrcg to MrcJedecInitLpddr5 for setting VRCG before MRS_FSM
programming in Blue.

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 13011327691
Original commit date: Thu Oct 19 17:34:53 2023 +0300
Change-Id: If32d7134d50e09f3f8932efa4b84580d1947e877
Original commit hash: c6df0e80c0204369fb5c6ed466495fcc1c84fd2d

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c

================================================================================ 
Commit: a3052b7b994d04c4d04990ed1102c2762f23673b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:42:51 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.51.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Sun Oct 22 09:14:44 2023 +0000
Original commit hash: 12b6dfaa0aef24b5ef958a1027695f12af21915b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 52186daaf49133c26004deaf4330e9bd5c4759c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:42:07 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.51.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018951360
Original commit date: Fri Oct 20 17:23:45 2023 -0700
Change-Id: I6de8455678ebbbdcd5b1109dec2b7dd5b3bc2348
Original commit hash: 54409ef0b432d9765672a6af2126fb4d25c790d9

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 269de0066356b26a38ab07b0caa70b0c7ad517e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:41:47 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2435_00

Hsd-es-id: N/A"
Original commit date: Fri Oct 27 16:02:13 2023 -0700
Original commit hash: 2f78b6969e9ef366f96d984fb0ac4bfe56e73884

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0dab87a2068932d17eebaef82c607b7337966b0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:41:29 2023 -0800 
-------------------------------------------------------------------------------- 
MipiCamFeaturePkg's PACKAGE_GUID was conflict with DptfFeaturePkg.

[Issue Description]
Guid of MipiCamFeaturePkg was conflict with DptfFeaturePkg.

[Resolution]
Generate a new guid for MipiCamFeaturePkg.

Package/Module:
Camera/MipiCamFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15014556048
Original commit date: Thu Oct 26 10:23:15 2023 +0800
Change-Id: I26c7f1d4776ecd0c86db5ebf43bf2eab0a15e88b
Original commit hash: 0e1ee5cef29cb42b95b7ae4827469fe92e3c4bce

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Camera/MipiCamFeaturePkg/MipiCamFeaturePkg.dec

================================================================================ 
Commit: 62f66be5193e0e07832eedb3021bfcc6fb31bda7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:41:14 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][LNL-M] BT device will lost after warm restart in OS

[Issue Description]
[LNL-M] BT device will lost after warm restart in OS

[Resolution]
Updated IntegratedUsbBtPortNumber to 6 in PPV RVP2.

Package/Module:
LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 16022297282
Original commit date: Fri Oct 20 00:36:55 2023 -0700
Change-Id: Idcdca7c1a22c6d6b75970f03b2f3a6bcdfcabcee
Original commit hash: 40a6cde88069c0b8aaa7e424b5cb40edc4dfeff2

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/LunarLakeBoards/BoardVpdPcdsInit/LnlM/SkuIdLnlMLp5PpvRvp2.dsc

================================================================================ 
Commit: 67f443e28d431474ec9d7c575383d50a2aafa3cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:40:43 2023 -0800 
-------------------------------------------------------------------------------- 
Update Max and Min cTDP naming

[Feature Description]
Update ctdp naming
- Add Min Assured Power
- Add Max Assured Power

Package/Module:
LunarLakePlatSamplePkg

[Impacted Platform]
Lnl-M

Hsd-es-id: 15014506998
Original commit date: Wed Oct 25 23:44:52 2023 +0530
Change-Id: If7873989d5d2f06c92b74b97682a89f6da22f775
Original commit hash: 5c238e0e4066e6747cb1df368e85cfcb05d03098

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Setup/CpuSetup.c
LunarLakePlatSamplePkg/Setup/CpuSetup.hfr
LunarLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: ec02ecee94ab6db441bc942217327466553aa946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:40:21 2023 -0800 
-------------------------------------------------------------------------------- 
PRMRR SAF IMR Enabled test shall be skipped if PRMRR MSR is disabled

[Issue Description]
When PRMRR MSR BASE is not configured and PRMRR MSR is disabled,
PRMRR SAF IMR Enabled test should be skipped. This skip condition
was missing in the code.

[Resolution]
PRMRR MSR BASE/PRMRR MSR Enabled condition was added to run or skip
the test.

Package/Module:
LunarLakePlatSamplePkg/HstiIhvDxe

[Impacted Platform]
ALL

Hsd-es-id: 16022068694
Original commit date: Thu Oct 26 16:58:56 2023 -0700
Change-Id: I2ae72080244815a1f6f0e799e7c5c45e6d645a70
Original commit hash: 08fded920e5233a90f800809edd4b663eca3f6af

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 16acffc3b5d45f51b84b593dac5a5df83bca9c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:40:00 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2434_00

Hsd-es-id: N/A"
Original commit date: Thu Oct 26 16:01:14 2023 -0700
Original commit hash: c520e589580ee00739319bc026cf3b0f5ed7ec44

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f3aa34fd93ced78c188787c262182b57c5c1257c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:39:41 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Disable UFS support in BIOS

[Feature Description]
UFS is not POR.
BIOS shall disable the UFS setup option by default.

Package/Module:
PlatSamplePkg/setup

[Impacted Platform]
LNL

Hsd-es-id: 16022310289
Original commit date: Wed Oct 25 23:41:08 2023 +0530
Change-Id: Ic47409e2a21c319f3693bb55b7cf55d62a3bc10b
Original commit hash: 893e060bb4becd27fcbf3234879440c83d90c133

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/PchUfsSingleController.hfr

================================================================================ 
Commit: ec5f63032ca72c8a4130214269e3dd57717c14a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:38:50 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2433_00

Hsd-es-id: N/A"
Original commit date: Wed Oct 25 16:02:34 2023 -0700
Original commit hash: 41914040335a118b55a2361d8403f34c154af8aa

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e9e901afc2f6cba4677411c57734556519489347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:38:23 2023 -0800 
-------------------------------------------------------------------------------- 
Update in Package CState Latency Implementation

[Issue Description]
value is 0 after set Package CState Latency = Enabled

[Resolution]
For Data Structure MAILBOX_DATA_FORMAT_MISC_CONFIG
Updated Artificially_shorten_Pkgcx2_Exit_Latencies as bit 29

Package/Module:OneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 15014552707
Original commit date: Wed Oct 25 11:53:31 2023 +0530
Change-Id: I392c3ebf6a2fb6a3c4770324946a5b38879bd2a7
Original commit hash: da9254ce9997db34a8ea3385712242f974f9f221

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/IdleStates.c

================================================================================ 
Commit: 5654b00d5306852ae45963ed6c8e2f9019dd1be3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:38:01 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Fix pep constraint issue

[Issue Description]
there are several issues in the pep constraint:
1. non-existent device have pep constraint enabled by default
2. PUF0 device constraint is always enabled even disable
the pep constraint for it
3. some PCIe endpoint device check is only valid
for pch root port type, this is not correct anymore
since LNL only have cpu root port type.

[Resolution]
1.for non-existant device disable pep constraint by default
2.add POVR function under PUF0 device so that pep constraint
can be controlled by bios knob
3.remove the root port type check in the GRPT function

Package/Module:
LunarLakePlatSamplePkg/Features

[Impacted Platform]
LNL

Hsd-es-id: 15014504665
Original commit date: Mon Oct 23 17:24:35 2023 +0800
Change-Id: I1c98fbc5269f6a634bbc8091f074edf9819ffdda
Original commit hash: c98df4d1ce20e9300dc0b4f009ba2c5af31e0492

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEndPoint.asl
LunarLakePlatSamplePkg/Features/Pep/Dxe/AcpiTables/PepOverride.asl

================================================================================ 
Commit: 7357aa80cefa06511a65270cdbb2c666f0ba7665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:37:41 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2432_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 24 16:02:22 2023 -0700
Original commit hash: 076d922317403eb9e09c72605d42a780d9daa99a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cbe705e698e3200e9ce570397e8b1775ff440370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:37:19 2023 -0800 
-------------------------------------------------------------------------------- 

[Issue Description]
Communication buffer that comes to SMI handler for SPI is not properly
verified before using. This can lead to potential caller overwrite SMRAM
data if SMM communication header is setup in a certain way that doesn't
align with expected data allocated for the payload buffer.
Right now BIOS only verifies if incoming buffer size is at least size of
SMM communication header and accesses payload data without checking if
anything is there at all.

[Resolution]
Before fixing pointers embedded in the structure, BIOS shall verify that
allocated space for payload align with data present in the communication
header at all.
After successful verification it can move on with the pointers fixing.

Package/Module:
OneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub

[Impacted Platform]
All

Hsd-es-id: 18034380952
Original commit date: Wed Sep 20 13:09:07 2023 +0200
Change-Id: Ia85c08369f5cb721e3a207af3d072741c7412b55
Original commit hash: bda5b9d012f93158ee2ef1091be58362b825dbe8

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: b858ecd6ddd2c0798f40b660e99d4cfac715e28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:36:55 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2431_01

Hsd-es-id: N/A"
Original commit date: Mon Oct 23 16:05:22 2023 -0700
Original commit hash: 603e16047d0d651b0073cd9f01458f9bcfe6ea05

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b0d88913c08fbaa22ae60005053c62aac6e11a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:36:39 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2431_00

Hsd-es-id: N/A"
Original commit date: Mon Oct 23 14:29:41 2023 +0000
Original commit hash: e20d7f1c3d6b0c440ff554b28164ca02f476a421

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 59828eee917846023d2486e40953d28e48bb3318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:36:12 2023 -0800 
-------------------------------------------------------------------------------- 
Maximum GT frequency option can be read.

[Issue Description]
Maximum GT frequency option can be read.

[Resolution]
Maximum GT frequency option can be read.

Package/Module:Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16022246066
Original commit date: Thu Oct 19 16:25:58 2023 +0530
Change-Id: Iec91acae38f0f1a62d9f43a6e1726b8b02d8a613
Original commit hash: ce02b18f286168fe5cd93b5ea41d94be3586d37a

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
LunarLakeFspPkg/Upd/FspsUpd.dsc
LunarLakeFspPkg/Upd/UpdList/FSPS.txt
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
OneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
OneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
OneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c

================================================================================ 
Commit: 886858f175f5842a8d7c63096b77c7a026c28cd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:35:58 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Enabled fpdt perf measurements in ACM

[Feature Description]
Detailed performance information for ACM has not been
available in FPDT performance logs. This change will
allow for this compatibility with performance BIOS builds.

Package/Module:
PlatSamplePkg, OneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16022234444
Original commit date: Fri Oct 13 07:57:39 2023 -0700
Change-Id: I4ccc40a30b0bc78b2296dd6a4da07f9a58001edd
Original commit hash: 0f274899e48a26312e2222af9ac3cfca3cd6ce73

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
LunarLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 0119ba8aab9a6a382659b6139f87fb322f4f84e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:35:45 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2430_00

Hsd-es-id: N/A"
Original commit date: Sun Oct 22 16:07:20 2023 -0700
Original commit hash: f3bf408bf5ed00a7604464fa3d17ad448c1842ea

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0fe7ca7e3657f55501733c72bd7b4fa026d61c0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:35:33 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2426_00

Hsd-es-id: N/A"
Original commit date: Sat Oct 21 16:05:36 2023 -0700
Original commit hash: b132101fcccee81aa00b311674b3cabff62c7eb4

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: db8ff0e868c892d9c691b9117a77034aef6f7af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:35:09 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2425_01

Hsd-es-id: N/A"
Original commit date: Fri Oct 20 16:57:54 2023 -0700
Original commit hash: b0a054d5d8972a6ec1bd53887a4f59bdfee540c6

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 70a2d15a4d43ac26b9c2578e2a2d1e992b640bd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:34:56 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.50.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018951360
Original commit date: Thu Oct 12 11:32:53 2023 -0700
Change-Id: I049c16267a3a53db5c2179c77ff0e68f418d2270
Original commit hash: a52f95af025fb55ad139213715fc3320be7acf7c

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: dc2500d6fc0e2322e3d8ae83ef8dc6ea752834f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:34:40 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.15

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 19 01:12:36 2023 +0000
Original commit hash: 45a34bd7e07265e97844a7b2c4c99b373fd3863f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d055b9ca5130a35e41b046f3f87bf174fe2fb661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:34:24 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] PORT from MTL: Add EV automation CMOS/scratchpad

[Feature Description]
- Implement and adapt additional CMOS/scratchpad hooks into LNL in
order to enable EV automation and debug
- Full list of LNL CMOS hooks in feature request 22012117217
under comments section
- Added MRC LocalStub support for debug environment
- Added test cases INI files to test the CMOS hooks in the
automated LocalStub CI runs

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Hsd-es-id: 14018036159
Original commit date: Tue Aug 1 10:49:26 2023 -0700
Change-Id: Ief6bd7f7c58a71d56a9092a63258ac70a2cda1ab
Original commit hash: 528b0c2722235664db8c57cf2513002a46f71cbe

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h

================================================================================ 
Commit: b9efee459f17e2391b2c90d38eba7b4ec97a9343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:34:08 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.14

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 17 04:09:31 2023 +0000
Original commit hash: 1549811b21b0189f42d42ef46ae191293b96903f

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0b36926ad76acce103e898d14301e5bcb89e984a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:33:53 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL B0][MRC][MC]Not enough storage in MRS FSM for per lane DFE

[Feature Description]
MC MRS FSM storage increased between A0 to B0 to accommodate additional
MRs, aiming to support DFE per lane
Link to the design HSD provided below

This commit does not contain the actual Per Lane DFE training,
PR title is taken from design HSD title.
EV still evaluating added value of this functionality.
Once added - also actual MRS FSM configuration will be updated with

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 14018491725
Original commit date: Tue Sep 19 16:15:26 2023 +0300
Change-Id: I3678dad0ad02d11c90c13b3da23c06a0cf76b659
Original commit hash: 2e41d004fb1c5f9019e12f0b7589ca8202e404d6

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcReset.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h

================================================================================ 
Commit: d6095aa0906d53f294eb3286952bb74b055e6310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:33:38 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.13

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Tue Oct 17 00:20:31 2023 +0000
Original commit hash: 4152ff3b64e018b52a8ea538374f1a007a3a9ed1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 7e317c67b147c7a75293875b09462f6596786615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:33:12 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.12

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Mon Oct 16 23:09:24 2023 +0000
Original commit hash: ddaa49bd6ecc8816151d8b6b6905fe00e8111b97

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 83a51be7773ce8af090a0061971ec723f87d2a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:32:58 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] CTE changes for Xtensa simulation

[Feature Description]
- MrcUcLoadGreenCode: skip both zero preload and green bin load if we
use fast backdoor load on CTE (default mode)
- Green Makefile: update sram/iram/dram generation steps
- genECC script: update for DOS vs. UNIX EOL handling

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020597232
Original commit date: Mon Oct 16 13:24:49 2023 -0700
Change-Id: I37187137740ab9aac93c4a3edd7e18592fb24c2b
Original commit hash: 8919bbb8801ff60205a31d1cebf9250ee54f2cfe

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcManagement.c

================================================================================ 
Commit: 7a1863539426f385b0eda669ad0ee8ed9a8745fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:32:45 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.11

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Sat Oct 14 01:43:02 2023 +0000
Original commit hash: 560bae1cd1af2e34f2dcbd81758c0a441d59e2a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8759a0a2aa06a2edbff06f22744bc8e64756e1ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:32:15 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.10

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 05:25:08 2023 +0000
Original commit hash: da3efaa53208880908e1bbc263d19f516bce55fa

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: d2146ef1d375588822b0a58e835e5454c4e0ebe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:31:41 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.9

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 04:10:41 2023 +0000
Original commit hash: c7fb0c9e7987e94bb11375f23ef4aee155fe2294

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 9aed259718567bb289c3b7c3f6a20489103fc2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:31:25 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M | LP5] Enable LpMode4 By Default

[Feature Description]
Enable LpMode4 by default

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011289759
Original commit date: Thu Oct 5 11:50:05 2023 +0300
Change-Id: I6d87744a3bb4e6d1358228e8c8724efb7b07a53d
Original commit hash: 5a4e45e5bd411dd1f047a62438e3c5c9c4a6856d

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 4a26cb7731b03557caa06fdad0064fe726a5a950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:31:06 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.8

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 01:31:25 2023 +0000
Original commit hash: 522b5406809ab04f4ea0847e2cfe9eb1315ec070

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 42a0523f4f36eafa839ab3c7c25feb91bed03805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:30:50 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M] Move Consolidated Green Bins outside Binaries dir Pt1

[Feature Description]
- Move Green bins to Binaries/LunarLakeBinPkg/MemoryInit,
the current Binaries/LunarLakeBinPkg/Binaries does not allow
the bins to be made external.
- Extl and Intl build will use the same debug/release Green bin.
Path is updated to reflect this.
- Remove external build features from makefiles, MrcPayload.c/h,
and the generating script
- corrected timestamp size in Green bin validation script and add
more detailed error printouts

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] All

Hsd-es-id: 14020521865
Original commit date: Fri Oct 6 21:36:16 2023 -0700
Change-Id: Iaa5e155db6373bee3133a2d5a19940bc5619af29
Original commit hash: 4a531f24874a736e50c3228cd362c7ce9ce12503

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/LunarLakeFspPkg.fdf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.h

================================================================================ 
Commit: 2cc9c6d89d58f4807ca1b988a1d15c456b97bd1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:30:34 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.7

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Fri Oct 13 00:30:39 2023 +0000
Original commit hash: e2d71f97dbd7325a7d889ce8eb96516cd6bb58db

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: f4e61444b1a2c344e537ad568d9d4a4d171f1764 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:29:54 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.6

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 12 14:09:08 2023 +0000
Original commit hash: 7d15fafb2b2892b3661c37f69b3f69cc453b62a3

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: cb7243fd948e3eed53303808e25650fd20658ee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:29:39 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] LP5 Pre Emphasis Training enable

[Feature Description]
Enable Pre-Emphasis training to improve Rx margins
LPDDR5X SDRAM features Pre-Emphasis for DQ to compensate
transmission loss as optional function.
The Pre-Emphasis can be enabled at >= 6400Mbps frequency.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 14019826847
Original commit date: Sun Jun 18 17:58:49 2023 +0300
Change-Id: I978fe2bf30aff19b1944f9688dffa7756f6c8df6
Original commit hash: e44b03924008971b3944e65b0da2020a1f026a7e

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: af94919c7d1d31c0180b57ab47bd2916fbf52d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:29:16 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.5

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Thu Oct 12 00:12:11 2023 +0000
Original commit hash: 20a56e68a08090b2fa8d60a36f49a36120a78e03

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 0391b9a84d9aa57213731bddf6c4bdbeb9f67e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:28:28 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.4

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 17:40:25 2023 +0000
Original commit hash: c9bc6490dd71b985695ac1760cac9d9bc61c5620

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 609a6bd2ab0c34bf5f77dc1030820a3fd4f1545f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:27:56 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Revert - Disable periodic comp when LPmode4 is enabled for SAGV0

[Feature Description]

Reverted PR mitigated design restriction -
No periodic comp allowed during LPmode 4.

New Pcode patch introduced, addressing the restriction.
MRC change in reverted PR being changed - instead of logic to be:
LpMOde4 + EnPeriodicComp + SaGV pt0 --> DisablePeriodicComp
Now it is:
LpMOde4 + EnPeriodicComp + SaGV Disabled --> DisablePeriodicComp

Package/Module: OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
ALL

Hsd-es-id: 13011275353
Original commit date: Wed Sep 27 10:28:50 2023 +0300
Change-Id: I6d296fbc79e2e14cdaf4b1fa12486b1a7fed9698
Original commit hash: 9f156f7be618169996af5a0b6f1e810aa8a80609

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c

================================================================================ 
Commit: 3d1025801e18d45d952d8b5f083d3b3c5ab3bade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:27:28 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.3

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 06:36:37 2023 +0000
Original commit hash: d8cd422966b6f0c43c5f494199abe6e6c47cec39

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 126ba264178e22127aa57788a81c1657958b264c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:26:43 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.2

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 01:22:23 2023 +0000
Original commit hash: 64ce8c1cf8f65e7610e16fcfcf6a83d03af023d1

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 87b4f2fb555bc8d820c2fc5363d8243523dede26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:26:29 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL-M][A0] Margin collapsed after Read DCA training

[Feature Description]
RxDLL may loose lock due to DIMM DCA change.
MRC should issue an RxDLL reset after each DIMM DCA setting test during
Read DCA training.
New GetSet:
GsmIocForceRxDllReset DATASHARED_DDRCRDLLCONTROL1.ForceDLLReset

Package/Module: OneSiliconPkg/MemoryInit

[Impacted Platform] all

Hsd-es-id: 14020534709
Original commit date: Sun Oct 8 23:46:27 2023 -0700
Change-Id: I75c361d764ae9d5652fbd05afac1b84982f2508c
Original commit hash: 6fa573b3b2b5fa598a91bee3b5512514e1b513a5

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h

================================================================================ 
Commit: 8e741ab391017f64a4961a8d19a0d4f52427450d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:26:13 2023 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.1.49.1

[Issue Description]
Update MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/Lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22014478540
Original commit date: Wed Oct 11 00:37:08 2023 +0000
Original commit hash: 3aeb9237e5df4b7c18863466b52415e2447a7983

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 49e5d6306aa384b5e562e7f536586d4346596d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:25:43 2023 -0800 
-------------------------------------------------------------------------------- 
Update MrcVersion.h and ReleaseNotes to 0.1.49.0

[Issue Description]
Need to update lunarlake_family to the most recent MRC version.

[Resolution]
Updating MrcVersion.h and ReleaseNotes

Package/Module:OneSiliconPkg/MemoryInit/lnl

[Impacted Platform]
All

Registers impacted: None

Hsd-es-id: 22018946101
Original commit date: Tue Oct 10 15:57:13 2023 -0700
Change-Id: I70597fb373eeb35442b08e691e732b68962e5357
Original commit hash: 48808b7bc77e8610b459e4036608812c1fc3ff4b

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h

================================================================================ 
Commit: 8fcf5e3d3492c3c66f76abeff4734b5f56f38e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:25:30 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2425_00

Hsd-es-id: N/A"
Original commit date: Fri Oct 20 16:07:28 2023 -0700
Original commit hash: cb06a83309c32deea207f0f9d735d436728a1092

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d1dc5447b242bb7ce5e7b50acc9b60f9f4077455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:25:15 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL] Boot time is 40 sec higher without Cnvi

[Issue Description]
[LNL] Boot time is 40 sec higher without Cnvi card
connected due to BT WA added in BIOS

[Resolution]
Bt will be toggled only when Cnvi device is connected

Package/Module:
Features

[Impacted Platform]
LNL

Hsd-es-id: 16022284574
Original commit date: Thu Oct 19 02:43:13 2023 -0700
Change-Id: I7f6c49cf359279f6204dbf791a2057fcd092f271
Original commit hash: d0f576f6a9b156e53393e562244e1e3d507b8400

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtReset.asl

================================================================================ 
Commit: 86e164d0f4d0f77456714a0d521e093f89492058 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:25:02 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2424_01

Hsd-es-id: N/A"
Original commit date: Thu Oct 19 18:50:42 2023 -0700
Original commit hash: d778b0e0c904519f146d5e0427dfe1896ddb1df7

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c04ecfac9a9b399daa78ebb2f1be56659eb1b323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:24:49 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2424_00

Hsd-es-id: N/A"
Original commit date: Thu Oct 19 16:04:24 2023 -0700
Original commit hash: 13b008e3e1ec1e3014ad83c80213d3091e6ed6ee

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 65d665bf9dc9266070bc320e9b3718f372fa1712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:24:18 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2423_00

Hsd-es-id: N/A"
Original commit date: Wed Oct 18 16:06:42 2023 -0700
Original commit hash: c07bca570cd52e59c09a8652d19b6c3a8d5a04a0

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b81cc9d9cb3536f049b9423c6c69777baa8ae336 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:24:02 2023 -0800 
-------------------------------------------------------------------------------- 
Revert "Corrected Setup option for Ctdp up & down"

This reverts commit 4a74a084a745b597b179107af795fb4a6eccc046.

(cherry picked from commit 04b3611016d3c5bf76c20bc2276c38b08e9e2631)

Wed Oct 18 11:07:29 2023 -0700
Original commit date: Wed Oct 18 11:07:29 2023 -0700
Original commit hash: b550a76c7f7aa43b51f3bcd0b445fef11889ca14

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 75a160fa9aa51279a9126162ceead8571a64e34b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:23:46 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O] Removal of LDO programming.

[Issue Description]
LDO Configuration is not supported.

[Resolution]
Remove corresponding programming

Package/Module: OneSiliconPkg/IpBlock/Pmc

[Impacted Platform]
ALL.

Hsd-es-id: 15014429942
Original commit date: Thu Oct 12 15:56:42 2023 +0530
Change-Id: Ifd7c78dfdbad055a3e1606244c76514b846223eb
Original commit hash: 4273df0eba41272b0d6cd5546ac4b4ea4cdb5555

-------------------------------------------------------------------------------- 
[Changed Files]
OneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: e013ad28aea0aad1d22ce54ea42c3a3155ab772b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:23:32 2023 -0800 
-------------------------------------------------------------------------------- 
[LNL]Check the FIT entry is target for current platform

[Issue Description]
- When FIT type 2 ver. 0x200 get introduced, the FIT entry might be not
target for current platform.
- In current implementation to get the FIT entry would return the first
entry get found without any checking.
- This might cause the incorrect entry get returned.
- If platform is not supported the 0x200 version type 2 entry, it should
be consider to take the legacy 0x100 entry.

[Resolution]
- PeiDxeSmmFitHelperLib
- Library to provide APIs for FIT table operation
- IsFitEntryAddressValid : Check if FIT entry is in valid range
- GetFitPointer : Get the FIT pointer from input buffer
- GetFitEntryBufferByType : Get the FIT entries buffer by type
- GetFitType2EntryVer200Info: Get the CPU FMS and FMS mask FIT entry
- CapsuleFeature.dec
- Add the include file for PlatformCbntSvnCheckHookLib
- CapsuleFeature.dsc
- Add the library path for the FitHelperLib
- Add the library path for the PlatformCbntSvnCheckHookLib (Null)
- BoardPkg.dsc
- Add the library path for the PlatformCbntSvnCheckHookLib
- CbntSvnCheckLib:
- Refine the code to fetch the necessary FIT entries
- Add the check if entry is target for current platform
- Check if fetched flash address is in BIOS region
- Convert the memory address in FIT entry into buffer one

Package/Module:
CapsuleFeaturePkg/CapsuleFeature.dec
CapsuleFeaturePkg/CapsuleFeature.dsc
CapsuleFeaturePkg/Include
CapsuleFeaturePkg/CbntSvnCheckLib
CapsuleFeaturePkg/PeiDxeSmmFitHelperLib

[Impacted Platform]
ALL

Hsd-es-id: 15014450452
Original commit date: Wed Oct 11 19:18:46 2023 +0530
Change-Id: I2d161725c5964b3ea36a1d353082a8bb563ee02d
Original commit hash: 8c9247eb8a50bfa9959323bd1717f6772dad0d95

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Library/FitHelperLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.inf

================================================================================ 
Commit: c1871ceed13dac1cabebbffa1968c72f6b78eeea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:23:15 2023 -0800 
-------------------------------------------------------------------------------- 
[SOC I/O][LNL] ESRT 0x0(Success) observed with BIOS-NIST corrupted capsule.

[Issue Description]
BiosResiliencyDxe driver dispatch was deferred due to dependency
on gPchSpiProtocolGuid.

[Resolution]
gPchSpiProtocolGuid is not consumed by BiosResiliencyDxe. Removed the
dependency to let the driver execute earlier.

Package/Module:
CapsuleFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16022091706
Original commit date: Mon Oct 16 13:13:54 2023 +0530
Change-Id: Ie9e5b65dc3ada37e057cf9e853cc5c40ec6c451f
Original commit hash: fd34e114b487e2c3c555d8c443c1328f7ca23386

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: ce406a6273873ebb33e30c9b939f131358e7d233 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:23:00 2023 -0800 
-------------------------------------------------------------------------------- 
Updated EnableFastVmode_1 in XMLCLI

[Issue Description]
Mismatch in XMLCLI log and POR value
[Resolution]
Updated Default in XMLCLI file for EnableFastVmode_1

Package/Module:LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 15014505970
Original commit date: Wed Oct 18 15:48:16 2023 +0530
Change-Id: I7bd16ab2cf7836f7928607be05e29e327574d409
Original commit hash: a989e2dc23487afb5a3c791aeb5c4d45a05c6e4b

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: f4783c23c0bb41af8aba204f5bbe2e21b14b167f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:22:43 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_family_Daily Daily Updating Version/ID: LunarLake_2422_03

Hsd-es-id: N/A"
Original commit date: Tue Oct 17 23:08:23 2023 +0000
Original commit hash: 576c6002c3290d836ffb0eac8ed66d7beff6f742

-------------------------------------------------------------------------------- 
[Changed Files]
LunarLakeBoardPkg/BiosId.env
OneSiliconPkg/Product/LunarLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 75c1f9b1c8d93a6fa4a1e3cc5c4b563a94c579ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:22:28 2023 -0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Dec 5 13:20:15 2023 -0800
Original commit date: Tue Dec 5 13:20:15 2023 -0800
Original commit hash: d75b520fd335695a05fd7e4adf00f1965e713c32

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/TelemetryFeaturePkg/HealthDriver/MrcHealthDxe/MrcHealthDxe.c
LunarLakeBoardPkg/BiosId.env
LunarLakeBoardPkg/BoardPkg.dsc
LunarLakeBoardPkg/BoardPkgPcdInit.dsc
LunarLakeBoardPkg/BoardPkgPcdUpdate.dsc
LunarLakeBoardPkg/LunarLakeBoards/Include/LunarLakeMRvpBoardsConfigPatchTable.h
LunarLakeFspPkg/FspPkgPcdInit.dsc
LunarLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
LunarLakeFspPkg/LunarLakeFspPkg.fdf
LunarLakeFspPkg/Upd/FspmUpd.dsc
LunarLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
LunarLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
LunarLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieEndPoint.asl
LunarLakePlatSamplePkg/Features/Pep/Dxe/AcpiTables/PepOverride.asl
LunarLakePlatSamplePkg/Include/SetupVariable.h
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.c
LunarLakePlatSamplePkg/Library/DxeDriverBdat/BdatList.inf
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
LunarLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
LunarLakePlatSamplePkg/PlatformPkg.dsc
LunarLakePlatSamplePkg/Setup/CpuSetup.c
LunarLakePlatSamplePkg/Setup/CpuSetup.hfr
LunarLakePlatSamplePkg/Setup/CpuSetup.uni
LunarLakePlatSamplePkg/Setup/MemorySetup.c
LunarLakePlatSamplePkg/Setup/PchUfsSingleController.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.c
LunarLakePlatSamplePkg/Setup/SaSetup.h
LunarLakePlatSamplePkg/Setup/SaSetup.hfr
LunarLakePlatSamplePkg/Setup/SaSetup.uni
LunarLakePlatSamplePkg/Setup/Setup.inf
LunarLakePlatSamplePkg/Setup/SetupCallbackExList.h
LunarLakePlatSamplePkg/Setup/SetupId.h
OneSiliconPkg/Bdat/Dxe/BdatAccessHandler.h
OneSiliconPkg/Bdat/Dxe/BdatFactory.c
OneSiliconPkg/Bdat/Dxe/BdatFactory.h
OneSiliconPkg/Bdat/Include/Bdat4.h
OneSiliconPkg/Fru/LnlCDie/Include/CpuGenInfo.h
OneSiliconPkg/Fru/LnlCDie/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
OneSiliconPkg/Fru/LnlCDie/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioNativeLib/LnlSocGpioNativeLib.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMNativeSignals.c
OneSiliconPkg/Fru/LnlSoc/Library/LnlSocGpioTopology/GpioV2LnlSocMPadData.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
OneSiliconPkg/Fru/LnlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
OneSiliconPkg/Fru/LnlSoc/SocInit/Dxe/PchInitDxe.inf
OneSiliconPkg/Include/AcpiGpio.h
OneSiliconPkg/Include/ConfigBlock/Memory/Ver5/MemoryConfig.h
OneSiliconPkg/Include/MemInfoHob.h
OneSiliconPkg/Include/Protocol/MemInfo.h
OneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcie.c
OneSiliconPkg/IpBlock/IpPcieSip17/IpPcieLib/IpPcieSipInitLib.c
OneSiliconPkg/IpBlock/IpPcieSip17/Register/IpPcieDefines.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/Include/BlueMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/MemoryInit.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcGeneral.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/BlueMrcStartMemoryConfiguration.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/BdatLib/MrcBdat.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcAmt.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/Include/MrcPpr.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/JedecLib/Lpddr5/BlueMrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/BlueMrcReset.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcAmt.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcPpr.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/ServicesLib/MrcTurnAround.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcManagement.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/UcManagement/MrcUcPayloadData.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Blue/PeiMemoryInitLib/Source/WriteTraining/BlueMrcWriteDqDqs.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcDebugHook.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcInterface.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcRmtData.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/Include/MrcVersion.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemPolicyLib/PeiMemPolicyLib.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Api/MrcDebugPrintCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCommon.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/Include/MrcCrosser.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcChipRouting.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Common/PeiMemoryInitLib/Source/ServicesLib/MrcCommon.c
OneSiliconPkg/IpBlock/MemoryInit/Lnl/Green/PeiMemoryInitLib/Source/Include/GreenMrcCommonTypes.h
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLib.inf
OneSiliconPkg/IpBlock/MemoryInit/Lnl/PeiMemoryInitLibFsp.inf
OneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 138213cb8aa335cd463fa6ed4be3ce5c7fe6c63c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Dec 20 09:21:04 2023 -0800 
-------------------------------------------------------------------------------- 
"[TeamCity] LNL LunarLake_lunarlake_program_platform_Daily Daily Updating Version/ID: LunarLake_2422_92

Hsd-es-id: N/A"
Original commit date: Wed Nov 15 01:58:31 2023 -0800
Original commit hash: 87943bbe826d3c38ec5b14cf427e45d4cd9b3c1a

-------------------------------------------------------------------------------- 
[Changed Files]
LICENSE.txt
OneSiliconPkg/SiPkg.dec
