// Seed: 1112657570
module module_0 (
    input  tri  id_0,
    input  wor  id_1,
    output tri0 id_2
);
  logic id_4 = 1;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign module_1.id_4  = 0;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wor   id_4,
    input  uwire id_5,
    inout  wire  id_6
);
  assign id_4 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri id_7
);
  logic id_9;
  ;
  assign id_9 = id_9;
endmodule
