set_property SRC_FILE_INFO {cfile:/home/faciraci/Documents/FPGAFermiLab/files/BoardFiles/streamAdder/streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc rfile:../../../streamAdder.gen/sources_1/bd/design_1/ip/design_1_clk_0_0/src/clk_bd_clk_wiz_0_0/clk_bd_clk_wiz_0_0.xdc id:1 order:EARLY scoped_inst:U0/clk_wiz_0/inst} [current_design]
current_instance U0/clk_wiz_0/inst
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1_p]] 0.080
