// Seed: 2099092091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  assign module_1.id_7 = 0;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  ;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7
);
  wire  id_9;
  logic id_10;
  wor   id_11 = 1'b0;
  wire  id_12;
  ;
  assign id_11 = -1;
  assign id_7  = id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11,
      id_12,
      id_11,
      id_11,
      id_9,
      id_11,
      id_11,
      id_9
  );
endmodule
