// Seed: 537280051
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  assign id_2 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd86
) (
    input  tri0 _id_0,
    output wand id_1
);
  logic [1 'b0 : id_0] id_3[-1 : id_0];
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1] = id_1;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
  wire [(  1 'b0 ) : -1 'b0] id_5;
endmodule
