Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Nov 25 10:19:02 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file imp_fibbonacciData_control_sets_placed.rpt
| Design       : imp_fibbonacciData
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |              32 |           12 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+
|              Clock Signal             |           Enable Signal          |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+
|  clk_BUFG                             |                                  | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              6 |
|  DataTransfer/Processor/PCounter/E[0] |                                  |                                           |                5 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[1]_0[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[0]_0[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[0]_1[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[1]_1[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[1]_2[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                3 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[2]_0[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                2 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[2]_1[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                2 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[2]_2[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                3 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[4]_0[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                2 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[4]_1[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                4 |              8 |
|  clk_BUFG                             | DataTransfer/pro/out_reg[5]_0[0] | DataTransfer/Processor/DataMem/CPU_RESETN |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                  |                                  | DataTransfer/Processor/DataMem/CPU_RESETN |               13 |             46 |
+---------------------------------------+----------------------------------+-------------------------------------------+------------------+----------------+


