/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [5:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_3z | celloutsig_1_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[7] | celloutsig_0_12z);
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_0_6z = ~celloutsig_0_5z[1];
  assign celloutsig_0_15z = ~celloutsig_0_11z;
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_5z[0]) & celloutsig_0_3z[4]);
  assign celloutsig_0_17z = ~((celloutsig_0_15z | celloutsig_0_13z) & celloutsig_0_7z);
  assign celloutsig_0_10z = celloutsig_0_1z[7] ^ celloutsig_0_2z;
  assign celloutsig_0_11z = celloutsig_0_9z ^ celloutsig_0_5z[1];
  assign celloutsig_0_21z = celloutsig_0_0z[15] ^ celloutsig_0_5z[6];
  assign celloutsig_0_5z = celloutsig_0_0z[14:7] + { in_data[63:57], celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[14:6] + in_data[51:43];
  assign celloutsig_0_20z = { celloutsig_0_4z[2:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_18z } + { in_data[69:62], celloutsig_0_5z };
  assign celloutsig_1_18z = { in_data[136:133], celloutsig_1_9z } == { in_data[151:147], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_0z[12:8], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z } == { celloutsig_0_3z[4:2], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_40z = { celloutsig_0_24z[9:0], celloutsig_0_18z, celloutsig_0_25z } <= { in_data[56:54], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[183:180] <= in_data[140:137];
  assign celloutsig_0_23z = { celloutsig_0_0z[7:6], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_12z } <= celloutsig_0_14z[6:0];
  assign celloutsig_0_29z = { celloutsig_0_8z[3:1], celloutsig_0_11z } <= { celloutsig_0_14z[6:4], celloutsig_0_12z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_5z } && { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_27z = ! { in_data[59:49], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_37z = celloutsig_0_0z[1] & ~(celloutsig_0_36z[3]);
  assign celloutsig_1_9z = celloutsig_1_1z[3:1] % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_1_3z = | { in_data[117], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_28z = | { celloutsig_0_0z[7:6], celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_2z = ~^ celloutsig_0_1z[8:1];
  assign celloutsig_0_25z = ~^ { celloutsig_0_22z[2:0], celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_39z = { celloutsig_0_22z[1:0], celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z } >> celloutsig_0_4z;
  assign celloutsig_1_1z = { in_data[149:148], celloutsig_1_0z, celloutsig_1_0z } >> in_data[125:122];
  assign celloutsig_0_19z = celloutsig_0_1z[4:2] >> { celloutsig_0_16z[2:1], celloutsig_0_13z };
  assign celloutsig_0_16z = { celloutsig_0_1z[6:5], celloutsig_0_2z } >>> celloutsig_0_1z[8:6];
  assign celloutsig_0_24z = { in_data[4:1], celloutsig_0_1z, celloutsig_0_15z } >>> { in_data[70:65], celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_0_0z = in_data[43:25] - in_data[71:53];
  assign celloutsig_0_36z = { celloutsig_0_20z[12:10], celloutsig_0_11z } - { celloutsig_0_20z[6:4], celloutsig_0_29z };
  assign celloutsig_1_2z = { in_data[154:153], celloutsig_1_0z } - celloutsig_1_1z[2:0];
  assign celloutsig_0_8z = celloutsig_0_0z[18:15] - celloutsig_0_5z[5:2];
  assign celloutsig_0_14z = celloutsig_0_1z - { in_data[37:31], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_0z[4:2] - celloutsig_0_5z[5:3];
  assign celloutsig_0_3z = in_data[60:52] - in_data[92:84];
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_3z) | in_data[139]);
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_4z = celloutsig_0_1z[6:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_17z = in_data[166:161];
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_22z = { celloutsig_0_4z[3:1], celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_1_19z = ~((celloutsig_1_17z[1] & celloutsig_1_5z) | (celloutsig_1_7z & celloutsig_1_3z));
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
