# SystemVerilog
*.vcd
*.vvp
/**/*.log
/**/*.jou
/**/*.wdb
/**/*.pb
xsim.dir/

# Assembly
**/bin
**/output
.gdb_history

# C
/**/build
/**/.cache
/**/compile_commands.json
/**/sdkconfig*
