

================================================================
== Vitis HLS Report for 'sin_or_cos_double_s'
================================================================
* Date:           Sat Nov 12 22:08:10 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 34 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 35 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %t_in_read" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 36 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 37 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 38 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i64 %data_V"   --->   Operation 39 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.88ns)   --->   "%closepath = icmp_ult  i11 %din_exp_V, i11 1022"   --->   Operation 40 'icmp' 'closepath' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i64 %data_V"   --->   Operation 41 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.63ns)   --->   "%add_ln214 = add i11 %din_exp_V, i11 1101"   --->   Operation 42 'add' 'add_ln214' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.69ns)   --->   "%addr = select i1 %closepath, i11 74, i11 %add_ln214"   --->   Operation 43 'select' 'addr' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10"   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i4 %tmp"   --->   Operation 45 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 46 'getelementptr' 'ref_4oPi_table_256_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 47 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i11 %addr"   --->   Operation 48 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.89ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0"   --->   Operation 49 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%table_256_V = load i4 %ref_4oPi_table_256_V_addr" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:426]   --->   Operation 50 'load' 'table_256_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i7 %trunc_ln628"   --->   Operation 51 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (4.94ns)   --->   "%r_V_15 = shl i256 %table_256_V, i256 %zext_ln930"   --->   Operation 52 'shl' 'r_V_15' <Predicate = true> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_15, i32 86, i32 255"   --->   Operation 53 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_12"   --->   Operation 54 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i53 %p_Result_13"   --->   Operation 55 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [5/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 56 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 57 [4/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 57 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 58 [3/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 58 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 59 [2/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 60 [1/5] (6.97ns)   --->   "%ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494"   --->   Operation 60 'mul' 'ret_V_5' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166"   --->   Operation 61 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169"   --->   Operation 62 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 63 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 64 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp_5, i1 %xor_ln1027"   --->   Operation 65 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (5.23ns)   --->   "%Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V"   --->   Operation 66 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 5.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (1.80ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 67 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123"   --->   Operation 68 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1"   --->   Operation 69 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_14, i32 61, i32 0"   --->   Operation 70 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2"   --->   Operation 71 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1204 = sext i63 %p_Result_15"   --->   Operation 72 'sext' 'sext_ln1204' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1"   --->   Operation 73 'cttz' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i64 %tmp_s"   --->   Operation 74 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.34>
ST_10 : Operation 75 [1/1] (1.63ns)   --->   "%Ex_V = add i11 %din_exp_V, i11 1027"   --->   Operation 75 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 76 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 77 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i7 %Mx_zeros"   --->   Operation 78 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i7 %Mx_zeros"   --->   Operation 79 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (4.89ns)   --->   "%r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454"   --->   Operation 80 'shl' 'r' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123"   --->   Operation 81 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (1.63ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841"   --->   Operation 82 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10"   --->   Operation 83 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (2.30ns)   --->   "%tmp_3 = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 84 'mux' 'tmp_3' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%xor_ln271 = xor i1 %tmp_3, i1 1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 85 'xor' 'xor_ln271' <Predicate = (do_cos_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_3" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 86 'select' 'cos_basis' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 87 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 88 'mux' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%tmp_2 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 89 'mux' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_9, i1 %tmp_2" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 90 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (1.88ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0"   --->   Operation 91 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (1.88ns)   --->   "%icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047"   --->   Operation 92 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_3)   --->   "%xor_ln311 = xor i1 %icmp_ln1019_2, i1 1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 93 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (2.06ns) (out node of the LUT)   --->   "%results_sign_V_3 = and i1 %results_sign_V, i1 %xor_ln311" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 94 'and' 'results_sign_V_3' <Predicate = true> <Delay = 2.06> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.93>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i11 %Ex_V_3"   --->   Operation 95 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (1.63ns)   --->   "%sub_ln1512 = sub i12 0, i12 %sext_ln1535"   --->   Operation 96 'sub' 'sub_ln1512' <Predicate = (isNeg)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535"   --->   Operation 97 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 98 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 99 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V = lshr i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 100 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node r_V_16)   --->   "%r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488"   --->   Operation 101 'shl' 'r_V_2' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (4.59ns) (out node of the LUT)   --->   "%r_V_16 = select i1 %isNeg, i63 %r_V, i63 %r_V_2"   --->   Operation 102 'select' 'r_V_16' <Predicate = true> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_16, i32 56, i32 62"   --->   Operation 103 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_16"   --->   Operation 104 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_16, i32 7, i32 55"   --->   Operation 105 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i49 %B_trunc"   --->   Operation 106 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [5/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 107 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 108 [4/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 108 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.66>
ST_14 : Operation 109 [3/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 109 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.66>
ST_15 : Operation 110 [2/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 110 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i1 %do_cos_read, i1 1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 111 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %tmp_3, i1 %xor_ln29" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:29]   --->   Operation 112 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_4"   --->   Operation 113 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 114 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 115 'getelementptr' 'fourth_order_double_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 116 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 117 'getelementptr' 'fourth_order_double_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 118 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>
ST_15 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 119 'and' 'and_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node results_sign_V_4)   --->   "%results_sign_V_2 = and i1 %p_Result_11, i1 %xor_ln29" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 120 'and' 'results_sign_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sign_V_4 = select i1 %and_ln300, i1 %results_sign_V_2, i1 %results_sign_V_3" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 121 'select' 'results_sign_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.66>
ST_16 : Operation 122 [1/5] (5.66ns)   --->   "%r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271"   --->   Operation 122 'mul' 'r_V_4' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97"   --->   Operation 123 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr"   --->   Operation 124 'load' 'fourth_order_double_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 52> <Depth = 256> <ROM>
ST_16 : Operation 125 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr"   --->   Operation 125 'load' 'fourth_order_double_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 44> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i49 %B_squared_V"   --->   Operation 126 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [5/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 127 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 128 [5/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 128 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i56 %B_V"   --->   Operation 129 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load"   --->   Operation 130 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [5/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 131 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i49 %B_squared_V"   --->   Operation 132 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load"   --->   Operation 133 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [5/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 134 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.44>
ST_18 : Operation 135 [4/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 135 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [4/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 136 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [4/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 137 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 138 [4/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 138 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.44>
ST_19 : Operation 139 [3/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 139 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [3/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 140 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [3/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 141 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [3/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 142 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.44>
ST_20 : Operation 143 [2/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 143 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [2/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 144 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 145 'getelementptr' 'fourth_order_double_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 146 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_20 : Operation 147 [2/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 147 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [2/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 148 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541"   --->   Operation 149 'getelementptr' 'fourth_order_double_sin_cos_K3_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 150 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541"   --->   Operation 151 'getelementptr' 'fourth_order_double_sin_cos_K4_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [2/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 152 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.44>
ST_21 : Operation 153 [1/5] (5.66ns)   --->   "%r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271"   --->   Operation 153 'mul' 'r_V_5' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/5] (5.66ns)   --->   "%r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818"   --->   Operation 154 'mul' 'r_V_7' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr"   --->   Operation 155 'load' 'fourth_order_double_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 59> <Depth = 256> <ROM>
ST_21 : Operation 156 [1/5] (6.44ns)   --->   "%r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273"   --->   Operation 156 'mul' 'r_V_9' <Predicate = true> <Delay = 6.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107"   --->   Operation 157 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/5] (5.66ns)   --->   "%r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1"   --->   Operation 158 'mul' 'r_V_10' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92"   --->   Operation 159 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97"   --->   Operation 160 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr"   --->   Operation 161 'load' 'fourth_order_double_sin_cos_K3_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 33> <Depth = 256> <ROM>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97"   --->   Operation 162 'partselect' 'trunc_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/2] (2.32ns)   --->   "%fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr"   --->   Operation 163 'load' 'fourth_order_double_sin_cos_K4_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0"   --->   Operation 164 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i42 %trunc_ln1"   --->   Operation 165 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load"   --->   Operation 166 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [2/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 167 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i35 %trunc_ln1270_1"   --->   Operation 168 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load"   --->   Operation 169 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 170 [2/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 170 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i63 %t1_V"   --->   Operation 171 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i56 %rhs_1"   --->   Operation 172 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1"   --->   Operation 173 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i48 %rhs_2"   --->   Operation 174 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347"   --->   Operation 175 'add' 'ret_V_7' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 176 [1/2] (6.91ns)   --->   "%r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273"   --->   Operation 176 'mul' 'r_V_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/2] (6.91ns)   --->   "%r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1"   --->   Operation 177 'mul' 'r_V_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59"   --->   Operation 178 'partselect' 'rhs_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74"   --->   Operation 179 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 180 [1/1] (1.41ns)   --->   "%Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 180 'select' 'Mx_V_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i37 %trunc_ln2"   --->   Operation 181 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347"   --->   Operation 182 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i29 %rhs_4"   --->   Operation 183 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1"   --->   Operation 184 'add' 'ret_V' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i63 %Mx_V_2"   --->   Operation 185 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i64 %ret_V"   --->   Operation 186 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [5/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 187 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 188 [4/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 188 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 189 [3/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 189 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 190 [2/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 190 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 191 [1/5] (6.97ns)   --->   "%r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2"   --->   Operation 191 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125"   --->   Operation 192 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_s_41 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 110, i32 125"   --->   Operation 193 'partselect' 'p_Result_s_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_31_1 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 94, i32 109"   --->   Operation 194 'partselect' 'p_Result_31_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_31_2 = partselect i16 @_ssdm_op_PartSelect.i16.i126.i32.i32, i126 %r_V_14, i32 78, i32 93"   --->   Operation 195 'partselect' 'p_Result_31_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77"   --->   Operation 196 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.59>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_s_41, i16 32768"   --->   Operation 197 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9, i32 31, i32 0"   --->   Operation 198 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_1, i1 1"   --->   Operation 199 'cttz' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %tmp_8"   --->   Operation 200 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (4.59ns)   --->   "%shl_ln1454 = shl i63 %result_V, i63 %zext_ln1488_1"   --->   Operation 201 'shl' 'shl_ln1454' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [1/1] (2.78ns)   --->   "%icmp_ln1653 = icmp_eq  i63 %result_V, i63 0"   --->   Operation 202 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.10>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_9_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_31_1, i16 32768"   --->   Operation 203 'bitconcatenate' 'p_Result_9_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_9_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %p_Result_31_2, i16 32768"   --->   Operation 204 'bitconcatenate' 'p_Result_9_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%p_Result_34_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9_1, i32 31, i32 0"   --->   Operation 205 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_8_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_1, i1 1"   --->   Operation 206 'cttz' 'tmp_8_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_34_2 = partselect i32 @llvm.part.select.i32, i32 %p_Result_9_2, i32 31, i32 0"   --->   Operation 207 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_8_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_2, i1 1"   --->   Operation 208 'cttz' 'tmp_8_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (2.47ns)   --->   "%icmp_ln453 = icmp_eq  i32 %tmp_8, i32 16" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 209 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 210 [1/1] (2.55ns)   --->   "%add_ln451 = add i32 %tmp_8_1, i32 16" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 210 'add' 'add_ln451' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln1488_2 = zext i32 %tmp_8_1"   --->   Operation 211 'zext' 'zext_ln1488_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (4.59ns)   --->   "%shl_ln1454_1 = shl i63 %shl_ln1454, i63 %zext_ln1488_2"   --->   Operation 212 'shl' 'shl_ln1454_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (2.47ns)   --->   "%icmp_ln453_1 = icmp_eq  i32 %tmp_8_1, i32 16" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 213 'icmp' 'icmp_ln453_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (2.55ns)   --->   "%add_ln451_1 = add i32 %tmp_8_2, i32 %add_ln451" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 214 'add' 'add_ln451_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (2.47ns)   --->   "%icmp_ln453_2 = icmp_eq  i32 %tmp_8_2, i32 16" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 215 'icmp' 'icmp_ln453_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.07>
ST_32 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 216 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_7, i17 65536"   --->   Operation 217 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_34_3 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 218 'partselect' 'p_Result_34_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_8_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_34_3, i1 1"   --->   Operation 219 'cttz' 'tmp_8_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln461)   --->   "%sext_ln186 = sext i11 %Ex_V_4"   --->   Operation 220 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1488_3 = zext i32 %tmp_8_2"   --->   Operation 221 'zext' 'zext_ln1488_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [1/1] (4.59ns)   --->   "%shl_ln1454_2 = shl i63 %shl_ln1454_1, i63 %zext_ln1488_3"   --->   Operation 222 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 223 [1/1] (2.55ns)   --->   "%add_ln451_2 = add i32 %tmp_8_3, i32 %add_ln451_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:451]   --->   Operation 223 'add' 'add_ln451_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln453)   --->   "%xor_ln453 = xor i1 %icmp_ln453_1, i1 1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 224 'xor' 'xor_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln453)   --->   "%and_ln453 = and i1 %icmp_ln453, i1 %xor_ln453" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 225 'and' 'and_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln453_2)   --->   "%and_ln453_1 = and i1 %icmp_ln453_1, i1 %icmp_ln453_2" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 226 'and' 'and_ln453_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln453_2 = and i1 %and_ln453_1, i1 %icmp_ln453" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 227 'and' 'and_ln453_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln453 = select i1 %and_ln453_2, i32 %add_ln451_2, i32 %add_ln451" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 228 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln453 = or i1 %and_ln453_2, i1 %and_ln453" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 229 'or' 'or_ln453' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 230 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln453_1 = select i1 %icmp_ln453, i32 %add_ln451_1, i32 %tmp_8" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 230 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln453_2 = select i1 %or_ln453, i32 %select_ln453, i32 %select_ln453_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 231 'select' 'select_ln453_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 232 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln461 = add i12 %sext_ln186, i12 1023" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 232 'add' 'add_ln461' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln461 = sext i12 %add_ln461" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 233 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln461, i32 %select_ln453_2" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 234 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 235 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.97ns)   --->   "%or_ln462 = or i1 %tmp_14, i1 %icmp_ln1653" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:462]   --->   Operation 236 'or' 'or_ln462' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty = trunc i32 %newexp" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:461]   --->   Operation 237 'trunc' 'empty' <Predicate = (!and_ln300)> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln288 = select i1 %do_cos_read, i11 1023, i11 0" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 238 'select' 'select_ln288' <Predicate = (and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln311 = select i1 %icmp_ln1019_2, i11 2047, i11 0" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 239 'select' 'select_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%or_ln311 = or i1 %icmp_ln1019_2, i1 %or_ln462" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 240 'or' 'or_ln311' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%results_exp_V_1 = select i1 %or_ln311, i11 %select_ln311, i11 %empty" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:311]   --->   Operation 241 'select' 'results_exp_V_1' <Predicate = (!and_ln300)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 242 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %and_ln300, i11 %select_ln288, i11 %results_exp_V_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 242 'select' 'results_exp_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.54>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:16]   --->   Operation 243 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:17]   --->   Operation 244 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:18]   --->   Operation 245 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:19]   --->   Operation 246 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:20]   --->   Operation 247 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%zext_ln1488_4 = zext i32 %tmp_8_3"   --->   Operation 248 'zext' 'zext_ln1488_4' <Predicate = (and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%shl_ln1454_3 = shl i63 %shl_ln1454_2, i63 %zext_ln1488_4"   --->   Operation 249 'shl' 'shl_ln1454_3' <Predicate = (and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%tmp_6 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_3, i32 10, i32 61"   --->   Operation 250 'partselect' 'tmp_6' <Predicate = (and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln453_3)   --->   "%tmp_10 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_1, i32 10, i32 61"   --->   Operation 251 'partselect' 'tmp_10' <Predicate = (!and_ln453_2 & or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (4.59ns) (out node of the LUT)   --->   "%select_ln453_3 = select i1 %and_ln453_2, i52 %tmp_6, i52 %tmp_10" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 252 'select' 'select_ln453_3' <Predicate = (or_ln453 & !or_ln462)> <Delay = 4.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%tmp_11 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454_2, i32 10, i32 61"   --->   Operation 253 'partselect' 'tmp_11' <Predicate = (icmp_ln453 & !or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %shl_ln1454, i32 10, i32 61"   --->   Operation 254 'partselect' 'tmp_12' <Predicate = (!icmp_ln453 & !or_ln453 & !or_ln462)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%select_ln453_4 = select i1 %icmp_ln453, i52 %tmp_11, i52 %tmp_12" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 255 'select' 'select_ln453_4' <Predicate = (!or_ln453 & !or_ln462)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln300)   --->   "%select_ln453_5 = select i1 %or_ln453, i52 %select_ln453_3, i52 %select_ln453_4" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:453]   --->   Operation 256 'select' 'select_ln453_5' <Predicate = (!or_ln462)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 257 'and' 'and_ln300_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%xor_ln300 = xor i1 %and_ln300_1, i1 1" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 258 'xor' 'xor_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_3 = select i1 %xor_ln300, i52 4503599627370495, i52 0" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 259 'select' 'select_ln300_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 260 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 261 [1/1] (0.95ns) (out node of the LUT)   --->   "%select_ln300 = select i1 %or_ln462, i52 0, i52 %select_ln453_5" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 261 'select' 'select_ln300' <Predicate = true> <Delay = 0.95> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i52 %select_ln300_3, i52 %select_ln300" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 262 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_4, i11 %results_exp_V, i52 %results_sig_V"   --->   Operation 263 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_18" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:526]   --->   Operation 264 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i64 %bitcast_ln526" [r:/builds/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 265 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read                           (read          ) [ 0111111111111111111111111111111110]
t_in_read                             (read          ) [ 0000000000000000000000000000000000]
data_V                                (bitcast       ) [ 0000000000000000000000000000000000]
p_Result_11                           (bitselect     ) [ 0111111111111111000000000000000000]
din_exp_V                             (partselect    ) [ 0111111111100000000000000000000000]
din_sig_V                             (trunc         ) [ 0000000000000000000000000000000000]
closepath                             (icmp          ) [ 0111111111100000000000000000000000]
p_Result_12                           (trunc         ) [ 0111100000000000000000000000000000]
add_ln214                             (add           ) [ 0000000000000000000000000000000000]
addr                                  (select        ) [ 0000000000000000000000000000000000]
tmp                                   (partselect    ) [ 0000000000000000000000000000000000]
zext_ln668                            (zext          ) [ 0000000000000000000000000000000000]
ref_4oPi_table_256_V_addr             (getelementptr ) [ 0110000000000000000000000000000000]
trunc_ln628                           (trunc         ) [ 0111000000000000000000000000000000]
icmp_ln1019_1                         (icmp          ) [ 0111111111111111111111111111111111]
table_256_V                           (load          ) [ 0101000000000000000000000000000000]
zext_ln930                            (zext          ) [ 0000000000000000000000000000000000]
r_V_15                                (shl           ) [ 0000000000000000000000000000000000]
Med_V                                 (partselect    ) [ 0100111110000000000000000000000000]
p_Result_13                           (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln1494                           (zext          ) [ 0100011110000000000000000000000000]
ret_V_5                               (mul           ) [ 0100000001000000000000000000000000]
Mx_bits_V                             (partselect    ) [ 0100000001000000000000000000000000]
k_V                                   (partselect    ) [ 0100000001100000000000000000000000]
tmp_5                                 (bitselect     ) [ 0000000000000000000000000000000000]
xor_ln1027                            (xor           ) [ 0000000000000000000000000000000000]
p_Result_s                            (and           ) [ 0000000000000000000000000000000000]
Mx_bits_V_1                           (sub           ) [ 0000000000000000000000000000000000]
Mx_bits_V_3                           (select        ) [ 0100000000100000000000000000000000]
tmp_1                                 (partselect    ) [ 0000000000000000000000000000000000]
p_Result_14                           (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_2                            (partselect    ) [ 0000000000000000000000000000000000]
p_Result_15                           (bitconcatenate) [ 0000000000000000000000000000000000]
sext_ln1204                           (sext          ) [ 0000000000000000000000000000000000]
tmp_s                                 (cttz          ) [ 0000000000000000000000000000000000]
Mx_zeros                              (trunc         ) [ 0100000000100000000000000000000000]
Ex_V                                  (add           ) [ 0000000000000000000000000000000000]
select_ln482                          (select        ) [ 0000000000000000000000000000000000]
k_V_1                                 (select        ) [ 0000000000000000000000000000000000]
zext_ln841                            (zext          ) [ 0000000000000000000000000000000000]
zext_ln1454                           (zext          ) [ 0000000000000000000000000000000000]
r                                     (shl           ) [ 0000000000000000000000000000000000]
Mx_V                                  (partselect    ) [ 0100000000011111111111111000000000]
Ex_V_3                                (sub           ) [ 0100000000011111111111111111111110]
isNeg                                 (bitselect     ) [ 0100000000010000000000000000000000]
tmp_3                                 (mux           ) [ 0100000000011111000000000000000000]
xor_ln271                             (xor           ) [ 0000000000000000000000000000000000]
cos_basis                             (select        ) [ 0100000000011111111111111111111110]
p_Result_17                           (bitconcatenate) [ 0000000000000000000000000000000000]
tmp_9                                 (mux           ) [ 0000000000000000000000000000000000]
tmp_2                                 (mux           ) [ 0000000000000000000000000000000000]
results_sign_V                        (select        ) [ 0000000000000000000000000000000000]
icmp_ln1019                           (icmp          ) [ 0100000000011111111111111111111111]
icmp_ln1019_2                         (icmp          ) [ 0100000000011111111111111111111111]
xor_ln311                             (xor           ) [ 0000000000000000000000000000000000]
results_sign_V_3                      (and           ) [ 0100000000011111000000000000000000]
sext_ln1535                           (sext          ) [ 0000000000000000000000000000000000]
sub_ln1512                            (sub           ) [ 0000000000000000000000000000000000]
ush                                   (select        ) [ 0000000000000000000000000000000000]
sext_ln1488                           (sext          ) [ 0000000000000000000000000000000000]
zext_ln1488                           (zext          ) [ 0000000000000000000000000000000000]
r_V                                   (lshr          ) [ 0000000000000000000000000000000000]
r_V_2                                 (shl           ) [ 0000000000000000000000000000000000]
r_V_16                                (select        ) [ 0000000000000000000000000000000000]
tmp_4                                 (partselect    ) [ 0100000000001111000000000000000000]
B_V                                   (trunc         ) [ 0100000000001111110000000000000000]
B_trunc                               (partselect    ) [ 0100000000001000000000000000000000]
zext_ln1271                           (zext          ) [ 0100000000000111111111000000000000]
xor_ln29                              (xor           ) [ 0000000000000000000000000000000000]
sin_basis                             (xor           ) [ 0000000000000000000000000000000000]
p_Result_16                           (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln541                            (zext          ) [ 0100000000000000111110000000000000]
fourth_order_double_sin_cos_K1_V_addr (getelementptr ) [ 0100000000000000100000000000000000]
fourth_order_double_sin_cos_K2_V_addr (getelementptr ) [ 0100000000000000100000000000000000]
and_ln300                             (and           ) [ 0100000000000000111111111111111111]
results_sign_V_2                      (and           ) [ 0000000000000000000000000000000000]
results_sign_V_4                      (select        ) [ 0100000000000000111111111111111111]
r_V_4                                 (mul           ) [ 0000000000000000000000000000000000]
B_squared_V                           (partselect    ) [ 0100000000000000010000000000000000]
fourth_order_double_sin_cos_K1_V_load (load          ) [ 0100000000000000010000000000000000]
fourth_order_double_sin_cos_K2_V_load (load          ) [ 0100000000000000010000000000000000]
zext_ln818                            (zext          ) [ 0100000000000000001111000000000000]
zext_ln1271_1                         (zext          ) [ 0100000000000000001111000000000000]
sext_ln1273                           (sext          ) [ 0100000000000000001111000000000000]
zext_ln1271_2                         (zext          ) [ 0100000000000000001111000000000000]
sext_ln1273_1                         (sext          ) [ 0100000000000000001111000000000000]
fourth_order_double_sin_cos_K0_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
fourth_order_double_sin_cos_K3_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
fourth_order_double_sin_cos_K4_V_addr (getelementptr ) [ 0100000000000000000001000000000000]
r_V_5                                 (mul           ) [ 0000000000000000000000000000000000]
r_V_7                                 (mul           ) [ 0000000000000000000000000000000000]
fourth_order_double_sin_cos_K0_V_load (load          ) [ 0100000000000000000000100000000000]
r_V_9                                 (mul           ) [ 0000000000000000000000000000000000]
rhs_1                                 (partselect    ) [ 0100000000000000000000100000000000]
r_V_10                                (mul           ) [ 0000000000000000000000000000000000]
rhs_2                                 (partselect    ) [ 0100000000000000000000100000000000]
trunc_ln1                             (partselect    ) [ 0100000000000000000000100000000000]
fourth_order_double_sin_cos_K3_V_load (load          ) [ 0100000000000000000000100000000000]
trunc_ln1270_1                        (partselect    ) [ 0100000000000000000000100000000000]
fourth_order_double_sin_cos_K4_V_load (load          ) [ 0100000000000000000000100000000000]
t1_V                                  (bitconcatenate) [ 0000000000000000000000000000000000]
zext_ln1270                           (zext          ) [ 0100000000000000000000010000000000]
zext_ln1273                           (zext          ) [ 0100000000000000000000010000000000]
zext_ln1270_1                         (zext          ) [ 0100000000000000000000010000000000]
zext_ln1273_1                         (zext          ) [ 0100000000000000000000010000000000]
sext_ln813                            (sext          ) [ 0000000000000000000000000000000000]
sext_ln813_1                          (sext          ) [ 0000000000000000000000000000000000]
ret_V_6                               (add           ) [ 0000000000000000000000000000000000]
sext_ln1347                           (sext          ) [ 0000000000000000000000000000000000]
ret_V_7                               (add           ) [ 0100000000000000000000011000000000]
r_V_11                                (mul           ) [ 0000000000000000000000000000000000]
r_V_12                                (mul           ) [ 0000000000000000000000000000000000]
rhs_4                                 (partselect    ) [ 0100000000000000000000001000000000]
trunc_ln2                             (partselect    ) [ 0100000000000000000000001000000000]
Mx_V_2                                (select        ) [ 0100000000000000000000000100000000]
zext_ln1347                           (zext          ) [ 0000000000000000000000000000000000]
ret_V_8                               (add           ) [ 0000000000000000000000000000000000]
zext_ln1347_1                         (zext          ) [ 0000000000000000000000000000000000]
ret_V                                 (add           ) [ 0100000000000000000000000100000000]
zext_ln1270_2                         (zext          ) [ 0100000000000000000000000011110000]
sext_ln1273_2                         (sext          ) [ 0100000000000000000000000011110000]
r_V_14                                (mul           ) [ 0000000000000000000000000000000000]
result_V                              (partselect    ) [ 0100000000000000000000000000001000]
p_Result_s_41                         (partselect    ) [ 0100000000000000000000000000001000]
p_Result_31_1                         (partselect    ) [ 0100000000000000000000000000001100]
p_Result_31_2                         (partselect    ) [ 0100000000000000000000000000001100]
tmp_7                                 (partselect    ) [ 0100000000000000000000000000001110]
p_Result_9                            (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_1                            (partselect    ) [ 0000000000000000000000000000000000]
tmp_8                                 (cttz          ) [ 0100000000000000000000000000000110]
zext_ln1488_1                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454                            (shl           ) [ 0100000000000000000000000000000111]
icmp_ln1653                           (icmp          ) [ 0100000000000000000000000000000110]
p_Result_9_1                          (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_9_2                          (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_34_1                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_8_1                               (cttz          ) [ 0000000000000000000000000000000000]
p_Result_34_2                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_8_2                               (cttz          ) [ 0100000000000000000000000000000010]
icmp_ln453                            (icmp          ) [ 0100000000000000000000000000000011]
add_ln451                             (add           ) [ 0100000000000000000000000000000010]
zext_ln1488_2                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_1                          (shl           ) [ 0100000000000000000000000000000011]
icmp_ln453_1                          (icmp          ) [ 0100000000000000000000000000000010]
add_ln451_1                           (add           ) [ 0100000000000000000000000000000010]
icmp_ln453_2                          (icmp          ) [ 0100000000000000000000000000000010]
Ex_V_4                                (select        ) [ 0000000000000000000000000000000000]
p_Result_6                            (bitconcatenate) [ 0000000000000000000000000000000000]
p_Result_34_3                         (partselect    ) [ 0000000000000000000000000000000000]
tmp_8_3                               (cttz          ) [ 0100000000000000000000000000000001]
sext_ln186                            (sext          ) [ 0000000000000000000000000000000000]
zext_ln1488_3                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_2                          (shl           ) [ 0100000000000000000000000000000001]
add_ln451_2                           (add           ) [ 0000000000000000000000000000000000]
xor_ln453                             (xor           ) [ 0000000000000000000000000000000000]
and_ln453                             (and           ) [ 0000000000000000000000000000000000]
and_ln453_1                           (and           ) [ 0000000000000000000000000000000000]
and_ln453_2                           (and           ) [ 0100000000000000000000000000000001]
select_ln453                          (select        ) [ 0000000000000000000000000000000000]
or_ln453                              (or            ) [ 0100000000000000000000000000000001]
select_ln453_1                        (select        ) [ 0000000000000000000000000000000000]
select_ln453_2                        (select        ) [ 0000000000000000000000000000000000]
add_ln461                             (add           ) [ 0000000000000000000000000000000000]
sext_ln461                            (sext          ) [ 0000000000000000000000000000000000]
newexp                                (sub           ) [ 0000000000000000000000000000000000]
tmp_14                                (bitselect     ) [ 0000000000000000000000000000000000]
or_ln462                              (or            ) [ 0100000000000000000000000000000001]
empty                                 (trunc         ) [ 0000000000000000000000000000000000]
select_ln288                          (select        ) [ 0000000000000000000000000000000000]
select_ln311                          (select        ) [ 0000000000000000000000000000000000]
or_ln311                              (or            ) [ 0000000000000000000000000000000000]
results_exp_V_1                       (select        ) [ 0000000000000000000000000000000000]
results_exp_V                         (select        ) [ 0100000000000000000000000000000001]
specmemcore_ln16                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln17                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln18                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln19                      (specmemcore   ) [ 0000000000000000000000000000000000]
specmemcore_ln20                      (specmemcore   ) [ 0000000000000000000000000000000000]
zext_ln1488_4                         (zext          ) [ 0000000000000000000000000000000000]
shl_ln1454_3                          (shl           ) [ 0000000000000000000000000000000000]
tmp_6                                 (partselect    ) [ 0000000000000000000000000000000000]
tmp_10                                (partselect    ) [ 0000000000000000000000000000000000]
select_ln453_3                        (select        ) [ 0000000000000000000000000000000000]
tmp_11                                (partselect    ) [ 0000000000000000000000000000000000]
tmp_12                                (partselect    ) [ 0000000000000000000000000000000000]
select_ln453_4                        (select        ) [ 0000000000000000000000000000000000]
select_ln453_5                        (select        ) [ 0000000000000000000000000000000000]
and_ln300_1                           (and           ) [ 0000000000000000000000000000000000]
xor_ln300                             (xor           ) [ 0000000000000000000000000000000000]
select_ln300_3                        (select        ) [ 0000000000000000000000000000000000]
or_ln300                              (or            ) [ 0000000000000000000000000000000000]
select_ln300                          (select        ) [ 0000000000000000000000000000000000]
results_sig_V                         (select        ) [ 0000000000000000000000000000000000]
p_Result_18                           (bitconcatenate) [ 0000000000000000000000000000000000]
bitcast_ln526                         (bitcast       ) [ 0000000000000000000000000000000000]
ret_ln316                             (ret           ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fourth_order_double_sin_cos_K0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fourth_order_double_sin_cos_K1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_sin_cos_K2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i170.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i124.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i170.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i170.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i61.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i1.i62"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i124.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i42.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i59.i4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i75.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="214" class="1004" name="do_cos_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="t_in_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ref_4oPi_table_256_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="256" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_256_V_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_256_V/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="fourth_order_double_sin_cos_K1_V_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="52" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K1_V_addr/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K1_V_load/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="fourth_order_double_sin_cos_K2_V_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="44" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K2_V_addr/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K2_V_load/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="fourth_order_double_sin_cos_K0_V_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="59" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="5"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K0_V_addr/20 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="59" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K0_V_load/20 "/>
</bind>
</comp>

<comp id="278" class="1004" name="fourth_order_double_sin_cos_K3_V_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="33" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="5"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K3_V_addr/20 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="33" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K3_V_load/20 "/>
</bind>
</comp>

<comp id="291" class="1004" name="fourth_order_double_sin_cos_K4_V_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="5"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fourth_order_double_sin_cos_K4_V_addr/20 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourth_order_double_sin_cos_K4_V_load/20 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_Result_11_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="din_exp_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="din_sig_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="closepath_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln214_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="addr_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="11" slack="0"/>
<pin id="350" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="0" index="2" bw="4" slack="0"/>
<pin id="358" dir="0" index="3" bw="5" slack="0"/>
<pin id="359" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln668_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln628_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1019_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="52" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln930_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="2"/>
<pin id="381" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_15_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="256" slack="1"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="Med_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="170" slack="0"/>
<pin id="389" dir="0" index="1" bw="256" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="0" index="3" bw="9" slack="0"/>
<pin id="392" dir="1" index="4" bw="170" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_13_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="53" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="52" slack="3"/>
<pin id="401" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln1494_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="53" slack="0"/>
<pin id="406" dir="1" index="1" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="170" slack="1"/>
<pin id="410" dir="0" index="1" bw="53" slack="0"/>
<pin id="411" dir="1" index="2" bw="170" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="Mx_bits_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="124" slack="0"/>
<pin id="415" dir="0" index="1" bw="170" slack="0"/>
<pin id="416" dir="0" index="2" bw="7" slack="0"/>
<pin id="417" dir="0" index="3" bw="9" slack="0"/>
<pin id="418" dir="1" index="4" bw="124" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="k_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="170" slack="0"/>
<pin id="426" dir="0" index="2" bw="9" slack="0"/>
<pin id="427" dir="0" index="3" bw="9" slack="0"/>
<pin id="428" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_5_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="170" slack="1"/>
<pin id="436" dir="0" index="2" bw="9" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln1027_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="8"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_Result_s_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="Mx_bits_V_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="124" slack="1"/>
<pin id="454" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="Mx_bits_V_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="124" slack="0"/>
<pin id="459" dir="0" index="2" bw="124" slack="1"/>
<pin id="460" dir="1" index="3" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="61" slack="0"/>
<pin id="465" dir="0" index="1" bw="124" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="8" slack="0"/>
<pin id="468" dir="1" index="4" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_Result_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="62" slack="0"/>
<pin id="475" dir="0" index="1" bw="61" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_Result_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="62" slack="0"/>
<pin id="483" dir="0" index="1" bw="62" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="0" index="3" bw="1" slack="0"/>
<pin id="486" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_Result_15_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="63" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="62" slack="0"/>
<pin id="495" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1204_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="63" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1204/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_s_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="63" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="Mx_zeros_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="Ex_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="9"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/10 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln482_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="9"/>
<pin id="522" dir="0" index="1" bw="11" slack="0"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="k_V_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="9"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="3" slack="2"/>
<pin id="531" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln841_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1454_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="r_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="124" slack="1"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="124" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="544" class="1004" name="Mx_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="63" slack="0"/>
<pin id="546" dir="0" index="1" bw="124" slack="0"/>
<pin id="547" dir="0" index="2" bw="7" slack="0"/>
<pin id="548" dir="0" index="3" bw="8" slack="0"/>
<pin id="549" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="Ex_V_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="isNeg_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="11" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="1" slack="0"/>
<pin id="572" dir="0" index="3" bw="1" slack="0"/>
<pin id="573" dir="0" index="4" bw="1" slack="0"/>
<pin id="574" dir="0" index="5" bw="1" slack="0"/>
<pin id="575" dir="0" index="6" bw="1" slack="0"/>
<pin id="576" dir="0" index="7" bw="1" slack="0"/>
<pin id="577" dir="0" index="8" bw="1" slack="0"/>
<pin id="578" dir="0" index="9" bw="3" slack="0"/>
<pin id="579" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln271_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="cos_basis_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="9"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_17_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="9"/>
<pin id="606" dir="0" index="2" bw="3" slack="0"/>
<pin id="607" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="0" index="3" bw="1" slack="0"/>
<pin id="615" dir="0" index="4" bw="1" slack="0"/>
<pin id="616" dir="0" index="5" bw="1" slack="0"/>
<pin id="617" dir="0" index="6" bw="1" slack="0"/>
<pin id="618" dir="0" index="7" bw="1" slack="0"/>
<pin id="619" dir="0" index="8" bw="1" slack="0"/>
<pin id="620" dir="0" index="9" bw="1" slack="0"/>
<pin id="621" dir="0" index="10" bw="1" slack="0"/>
<pin id="622" dir="0" index="11" bw="1" slack="0"/>
<pin id="623" dir="0" index="12" bw="1" slack="0"/>
<pin id="624" dir="0" index="13" bw="1" slack="0"/>
<pin id="625" dir="0" index="14" bw="1" slack="0"/>
<pin id="626" dir="0" index="15" bw="1" slack="0"/>
<pin id="627" dir="0" index="16" bw="1" slack="0"/>
<pin id="628" dir="0" index="17" bw="4" slack="0"/>
<pin id="629" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="0" index="3" bw="1" slack="0"/>
<pin id="653" dir="0" index="4" bw="1" slack="0"/>
<pin id="654" dir="0" index="5" bw="1" slack="0"/>
<pin id="655" dir="0" index="6" bw="1" slack="0"/>
<pin id="656" dir="0" index="7" bw="1" slack="0"/>
<pin id="657" dir="0" index="8" bw="1" slack="0"/>
<pin id="658" dir="0" index="9" bw="1" slack="0"/>
<pin id="659" dir="0" index="10" bw="1" slack="0"/>
<pin id="660" dir="0" index="11" bw="1" slack="0"/>
<pin id="661" dir="0" index="12" bw="1" slack="0"/>
<pin id="662" dir="0" index="13" bw="1" slack="0"/>
<pin id="663" dir="0" index="14" bw="1" slack="0"/>
<pin id="664" dir="0" index="15" bw="1" slack="0"/>
<pin id="665" dir="0" index="16" bw="1" slack="0"/>
<pin id="666" dir="0" index="17" bw="4" slack="0"/>
<pin id="667" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="results_sign_V_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln1019_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="9"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln1019_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="9"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="xor_ln311_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="results_sign_V_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_3/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln1535_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="11" slack="1"/>
<pin id="718" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/11 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln1512_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="11" slack="0"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="ush_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="0" index="2" bw="11" slack="0"/>
<pin id="729" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1488_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln1488_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="r_V_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="63" slack="1"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="r_V_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="63" slack="1"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="750" class="1004" name="r_V_16_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="0" index="1" bw="63" slack="0"/>
<pin id="753" dir="0" index="2" bw="63" slack="0"/>
<pin id="754" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="63" slack="0"/>
<pin id="760" dir="0" index="2" bw="7" slack="0"/>
<pin id="761" dir="0" index="3" bw="7" slack="0"/>
<pin id="762" dir="1" index="4" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="767" class="1004" name="B_V_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="63" slack="0"/>
<pin id="769" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="B_trunc_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="49" slack="0"/>
<pin id="773" dir="0" index="1" bw="63" slack="0"/>
<pin id="774" dir="0" index="2" bw="4" slack="0"/>
<pin id="775" dir="0" index="3" bw="7" slack="0"/>
<pin id="776" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln1271_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="49" slack="1"/>
<pin id="783" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="49" slack="0"/>
<pin id="786" dir="0" index="1" bw="49" slack="0"/>
<pin id="787" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln29_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="14"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sin_basis_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="5"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/15 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_Result_16_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="7" slack="4"/>
<pin id="804" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln541_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/15 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln300_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="5"/>
<pin id="815" dir="0" index="1" bw="1" slack="14"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/15 "/>
</bind>
</comp>

<comp id="817" class="1004" name="results_sign_V_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="14"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_2/15 "/>
</bind>
</comp>

<comp id="822" class="1004" name="results_sign_V_4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="0" index="2" bw="1" slack="5"/>
<pin id="826" dir="1" index="3" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V_4/15 "/>
</bind>
</comp>

<comp id="829" class="1004" name="B_squared_V_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="49" slack="0"/>
<pin id="831" dir="0" index="1" bw="98" slack="0"/>
<pin id="832" dir="0" index="2" bw="7" slack="0"/>
<pin id="833" dir="0" index="3" bw="8" slack="0"/>
<pin id="834" dir="1" index="4" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/16 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln818_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="49" slack="1"/>
<pin id="841" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/17 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="49" slack="0"/>
<pin id="844" dir="0" index="1" bw="49" slack="5"/>
<pin id="845" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/17 "/>
</bind>
</comp>

<comp id="847" class="1004" name="grp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="49" slack="0"/>
<pin id="849" dir="0" index="1" bw="49" slack="0"/>
<pin id="850" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/17 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln1271_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="56" slack="6"/>
<pin id="855" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/17 "/>
</bind>
</comp>

<comp id="856" class="1004" name="sext_ln1273_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="52" slack="1"/>
<pin id="858" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/17 "/>
</bind>
</comp>

<comp id="859" class="1004" name="grp_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="56" slack="0"/>
<pin id="861" dir="0" index="1" bw="52" slack="0"/>
<pin id="862" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/17 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln1271_2_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="49" slack="1"/>
<pin id="867" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="sext_ln1273_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="44" slack="1"/>
<pin id="870" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/17 "/>
</bind>
</comp>

<comp id="871" class="1004" name="grp_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="49" slack="0"/>
<pin id="873" dir="0" index="1" bw="44" slack="0"/>
<pin id="874" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/17 "/>
</bind>
</comp>

<comp id="877" class="1004" name="rhs_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="56" slack="0"/>
<pin id="879" dir="0" index="1" bw="108" slack="0"/>
<pin id="880" dir="0" index="2" bw="7" slack="0"/>
<pin id="881" dir="0" index="3" bw="8" slack="0"/>
<pin id="882" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/21 "/>
</bind>
</comp>

<comp id="887" class="1004" name="rhs_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="48" slack="0"/>
<pin id="889" dir="0" index="1" bw="93" slack="0"/>
<pin id="890" dir="0" index="2" bw="7" slack="0"/>
<pin id="891" dir="0" index="3" bw="8" slack="0"/>
<pin id="892" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/21 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="42" slack="0"/>
<pin id="899" dir="0" index="1" bw="98" slack="0"/>
<pin id="900" dir="0" index="2" bw="7" slack="0"/>
<pin id="901" dir="0" index="3" bw="8" slack="0"/>
<pin id="902" dir="1" index="4" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/21 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln1270_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="35" slack="0"/>
<pin id="909" dir="0" index="1" bw="98" slack="0"/>
<pin id="910" dir="0" index="2" bw="7" slack="0"/>
<pin id="911" dir="0" index="3" bw="8" slack="0"/>
<pin id="912" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1270_1/21 "/>
</bind>
</comp>

<comp id="917" class="1004" name="t1_V_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="63" slack="0"/>
<pin id="919" dir="0" index="1" bw="59" slack="1"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t1_V/22 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln1270_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="42" slack="1"/>
<pin id="926" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/22 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln1273_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="33" slack="1"/>
<pin id="929" dir="1" index="1" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/22 "/>
</bind>
</comp>

<comp id="930" class="1004" name="grp_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="42" slack="0"/>
<pin id="932" dir="0" index="1" bw="33" slack="0"/>
<pin id="933" dir="1" index="2" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/22 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln1270_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="35" slack="1"/>
<pin id="938" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_1/22 "/>
</bind>
</comp>

<comp id="939" class="1004" name="zext_ln1273_1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="25" slack="1"/>
<pin id="941" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/22 "/>
</bind>
</comp>

<comp id="942" class="1004" name="grp_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="35" slack="0"/>
<pin id="944" dir="0" index="1" bw="25" slack="0"/>
<pin id="945" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/22 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln813_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="63" slack="0"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/22 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln813_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="56" slack="1"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/22 "/>
</bind>
</comp>

<comp id="955" class="1004" name="ret_V_6_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="63" slack="0"/>
<pin id="957" dir="0" index="1" bw="56" slack="0"/>
<pin id="958" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/22 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln1347_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="48" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/22 "/>
</bind>
</comp>

<comp id="964" class="1004" name="ret_V_7_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="0"/>
<pin id="966" dir="0" index="1" bw="48" slack="0"/>
<pin id="967" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/22 "/>
</bind>
</comp>

<comp id="970" class="1004" name="rhs_4_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="29" slack="0"/>
<pin id="972" dir="0" index="1" bw="60" slack="0"/>
<pin id="973" dir="0" index="2" bw="6" slack="0"/>
<pin id="974" dir="0" index="3" bw="7" slack="0"/>
<pin id="975" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_4/23 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="37" slack="0"/>
<pin id="982" dir="0" index="1" bw="75" slack="0"/>
<pin id="983" dir="0" index="2" bw="7" slack="0"/>
<pin id="984" dir="0" index="3" bw="8" slack="0"/>
<pin id="985" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/23 "/>
</bind>
</comp>

<comp id="990" class="1004" name="Mx_V_2_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="14"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="0" index="2" bw="63" slack="14"/>
<pin id="994" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_2/24 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln1347_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="37" slack="1"/>
<pin id="998" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/24 "/>
</bind>
</comp>

<comp id="999" class="1004" name="ret_V_8_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="2"/>
<pin id="1001" dir="0" index="1" bw="37" slack="0"/>
<pin id="1002" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/24 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln1347_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="29" slack="1"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/24 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="ret_V_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="0"/>
<pin id="1009" dir="0" index="1" bw="29" slack="0"/>
<pin id="1010" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/24 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln1270_2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="63" slack="1"/>
<pin id="1015" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270_2/25 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1273_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/25 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="64" slack="0"/>
<pin id="1021" dir="0" index="1" bw="63" slack="0"/>
<pin id="1022" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/25 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="result_V_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="63" slack="0"/>
<pin id="1027" dir="0" index="1" bw="126" slack="0"/>
<pin id="1028" dir="0" index="2" bw="7" slack="0"/>
<pin id="1029" dir="0" index="3" bw="8" slack="0"/>
<pin id="1030" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/29 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Result_s_41_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="0"/>
<pin id="1037" dir="0" index="1" bw="126" slack="0"/>
<pin id="1038" dir="0" index="2" bw="8" slack="0"/>
<pin id="1039" dir="0" index="3" bw="8" slack="0"/>
<pin id="1040" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_41/29 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_Result_31_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="0" index="1" bw="126" slack="0"/>
<pin id="1048" dir="0" index="2" bw="8" slack="0"/>
<pin id="1049" dir="0" index="3" bw="8" slack="0"/>
<pin id="1050" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_1/29 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="p_Result_31_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="0"/>
<pin id="1057" dir="0" index="1" bw="126" slack="0"/>
<pin id="1058" dir="0" index="2" bw="8" slack="0"/>
<pin id="1059" dir="0" index="3" bw="8" slack="0"/>
<pin id="1060" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_31_2/29 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_7_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="15" slack="0"/>
<pin id="1067" dir="0" index="1" bw="126" slack="0"/>
<pin id="1068" dir="0" index="2" bw="7" slack="0"/>
<pin id="1069" dir="0" index="3" bw="8" slack="0"/>
<pin id="1070" dir="1" index="4" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/29 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="p_Result_9_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="0" index="1" bw="16" slack="1"/>
<pin id="1078" dir="0" index="2" bw="16" slack="0"/>
<pin id="1079" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/30 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="p_Result_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="0" index="2" bw="6" slack="0"/>
<pin id="1086" dir="0" index="3" bw="1" slack="0"/>
<pin id="1087" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/30 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_8_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="0" index="1" bw="32" slack="0"/>
<pin id="1095" dir="0" index="2" bw="1" slack="0"/>
<pin id="1096" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8/30 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln1488_1_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/30 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="shl_ln1454_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="63" slack="1"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/30 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="icmp_ln1653_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="63" slack="1"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/30 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_Result_9_1_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="16" slack="2"/>
<pin id="1117" dir="0" index="2" bw="16" slack="0"/>
<pin id="1118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9_1/31 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_Result_9_2_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="2"/>
<pin id="1124" dir="0" index="2" bw="16" slack="0"/>
<pin id="1125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9_2/31 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="p_Result_34_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="0" index="2" bw="6" slack="0"/>
<pin id="1132" dir="0" index="3" bw="1" slack="0"/>
<pin id="1133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_1/31 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_8_1_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="0"/>
<pin id="1140" dir="0" index="1" bw="32" slack="0"/>
<pin id="1141" dir="0" index="2" bw="1" slack="0"/>
<pin id="1142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_1/31 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Result_34_2_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="0" index="1" bw="32" slack="0"/>
<pin id="1149" dir="0" index="2" bw="6" slack="0"/>
<pin id="1150" dir="0" index="3" bw="1" slack="0"/>
<pin id="1151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_2/31 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_8_2_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="32" slack="0"/>
<pin id="1159" dir="0" index="2" bw="1" slack="0"/>
<pin id="1160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_2/31 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="icmp_ln453_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="0" index="1" bw="6" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/31 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln451_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="6" slack="0"/>
<pin id="1172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/31 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln1488_2_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/31 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="shl_ln1454_1_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="63" slack="1"/>
<pin id="1181" dir="0" index="1" bw="32" slack="0"/>
<pin id="1182" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_1/31 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="icmp_ln453_1_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="0"/>
<pin id="1186" dir="0" index="1" bw="6" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_1/31 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="add_ln451_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_1/31 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="icmp_ln453_2_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="0"/>
<pin id="1198" dir="0" index="1" bw="6" slack="0"/>
<pin id="1199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453_2/31 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="Ex_V_4_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="22"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="0" index="2" bw="11" slack="22"/>
<pin id="1206" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/32 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="p_Result_6_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="0"/>
<pin id="1210" dir="0" index="1" bw="15" slack="3"/>
<pin id="1211" dir="0" index="2" bw="17" slack="0"/>
<pin id="1212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/32 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="p_Result_34_3_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="0" index="2" bw="6" slack="0"/>
<pin id="1219" dir="0" index="3" bw="1" slack="0"/>
<pin id="1220" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_3/32 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_8_3_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="0" index="1" bw="32" slack="0"/>
<pin id="1228" dir="0" index="2" bw="1" slack="0"/>
<pin id="1229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_8_3/32 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sext_ln186_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="11" slack="0"/>
<pin id="1235" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/32 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="zext_ln1488_3_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="1"/>
<pin id="1239" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_3/32 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="shl_ln1454_2_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="63" slack="1"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/32 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln451_2_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="1"/>
<pin id="1248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_2/32 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="xor_ln453_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="1"/>
<pin id="1252" dir="0" index="1" bw="1" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln453/32 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="and_ln453_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453/32 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="and_ln453_1_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="1"/>
<pin id="1262" dir="0" index="1" bw="1" slack="1"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_1/32 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="and_ln453_2_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="1"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln453_2/32 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="select_ln453_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="0" index="2" bw="32" slack="1"/>
<pin id="1273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/32 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="or_ln453_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln453/32 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="select_ln453_1_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="0" index="1" bw="32" slack="1"/>
<pin id="1285" dir="0" index="2" bw="32" slack="2"/>
<pin id="1286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_1/32 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="select_ln453_2_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="0"/>
<pin id="1289" dir="0" index="1" bw="32" slack="0"/>
<pin id="1290" dir="0" index="2" bw="32" slack="0"/>
<pin id="1291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_2/32 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="add_ln461_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="11" slack="0"/>
<pin id="1297" dir="0" index="1" bw="11" slack="0"/>
<pin id="1298" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/32 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="sext_ln461_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="12" slack="0"/>
<pin id="1303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln461/32 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="newexp_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="12" slack="0"/>
<pin id="1307" dir="0" index="1" bw="32" slack="0"/>
<pin id="1308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/32 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_14_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="32" slack="0"/>
<pin id="1314" dir="0" index="2" bw="6" slack="0"/>
<pin id="1315" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/32 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="or_ln462_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="0"/>
<pin id="1321" dir="0" index="1" bw="1" slack="2"/>
<pin id="1322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln462/32 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="empty_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="0"/>
<pin id="1326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/32 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="select_ln288_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="31"/>
<pin id="1330" dir="0" index="1" bw="11" slack="0"/>
<pin id="1331" dir="0" index="2" bw="1" slack="0"/>
<pin id="1332" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/32 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="select_ln311_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="22"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="0" index="2" bw="1" slack="0"/>
<pin id="1339" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/32 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="or_ln311_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="1" slack="22"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln311/32 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="results_exp_V_1_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="11" slack="0"/>
<pin id="1350" dir="0" index="2" bw="11" slack="0"/>
<pin id="1351" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V_1/32 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="results_exp_V_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="17"/>
<pin id="1357" dir="0" index="1" bw="11" slack="0"/>
<pin id="1358" dir="0" index="2" bw="11" slack="0"/>
<pin id="1359" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/32 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="zext_ln1488_4_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_4/33 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="shl_ln1454_3_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="63" slack="1"/>
<pin id="1367" dir="0" index="1" bw="32" slack="0"/>
<pin id="1368" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_3/33 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_6_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="52" slack="0"/>
<pin id="1372" dir="0" index="1" bw="63" slack="0"/>
<pin id="1373" dir="0" index="2" bw="5" slack="0"/>
<pin id="1374" dir="0" index="3" bw="7" slack="0"/>
<pin id="1375" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="tmp_10_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="52" slack="0"/>
<pin id="1382" dir="0" index="1" bw="63" slack="2"/>
<pin id="1383" dir="0" index="2" bw="5" slack="0"/>
<pin id="1384" dir="0" index="3" bw="7" slack="0"/>
<pin id="1385" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/33 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="select_ln453_3_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="0" index="1" bw="52" slack="0"/>
<pin id="1392" dir="0" index="2" bw="52" slack="0"/>
<pin id="1393" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_3/33 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="tmp_11_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="52" slack="0"/>
<pin id="1398" dir="0" index="1" bw="63" slack="1"/>
<pin id="1399" dir="0" index="2" bw="5" slack="0"/>
<pin id="1400" dir="0" index="3" bw="7" slack="0"/>
<pin id="1401" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/33 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="tmp_12_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="52" slack="0"/>
<pin id="1407" dir="0" index="1" bw="63" slack="3"/>
<pin id="1408" dir="0" index="2" bw="5" slack="0"/>
<pin id="1409" dir="0" index="3" bw="7" slack="0"/>
<pin id="1410" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/33 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="select_ln453_4_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="2"/>
<pin id="1416" dir="0" index="1" bw="52" slack="0"/>
<pin id="1417" dir="0" index="2" bw="52" slack="0"/>
<pin id="1418" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_4/33 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="select_ln453_5_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="1"/>
<pin id="1423" dir="0" index="1" bw="52" slack="0"/>
<pin id="1424" dir="0" index="2" bw="52" slack="0"/>
<pin id="1425" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453_5/33 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="and_ln300_1_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="23"/>
<pin id="1430" dir="0" index="1" bw="1" slack="32"/>
<pin id="1431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300_1/33 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="xor_ln300_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="0"/>
<pin id="1434" dir="0" index="1" bw="1" slack="0"/>
<pin id="1435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln300/33 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="select_ln300_3_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="1" slack="0"/>
<pin id="1440" dir="0" index="1" bw="1" slack="0"/>
<pin id="1441" dir="0" index="2" bw="1" slack="0"/>
<pin id="1442" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_3/33 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="or_ln300_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="18"/>
<pin id="1448" dir="0" index="1" bw="1" slack="23"/>
<pin id="1449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/33 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="select_ln300_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="0" index="1" bw="1" slack="0"/>
<pin id="1453" dir="0" index="2" bw="52" slack="0"/>
<pin id="1454" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300/33 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="results_sig_V_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="1" slack="0"/>
<pin id="1459" dir="0" index="1" bw="52" slack="0"/>
<pin id="1460" dir="0" index="2" bw="52" slack="0"/>
<pin id="1461" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/33 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="p_Result_18_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="64" slack="0"/>
<pin id="1467" dir="0" index="1" bw="1" slack="18"/>
<pin id="1468" dir="0" index="2" bw="11" slack="1"/>
<pin id="1469" dir="0" index="3" bw="52" slack="0"/>
<pin id="1470" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/33 "/>
</bind>
</comp>

<comp id="1473" class="1004" name="bitcast_ln526_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="64" slack="0"/>
<pin id="1475" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/33 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="do_cos_read_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="9"/>
<pin id="1479" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1484" class="1005" name="p_Result_11_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="9"/>
<pin id="1486" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="din_exp_V_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="11" slack="9"/>
<pin id="1492" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1497" class="1005" name="closepath_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="7"/>
<pin id="1499" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1504" class="1005" name="p_Result_12_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="52" slack="3"/>
<pin id="1506" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="ref_4oPi_table_256_V_addr_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="4" slack="1"/>
<pin id="1511" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_256_V_addr "/>
</bind>
</comp>

<comp id="1514" class="1005" name="trunc_ln628_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="7" slack="2"/>
<pin id="1516" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="icmp_ln1019_1_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="14"/>
<pin id="1521" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="table_256_V_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="256" slack="1"/>
<pin id="1527" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="table_256_V "/>
</bind>
</comp>

<comp id="1530" class="1005" name="Med_V_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="170" slack="1"/>
<pin id="1532" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1535" class="1005" name="zext_ln1494_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="170" slack="1"/>
<pin id="1537" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="ret_V_5_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="170" slack="1"/>
<pin id="1542" dir="1" index="1" bw="170" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="Mx_bits_V_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="124" slack="1"/>
<pin id="1547" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1551" class="1005" name="k_V_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="3" slack="2"/>
<pin id="1553" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1556" class="1005" name="Mx_bits_V_3_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="124" slack="1"/>
<pin id="1558" dir="1" index="1" bw="124" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="Mx_zeros_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="7" slack="1"/>
<pin id="1563" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1567" class="1005" name="Mx_V_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="63" slack="1"/>
<pin id="1569" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1574" class="1005" name="Ex_V_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="11" slack="1"/>
<pin id="1576" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="isNeg_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="1" slack="1"/>
<pin id="1582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_3_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="5"/>
<pin id="1588" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="cos_basis_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="14"/>
<pin id="1593" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1597" class="1005" name="icmp_ln1019_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="5"/>
<pin id="1599" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="icmp_ln1019_2_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="22"/>
<pin id="1605" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="icmp_ln1019_2 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="results_sign_V_3_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="1" slack="5"/>
<pin id="1612" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="results_sign_V_3 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="tmp_4_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="7" slack="4"/>
<pin id="1617" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="B_V_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="56" slack="6"/>
<pin id="1622" dir="1" index="1" bw="56" slack="6"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1625" class="1005" name="B_trunc_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="49" slack="1"/>
<pin id="1627" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="1630" class="1005" name="zext_ln1271_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="98" slack="1"/>
<pin id="1632" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="zext_ln541_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="64" slack="5"/>
<pin id="1639" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="fourth_order_double_sin_cos_K1_V_addr_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="8" slack="1"/>
<pin id="1646" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1649" class="1005" name="fourth_order_double_sin_cos_K2_V_addr_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="1"/>
<pin id="1651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1654" class="1005" name="and_ln300_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="1" slack="17"/>
<pin id="1656" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="and_ln300 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="results_sign_V_4_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="18"/>
<pin id="1662" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="results_sign_V_4 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="B_squared_V_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="49" slack="1"/>
<pin id="1667" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1671" class="1005" name="fourth_order_double_sin_cos_K1_V_load_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="52" slack="1"/>
<pin id="1673" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1676" class="1005" name="fourth_order_double_sin_cos_K2_V_load_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="44" slack="1"/>
<pin id="1678" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1681" class="1005" name="zext_ln818_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="98" slack="1"/>
<pin id="1683" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="zext_ln1271_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="108" slack="1"/>
<pin id="1690" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="sext_ln1273_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="108" slack="1"/>
<pin id="1695" dir="1" index="1" bw="108" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="zext_ln1271_2_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="93" slack="1"/>
<pin id="1700" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="sext_ln1273_1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="93" slack="1"/>
<pin id="1705" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="fourth_order_double_sin_cos_K0_V_addr_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="1"/>
<pin id="1710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1713" class="1005" name="fourth_order_double_sin_cos_K3_V_addr_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="1"/>
<pin id="1715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_addr "/>
</bind>
</comp>

<comp id="1718" class="1005" name="fourth_order_double_sin_cos_K4_V_addr_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="1"/>
<pin id="1720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_addr "/>
</bind>
</comp>

<comp id="1723" class="1005" name="fourth_order_double_sin_cos_K0_V_load_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="59" slack="1"/>
<pin id="1725" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K0_V_load "/>
</bind>
</comp>

<comp id="1728" class="1005" name="rhs_1_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="56" slack="1"/>
<pin id="1730" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="rhs_2_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="48" slack="1"/>
<pin id="1735" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="trunc_ln1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="42" slack="1"/>
<pin id="1740" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="fourth_order_double_sin_cos_K3_V_load_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="33" slack="1"/>
<pin id="1745" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K3_V_load "/>
</bind>
</comp>

<comp id="1748" class="1005" name="trunc_ln1270_1_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="35" slack="1"/>
<pin id="1750" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1270_1 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="fourth_order_double_sin_cos_K4_V_load_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="25" slack="1"/>
<pin id="1755" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="fourth_order_double_sin_cos_K4_V_load "/>
</bind>
</comp>

<comp id="1758" class="1005" name="zext_ln1270_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="75" slack="1"/>
<pin id="1760" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="zext_ln1273_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="75" slack="1"/>
<pin id="1765" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="zext_ln1270_1_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="60" slack="1"/>
<pin id="1770" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_1 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="zext_ln1273_1_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="60" slack="1"/>
<pin id="1775" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="ret_V_7_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="64" slack="2"/>
<pin id="1780" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="rhs_4_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="29" slack="1"/>
<pin id="1785" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="rhs_4 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="trunc_ln2_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="37" slack="1"/>
<pin id="1790" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="Mx_V_2_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="63" slack="1"/>
<pin id="1795" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_2 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="ret_V_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="64" slack="1"/>
<pin id="1800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1803" class="1005" name="zext_ln1270_2_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="126" slack="1"/>
<pin id="1805" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270_2 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="sext_ln1273_2_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="126" slack="1"/>
<pin id="1810" dir="1" index="1" bw="126" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_2 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="result_V_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="63" slack="1"/>
<pin id="1815" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1819" class="1005" name="p_Result_s_41_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="1"/>
<pin id="1821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s_41 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="p_Result_31_1_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="2"/>
<pin id="1826" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_31_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="p_Result_31_2_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="16" slack="2"/>
<pin id="1831" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_31_2 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="tmp_7_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="15" slack="3"/>
<pin id="1836" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="tmp_8_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="32" slack="1"/>
<pin id="1841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="shl_ln1454_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="63" slack="1"/>
<pin id="1847" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="icmp_ln1653_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="1" slack="2"/>
<pin id="1853" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="tmp_8_2_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="icmp_ln453_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="1" slack="1"/>
<pin id="1863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="add_ln451_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="32" slack="1"/>
<pin id="1871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln451 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="shl_ln1454_1_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="63" slack="1"/>
<pin id="1876" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_1 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="icmp_ln453_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="1" slack="1"/>
<pin id="1882" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453_1 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="add_ln451_1_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="1"/>
<pin id="1888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln451_1 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="icmp_ln453_2_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="1" slack="1"/>
<pin id="1894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln453_2 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="tmp_8_3_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="32" slack="1"/>
<pin id="1899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_3 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="shl_ln1454_2_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="63" slack="1"/>
<pin id="1904" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_2 "/>
</bind>
</comp>

<comp id="1908" class="1005" name="and_ln453_2_reg_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="1" slack="1"/>
<pin id="1910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln453_2 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="or_ln453_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln453 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="or_ln462_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="1" slack="1"/>
<pin id="1920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln462 "/>
</bind>
</comp>

<comp id="1923" class="1005" name="results_exp_V_reg_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="11" slack="1"/>
<pin id="1925" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="results_exp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="218"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="12" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="220" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="22" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="304" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="304" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="316" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="30" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="304" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="316" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="330" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="340" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="346" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="354" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="372"><net_src comp="346" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="326" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="52" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="408" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="438"><net_src comp="68" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="54" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="433" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="456" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="22" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="463" pin="4"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="82" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="481" pin="4"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="86" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="90" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="92" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="94" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="80" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="74" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="520" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="533" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="96" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="40" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="580"><net_src comp="98" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="581"><net_src comp="100" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="583"><net_src comp="54" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="584"><net_src comp="100" pin="0"/><net_sink comp="568" pin=4"/></net>

<net id="585"><net_src comp="100" pin="0"/><net_sink comp="568" pin=5"/></net>

<net id="586"><net_src comp="54" pin="0"/><net_sink comp="568" pin=6"/></net>

<net id="587"><net_src comp="54" pin="0"/><net_sink comp="568" pin=7"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="568" pin=8"/></net>

<net id="589"><net_src comp="527" pin="3"/><net_sink comp="568" pin=9"/></net>

<net id="594"><net_src comp="568" pin="10"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="602"><net_src comp="568" pin="10"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="102" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="527" pin="3"/><net_sink comp="603" pin=2"/></net>

<net id="630"><net_src comp="104" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="632"><net_src comp="100" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="633"><net_src comp="100" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="610" pin=4"/></net>

<net id="635"><net_src comp="54" pin="0"/><net_sink comp="610" pin=5"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="610" pin=6"/></net>

<net id="637"><net_src comp="54" pin="0"/><net_sink comp="610" pin=7"/></net>

<net id="638"><net_src comp="100" pin="0"/><net_sink comp="610" pin=8"/></net>

<net id="639"><net_src comp="100" pin="0"/><net_sink comp="610" pin=9"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="610" pin=10"/></net>

<net id="641"><net_src comp="54" pin="0"/><net_sink comp="610" pin=11"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="610" pin=12"/></net>

<net id="643"><net_src comp="54" pin="0"/><net_sink comp="610" pin=13"/></net>

<net id="644"><net_src comp="100" pin="0"/><net_sink comp="610" pin=14"/></net>

<net id="645"><net_src comp="100" pin="0"/><net_sink comp="610" pin=15"/></net>

<net id="646"><net_src comp="100" pin="0"/><net_sink comp="610" pin=16"/></net>

<net id="647"><net_src comp="603" pin="3"/><net_sink comp="610" pin=17"/></net>

<net id="668"><net_src comp="104" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="669"><net_src comp="100" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="670"><net_src comp="100" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="671"><net_src comp="54" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="672"><net_src comp="100" pin="0"/><net_sink comp="648" pin=4"/></net>

<net id="673"><net_src comp="54" pin="0"/><net_sink comp="648" pin=5"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="648" pin=6"/></net>

<net id="675"><net_src comp="100" pin="0"/><net_sink comp="648" pin=7"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="648" pin=8"/></net>

<net id="677"><net_src comp="54" pin="0"/><net_sink comp="648" pin=9"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="648" pin=10"/></net>

<net id="679"><net_src comp="54" pin="0"/><net_sink comp="648" pin=11"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="648" pin=12"/></net>

<net id="681"><net_src comp="100" pin="0"/><net_sink comp="648" pin=13"/></net>

<net id="682"><net_src comp="54" pin="0"/><net_sink comp="648" pin=14"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="648" pin=15"/></net>

<net id="684"><net_src comp="100" pin="0"/><net_sink comp="648" pin=16"/></net>

<net id="685"><net_src comp="603" pin="3"/><net_sink comp="648" pin=17"/></net>

<net id="691"><net_src comp="596" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="610" pin="18"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="648" pin="18"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="90" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="106" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="686" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="716" pin="1"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="725" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="736" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="740" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="750" pin=2"/></net>

<net id="763"><net_src comp="110" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="750" pin="3"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="112" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="28" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="750" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="777"><net_src comp="114" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="750" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="38" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="116" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="54" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="118" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="821"><net_src comp="790" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="813" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="817" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="835"><net_src comp="120" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="784" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="122" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="124" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="851"><net_src comp="839" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="839" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="863"><net_src comp="853" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="875"><net_src comp="865" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="883"><net_src comp="126" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="859" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="26" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="128" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="893"><net_src comp="130" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="871" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="132" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="134" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="903"><net_src comp="136" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="842" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="112" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="124" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="913"><net_src comp="138" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="847" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="22" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="124" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="922"><net_src comp="140" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="142" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="934"><net_src comp="924" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="946"><net_src comp="936" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="917" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="959"><net_src comp="948" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="952" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="968"><net_src comp="955" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="976"><net_src comp="144" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="942" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="978"><net_src comp="146" pin="0"/><net_sink comp="970" pin=2"/></net>

<net id="979"><net_src comp="148" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="986"><net_src comp="150" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="930" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="152" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="154" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="995"><net_src comp="156" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1011"><net_src comp="999" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1023"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1013" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1031"><net_src comp="158" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="22" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="160" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1041"><net_src comp="162" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="1019" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="164" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="160" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1051"><net_src comp="162" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1019" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="166" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="168" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1061"><net_src comp="162" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1019" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="170" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="172" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1071"><net_src comp="174" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="1019" pin="2"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="22" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1074"><net_src comp="176" pin="0"/><net_sink comp="1065" pin=3"/></net>

<net id="1080"><net_src comp="178" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="180" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1088"><net_src comp="182" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1089"><net_src comp="1075" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="146" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1091"><net_src comp="82" pin="0"/><net_sink comp="1082" pin=3"/></net>

<net id="1097"><net_src comp="184" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="1082" pin="4"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="54" pin="0"/><net_sink comp="1092" pin=2"/></net>

<net id="1103"><net_src comp="1092" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="186" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="178" pin="0"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="180" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="178" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="180" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1134"><net_src comp="182" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="1114" pin="3"/><net_sink comp="1128" pin=1"/></net>

<net id="1136"><net_src comp="146" pin="0"/><net_sink comp="1128" pin=2"/></net>

<net id="1137"><net_src comp="82" pin="0"/><net_sink comp="1128" pin=3"/></net>

<net id="1143"><net_src comp="184" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="1128" pin="4"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="54" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1152"><net_src comp="182" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1153"><net_src comp="1121" pin="3"/><net_sink comp="1146" pin=1"/></net>

<net id="1154"><net_src comp="146" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1155"><net_src comp="82" pin="0"/><net_sink comp="1146" pin=3"/></net>

<net id="1161"><net_src comp="184" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1146" pin="4"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="54" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1168"><net_src comp="188" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1173"><net_src comp="1138" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="188" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="1138" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1188"><net_src comp="1138" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="188" pin="0"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1156" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1169" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="1156" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="188" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1207"><net_src comp="90" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1213"><net_src comp="190" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="192" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1221"><net_src comp="182" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="1208" pin="3"/><net_sink comp="1215" pin=1"/></net>

<net id="1223"><net_src comp="146" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1224"><net_src comp="82" pin="0"/><net_sink comp="1215" pin=3"/></net>

<net id="1230"><net_src comp="184" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="1215" pin="4"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="54" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1236"><net_src comp="1202" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1244"><net_src comp="1237" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1249"><net_src comp="1225" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1254"><net_src comp="54" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1259"><net_src comp="1250" pin="2"/><net_sink comp="1255" pin=1"/></net>

<net id="1268"><net_src comp="1260" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1274"><net_src comp="1264" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="1245" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1280"><net_src comp="1264" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="1255" pin="2"/><net_sink comp="1276" pin=1"/></net>

<net id="1292"><net_src comp="1276" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1293"><net_src comp="1269" pin="3"/><net_sink comp="1287" pin=1"/></net>

<net id="1294"><net_src comp="1282" pin="3"/><net_sink comp="1287" pin=2"/></net>

<net id="1299"><net_src comp="1233" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="194" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1304"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="1287" pin="3"/><net_sink comp="1305" pin=1"/></net>

<net id="1316"><net_src comp="196" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="1305" pin="2"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="146" pin="0"/><net_sink comp="1311" pin=2"/></net>

<net id="1323"><net_src comp="1311" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1327"><net_src comp="1305" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1333"><net_src comp="198" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1334"><net_src comp="90" pin="0"/><net_sink comp="1328" pin=2"/></net>

<net id="1340"><net_src comp="106" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1341"><net_src comp="90" pin="0"/><net_sink comp="1335" pin=2"/></net>

<net id="1346"><net_src comp="1319" pin="2"/><net_sink comp="1342" pin=1"/></net>

<net id="1352"><net_src comp="1342" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="1335" pin="3"/><net_sink comp="1347" pin=1"/></net>

<net id="1354"><net_src comp="1324" pin="1"/><net_sink comp="1347" pin=2"/></net>

<net id="1360"><net_src comp="1328" pin="3"/><net_sink comp="1355" pin=1"/></net>

<net id="1361"><net_src comp="1347" pin="3"/><net_sink comp="1355" pin=2"/></net>

<net id="1369"><net_src comp="1362" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1376"><net_src comp="208" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="1365" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="40" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1379"><net_src comp="80" pin="0"/><net_sink comp="1370" pin=3"/></net>

<net id="1386"><net_src comp="208" pin="0"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="40" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1388"><net_src comp="80" pin="0"/><net_sink comp="1380" pin=3"/></net>

<net id="1394"><net_src comp="1370" pin="4"/><net_sink comp="1389" pin=1"/></net>

<net id="1395"><net_src comp="1380" pin="4"/><net_sink comp="1389" pin=2"/></net>

<net id="1402"><net_src comp="208" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="40" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1404"><net_src comp="80" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1411"><net_src comp="208" pin="0"/><net_sink comp="1405" pin=0"/></net>

<net id="1412"><net_src comp="40" pin="0"/><net_sink comp="1405" pin=2"/></net>

<net id="1413"><net_src comp="80" pin="0"/><net_sink comp="1405" pin=3"/></net>

<net id="1419"><net_src comp="1396" pin="4"/><net_sink comp="1414" pin=1"/></net>

<net id="1420"><net_src comp="1405" pin="4"/><net_sink comp="1414" pin=2"/></net>

<net id="1426"><net_src comp="1389" pin="3"/><net_sink comp="1421" pin=1"/></net>

<net id="1427"><net_src comp="1414" pin="3"/><net_sink comp="1421" pin=2"/></net>

<net id="1436"><net_src comp="1428" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="54" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1443"><net_src comp="1432" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="210" pin="0"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="44" pin="0"/><net_sink comp="1438" pin=2"/></net>

<net id="1455"><net_src comp="44" pin="0"/><net_sink comp="1450" pin=1"/></net>

<net id="1456"><net_src comp="1421" pin="3"/><net_sink comp="1450" pin=2"/></net>

<net id="1462"><net_src comp="1446" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1438" pin="3"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="1450" pin="3"/><net_sink comp="1457" pin=2"/></net>

<net id="1471"><net_src comp="212" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1472"><net_src comp="1457" pin="3"/><net_sink comp="1465" pin=3"/></net>

<net id="1476"><net_src comp="1465" pin="4"/><net_sink comp="1473" pin=0"/></net>

<net id="1480"><net_src comp="214" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1487"><net_src comp="308" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1493"><net_src comp="316" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1496"><net_src comp="1490" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1500"><net_src comp="330" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1503"><net_src comp="1497" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1507"><net_src comp="336" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1512"><net_src comp="226" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1517"><net_src comp="369" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1522"><net_src comp="373" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1528"><net_src comp="233" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1533"><net_src comp="387" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1538"><net_src comp="404" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="1543"><net_src comp="408" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1548"><net_src comp="413" pin="4"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1550"><net_src comp="1545" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="1554"><net_src comp="423" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1559"><net_src comp="456" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1564"><net_src comp="511" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1570"><net_src comp="544" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1572"><net_src comp="1567" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1573"><net_src comp="1567" pin="1"/><net_sink comp="990" pin=2"/></net>

<net id="1577"><net_src comp="554" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="1583"><net_src comp="560" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1585"><net_src comp="1580" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1589"><net_src comp="568" pin="10"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1594"><net_src comp="596" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1600"><net_src comp="694" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1602"><net_src comp="1597" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1606"><net_src comp="699" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1609"><net_src comp="1603" pin="1"/><net_sink comp="1446" pin=1"/></net>

<net id="1613"><net_src comp="710" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="822" pin=2"/></net>

<net id="1618"><net_src comp="757" pin="4"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="800" pin=2"/></net>

<net id="1623"><net_src comp="767" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1628"><net_src comp="771" pin="4"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1633"><net_src comp="781" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1636"><net_src comp="1630" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1640"><net_src comp="807" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1642"><net_src comp="1637" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1643"><net_src comp="1637" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1647"><net_src comp="239" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1652"><net_src comp="252" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1657"><net_src comp="813" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1663"><net_src comp="822" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1668"><net_src comp="829" pin="4"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1674"><net_src comp="246" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1679"><net_src comp="259" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1684"><net_src comp="839" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1686"><net_src comp="1681" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1687"><net_src comp="1681" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1691"><net_src comp="853" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1696"><net_src comp="856" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1701"><net_src comp="865" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1706"><net_src comp="868" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1711"><net_src comp="265" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1716"><net_src comp="278" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1721"><net_src comp="291" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1726"><net_src comp="272" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1731"><net_src comp="877" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1736"><net_src comp="887" pin="4"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1741"><net_src comp="897" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1746"><net_src comp="285" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1751"><net_src comp="907" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1756"><net_src comp="298" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1761"><net_src comp="924" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1766"><net_src comp="927" pin="1"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1771"><net_src comp="936" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1776"><net_src comp="939" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1781"><net_src comp="964" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1786"><net_src comp="970" pin="4"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1791"><net_src comp="980" pin="4"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1796"><net_src comp="990" pin="3"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1801"><net_src comp="1007" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1806"><net_src comp="1013" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1811"><net_src comp="1016" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1816"><net_src comp="1025" pin="4"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1818"><net_src comp="1813" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1822"><net_src comp="1035" pin="4"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1827"><net_src comp="1045" pin="4"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1832"><net_src comp="1055" pin="4"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1837"><net_src comp="1065" pin="4"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1842"><net_src comp="1092" pin="3"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1844"><net_src comp="1839" pin="1"/><net_sink comp="1282" pin=2"/></net>

<net id="1848"><net_src comp="1104" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1850"><net_src comp="1845" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1854"><net_src comp="1109" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1859"><net_src comp="1156" pin="3"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1864"><net_src comp="1164" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1867"><net_src comp="1861" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1868"><net_src comp="1861" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1872"><net_src comp="1169" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1269" pin=2"/></net>

<net id="1877"><net_src comp="1179" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1879"><net_src comp="1874" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1883"><net_src comp="1184" pin="2"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1889"><net_src comp="1190" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1891"><net_src comp="1886" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1895"><net_src comp="1196" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1900"><net_src comp="1225" pin="3"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1905"><net_src comp="1240" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1907"><net_src comp="1902" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1911"><net_src comp="1264" pin="2"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1916"><net_src comp="1276" pin="2"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1921"><net_src comp="1319" pin="2"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1926"><net_src comp="1355" pin="3"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="1465" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_or_cos<double> : t_in | {1 }
	Port: sin_or_cos<double> : do_cos | {1 }
	Port: sin_or_cos<double> : ref_4oPi_table_256_V | {1 2 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K0_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K1_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K2_V | {15 16 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K3_V | {20 21 }
	Port: sin_or_cos<double> : fourth_order_double_sin_cos_K4_V | {20 21 }
  - Chain level:
	State 1
		p_Result_11 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_12 : 1
		add_ln214 : 2
		addr : 3
		tmp : 4
		zext_ln668 : 5
		ref_4oPi_table_256_V_addr : 6
		table_256_V : 7
		trunc_ln628 : 4
		icmp_ln1019_1 : 2
	State 2
	State 3
		r_V_15 : 1
		Med_V : 2
	State 4
		zext_ln1494 : 1
		ret_V_5 : 2
	State 5
	State 6
	State 7
	State 8
		Mx_bits_V : 1
		k_V : 1
	State 9
		tmp_1 : 1
		p_Result_14 : 2
		p_Result_2 : 3
		p_Result_15 : 4
		sext_ln1204 : 5
		tmp_s : 6
		Mx_zeros : 7
	State 10
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		isNeg : 3
		tmp_3 : 1
		xor_ln271 : 2
		cos_basis : 2
		p_Result_17 : 1
		tmp_9 : 2
		tmp_2 : 2
		results_sign_V : 3
		xor_ln311 : 1
		results_sign_V_3 : 4
	State 11
		sub_ln1512 : 1
		ush : 2
		sext_ln1488 : 3
		zext_ln1488 : 4
		r_V : 5
		r_V_2 : 5
		r_V_16 : 6
		tmp_4 : 7
		B_V : 7
		B_trunc : 7
	State 12
		r_V_4 : 1
	State 13
	State 14
	State 15
		zext_ln541 : 1
		fourth_order_double_sin_cos_K1_V_addr : 2
		fourth_order_double_sin_cos_K1_V_load : 3
		fourth_order_double_sin_cos_K2_V_addr : 2
		fourth_order_double_sin_cos_K2_V_load : 3
	State 16
		B_squared_V : 1
	State 17
		r_V_5 : 1
		r_V_7 : 1
		r_V_9 : 1
		r_V_10 : 1
	State 18
	State 19
	State 20
		fourth_order_double_sin_cos_K0_V_load : 1
		fourth_order_double_sin_cos_K3_V_load : 1
		fourth_order_double_sin_cos_K4_V_load : 1
	State 21
		rhs_1 : 1
		rhs_2 : 1
		trunc_ln1 : 1
		trunc_ln1270_1 : 1
	State 22
		r_V_11 : 1
		r_V_12 : 1
		sext_ln813 : 1
		ret_V_6 : 2
		ret_V_7 : 3
	State 23
		rhs_4 : 1
		trunc_ln2 : 1
	State 24
		ret_V_8 : 1
		ret_V : 2
	State 25
		r_V_14 : 1
	State 26
	State 27
	State 28
	State 29
		result_V : 1
		p_Result_s_41 : 1
		p_Result_31_1 : 1
		p_Result_31_2 : 1
		tmp_7 : 1
	State 30
		p_Result_1 : 1
		tmp_8 : 2
		zext_ln1488_1 : 3
		shl_ln1454 : 4
	State 31
		p_Result_34_1 : 1
		tmp_8_1 : 2
		p_Result_34_2 : 1
		tmp_8_2 : 2
		add_ln451 : 3
		zext_ln1488_2 : 3
		shl_ln1454_1 : 4
		icmp_ln453_1 : 3
		add_ln451_1 : 4
		icmp_ln453_2 : 3
	State 32
		p_Result_34_3 : 1
		tmp_8_3 : 2
		sext_ln186 : 1
		shl_ln1454_2 : 1
		add_ln451_2 : 3
		select_ln453 : 4
		select_ln453_2 : 5
		add_ln461 : 2
		sext_ln461 : 3
		newexp : 6
		tmp_14 : 7
		or_ln462 : 8
		empty : 7
		or_ln311 : 8
		results_exp_V_1 : 8
		results_exp_V : 9
	State 33
		shl_ln1454_3 : 1
		tmp_6 : 2
		select_ln453_3 : 3
		select_ln453_4 : 1
		select_ln453_5 : 4
		select_ln300 : 5
		results_sig_V : 6
		p_Result_18 : 7
		bitcast_ln526 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_408       |    18   |   441   |   256   |
|          |        grp_fu_784       |    4    |   334   |    84   |
|          |        grp_fu_842       |    4    |   334   |    84   |
|          |        grp_fu_847       |    4    |   334   |    84   |
|    mul   |        grp_fu_859       |    5    |   345   |   218   |
|          |        grp_fu_871       |    4    |   334   |    84   |
|          |        grp_fu_930       |    4    |   205   |    88   |
|          |        grp_fu_942       |    2    |   187   |    69   |
|          |       grp_fu_1019       |    9    |   441   |   256   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_15_fu_382      |    0    |    0    |   950   |
|          |         r_fu_539        |    0    |    0    |   409   |
|          |       r_V_2_fu_745      |    0    |    0    |   179   |
|    shl   |    shl_ln1454_fu_1104   |    0    |    0    |   179   |
|          |   shl_ln1454_1_fu_1179  |    0    |    0    |   179   |
|          |   shl_ln1454_2_fu_1240  |    0    |    0    |   179   |
|          |   shl_ln1454_3_fu_1365  |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |       addr_fu_346       |    0    |    0    |    11   |
|          |    Mx_bits_V_3_fu_456   |    0    |    0    |   124   |
|          |   select_ln482_fu_520   |    0    |    0    |    11   |
|          |       k_V_1_fu_527      |    0    |    0    |    3    |
|          |     cos_basis_fu_596    |    0    |    0    |    2    |
|          |  results_sign_V_fu_686  |    0    |    0    |    2    |
|          |        ush_fu_725       |    0    |    0    |    12   |
|          |      r_V_16_fu_750      |    0    |    0    |    63   |
|          | results_sign_V_4_fu_822 |    0    |    0    |    2    |
|          |      Mx_V_2_fu_990      |    0    |    0    |    63   |
|          |      Ex_V_4_fu_1202     |    0    |    0    |    11   |
|  select  |   select_ln453_fu_1269  |    0    |    0    |    32   |
|          |  select_ln453_1_fu_1282 |    0    |    0    |    32   |
|          |  select_ln453_2_fu_1287 |    0    |    0    |    32   |
|          |   select_ln288_fu_1328  |    0    |    0    |    11   |
|          |   select_ln311_fu_1335  |    0    |    0    |    2    |
|          | results_exp_V_1_fu_1347 |    0    |    0    |    11   |
|          |  results_exp_V_fu_1355  |    0    |    0    |    11   |
|          |  select_ln453_3_fu_1389 |    0    |    0    |    52   |
|          |  select_ln453_4_fu_1414 |    0    |    0    |    52   |
|          |  select_ln453_5_fu_1421 |    0    |    0    |    52   |
|          |  select_ln300_3_fu_1438 |    0    |    0    |    2    |
|          |   select_ln300_fu_1450  |    0    |    0    |    52   |
|          |  results_sig_V_fu_1457  |    0    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_340    |    0    |    0    |    12   |
|          |       Ex_V_fu_515       |    0    |    0    |    12   |
|          |      ret_V_6_fu_955     |    0    |    0    |    63   |
|          |      ret_V_7_fu_964     |    0    |    0    |    64   |
|    add   |      ret_V_8_fu_999     |    0    |    0    |    64   |
|          |      ret_V_fu_1007      |    0    |    0    |    64   |
|          |    add_ln451_fu_1169    |    0    |    0    |    39   |
|          |   add_ln451_1_fu_1190   |    0    |    0    |    39   |
|          |   add_ln451_2_fu_1245   |    0    |    0    |    39   |
|          |    add_ln461_fu_1295    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_451   |    0    |    0    |   131   |
|    sub   |      Ex_V_3_fu_554      |    0    |    0    |    12   |
|          |    sub_ln1512_fu_719    |    0    |    0    |    12   |
|          |      newexp_fu_1305     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |        r_V_fu_740       |    0    |    0    |   179   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_568      |    0    |    0    |    42   |
|    mux   |       tmp_9_fu_610      |    0    |    0    |    65   |
|          |       tmp_2_fu_648      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_330    |    0    |    0    |    11   |
|          |   icmp_ln1019_1_fu_373  |    0    |    0    |    24   |
|          |    icmp_ln1019_fu_694   |    0    |    0    |    11   |
|   icmp   |   icmp_ln1019_2_fu_699  |    0    |    0    |    11   |
|          |   icmp_ln1653_fu_1109   |    0    |    0    |    28   |
|          |    icmp_ln453_fu_1164   |    0    |    0    |    18   |
|          |   icmp_ln453_1_fu_1184  |    0    |    0    |    18   |
|          |   icmp_ln453_2_fu_1196  |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_445    |    0    |    0    |    2    |
|          | results_sign_V_3_fu_710 |    0    |    0    |    2    |
|          |     and_ln300_fu_813    |    0    |    0    |    2    |
|    and   | results_sign_V_2_fu_817 |    0    |    0    |    2    |
|          |    and_ln453_fu_1255    |    0    |    0    |    2    |
|          |   and_ln453_1_fu_1260   |    0    |    0    |    2    |
|          |   and_ln453_2_fu_1264   |    0    |    0    |    2    |
|          |   and_ln300_1_fu_1428   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_440    |    0    |    0    |    2    |
|          |     xor_ln271_fu_590    |    0    |    0    |    2    |
|          |     xor_ln311_fu_704    |    0    |    0    |    2    |
|    xor   |     xor_ln29_fu_790     |    0    |    0    |    2    |
|          |     sin_basis_fu_795    |    0    |    0    |    2    |
|          |    xor_ln453_fu_1250    |    0    |    0    |    2    |
|          |    xor_ln300_fu_1432    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln453_fu_1276    |    0    |    0    |    2    |
|    or    |     or_ln462_fu_1319    |    0    |    0    |    2    |
|          |     or_ln311_fu_1342    |    0    |    0    |    2    |
|          |     or_ln300_fu_1446    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | do_cos_read_read_fu_214 |    0    |    0    |    0    |
|          |  t_in_read_read_fu_220  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_308   |    0    |    0    |    0    |
| bitselect|       tmp_5_fu_433      |    0    |    0    |    0    |
|          |       isNeg_fu_560      |    0    |    0    |    0    |
|          |      tmp_14_fu_1311     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_316    |    0    |    0    |    0    |
|          |        tmp_fu_354       |    0    |    0    |    0    |
|          |       Med_V_fu_387      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_413    |    0    |    0    |    0    |
|          |        k_V_fu_423       |    0    |    0    |    0    |
|          |       tmp_1_fu_463      |    0    |    0    |    0    |
|          |    p_Result_2_fu_481    |    0    |    0    |    0    |
|          |       Mx_V_fu_544       |    0    |    0    |    0    |
|          |       tmp_4_fu_757      |    0    |    0    |    0    |
|          |      B_trunc_fu_771     |    0    |    0    |    0    |
|          |    B_squared_V_fu_829   |    0    |    0    |    0    |
|          |       rhs_1_fu_877      |    0    |    0    |    0    |
|          |       rhs_2_fu_887      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_897    |    0    |    0    |    0    |
|partselect|  trunc_ln1270_1_fu_907  |    0    |    0    |    0    |
|          |       rhs_4_fu_970      |    0    |    0    |    0    |
|          |     trunc_ln2_fu_980    |    0    |    0    |    0    |
|          |     result_V_fu_1025    |    0    |    0    |    0    |
|          |  p_Result_s_41_fu_1035  |    0    |    0    |    0    |
|          |  p_Result_31_1_fu_1045  |    0    |    0    |    0    |
|          |  p_Result_31_2_fu_1055  |    0    |    0    |    0    |
|          |      tmp_7_fu_1065      |    0    |    0    |    0    |
|          |    p_Result_1_fu_1082   |    0    |    0    |    0    |
|          |  p_Result_34_1_fu_1128  |    0    |    0    |    0    |
|          |  p_Result_34_2_fu_1146  |    0    |    0    |    0    |
|          |  p_Result_34_3_fu_1215  |    0    |    0    |    0    |
|          |      tmp_6_fu_1370      |    0    |    0    |    0    |
|          |      tmp_10_fu_1380     |    0    |    0    |    0    |
|          |      tmp_11_fu_1396     |    0    |    0    |    0    |
|          |      tmp_12_fu_1405     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_326    |    0    |    0    |    0    |
|          |    p_Result_12_fu_336   |    0    |    0    |    0    |
|   trunc  |    trunc_ln628_fu_369   |    0    |    0    |    0    |
|          |     Mx_zeros_fu_511     |    0    |    0    |    0    |
|          |        B_V_fu_767       |    0    |    0    |    0    |
|          |      empty_fu_1324      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln668_fu_364    |    0    |    0    |    0    |
|          |    zext_ln930_fu_379    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_404   |    0    |    0    |    0    |
|          |    zext_ln841_fu_533    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_536   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_736   |    0    |    0    |    0    |
|          |    zext_ln1271_fu_781   |    0    |    0    |    0    |
|          |    zext_ln541_fu_807    |    0    |    0    |    0    |
|          |    zext_ln818_fu_839    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_853  |    0    |    0    |    0    |
|   zext   |   zext_ln1271_2_fu_865  |    0    |    0    |    0    |
|          |    zext_ln1270_fu_924   |    0    |    0    |    0    |
|          |    zext_ln1273_fu_927   |    0    |    0    |    0    |
|          |   zext_ln1270_1_fu_936  |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_939  |    0    |    0    |    0    |
|          |    zext_ln1347_fu_996   |    0    |    0    |    0    |
|          |  zext_ln1347_1_fu_1004  |    0    |    0    |    0    |
|          |  zext_ln1270_2_fu_1013  |    0    |    0    |    0    |
|          |  zext_ln1488_1_fu_1100  |    0    |    0    |    0    |
|          |  zext_ln1488_2_fu_1175  |    0    |    0    |    0    |
|          |  zext_ln1488_3_fu_1237  |    0    |    0    |    0    |
|          |  zext_ln1488_4_fu_1362  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_397   |    0    |    0    |    0    |
|          |    p_Result_14_fu_473   |    0    |    0    |    0    |
|          |    p_Result_15_fu_491   |    0    |    0    |    0    |
|          |    p_Result_17_fu_603   |    0    |    0    |    0    |
|          |    p_Result_16_fu_800   |    0    |    0    |    0    |
|bitconcatenate|       t1_V_fu_917       |    0    |    0    |    0    |
|          |    p_Result_9_fu_1075   |    0    |    0    |    0    |
|          |   p_Result_9_1_fu_1114  |    0    |    0    |    0    |
|          |   p_Result_9_2_fu_1121  |    0    |    0    |    0    |
|          |    p_Result_6_fu_1208   |    0    |    0    |    0    |
|          |   p_Result_18_fu_1465   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1204_fu_499   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_716   |    0    |    0    |    0    |
|          |    sext_ln1488_fu_732   |    0    |    0    |    0    |
|          |    sext_ln1273_fu_856   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_868  |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_948    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_952   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_961   |    0    |    0    |    0    |
|          |  sext_ln1273_2_fu_1016  |    0    |    0    |    0    |
|          |    sext_ln186_fu_1233   |    0    |    0    |    0    |
|          |    sext_ln461_fu_1301   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_503      |    0    |    0    |    0    |
|          |      tmp_8_fu_1092      |    0    |    0    |    0    |
|   cttz   |     tmp_8_1_fu_1138     |    0    |    0    |    0    |
|          |     tmp_8_2_fu_1156     |    0    |    0    |    0    |
|          |     tmp_8_3_fu_1225     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    54   |   2955  |   5304  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|                 B_V_reg_1620                 |   56   |
|             B_squared_V_reg_1665             |   49   |
|               B_trunc_reg_1625               |   49   |
|                Ex_V_3_reg_1574               |   11   |
|                Med_V_reg_1530                |   170  |
|                Mx_V_2_reg_1793               |   63   |
|                 Mx_V_reg_1567                |   63   |
|             Mx_bits_V_3_reg_1556             |   124  |
|              Mx_bits_V_reg_1545              |   124  |
|               Mx_zeros_reg_1561              |    7   |
|             add_ln451_1_reg_1886             |   32   |
|              add_ln451_reg_1869              |   32   |
|              and_ln300_reg_1654              |    1   |
|             and_ln453_2_reg_1908             |    1   |
|              closepath_reg_1497              |    1   |
|              cos_basis_reg_1591              |    1   |
|              din_exp_V_reg_1490              |   11   |
|             do_cos_read_reg_1477             |    1   |
|fourth_order_double_sin_cos_K0_V_addr_reg_1708|    8   |
|fourth_order_double_sin_cos_K0_V_load_reg_1723|   59   |
|fourth_order_double_sin_cos_K1_V_addr_reg_1644|    8   |
|fourth_order_double_sin_cos_K1_V_load_reg_1671|   52   |
|fourth_order_double_sin_cos_K2_V_addr_reg_1649|    8   |
|fourth_order_double_sin_cos_K2_V_load_reg_1676|   44   |
|fourth_order_double_sin_cos_K3_V_addr_reg_1713|    8   |
|fourth_order_double_sin_cos_K3_V_load_reg_1743|   33   |
|fourth_order_double_sin_cos_K4_V_addr_reg_1718|    8   |
|fourth_order_double_sin_cos_K4_V_load_reg_1753|   25   |
|            icmp_ln1019_1_reg_1519            |    1   |
|            icmp_ln1019_2_reg_1603            |    1   |
|             icmp_ln1019_reg_1597             |    1   |
|             icmp_ln1653_reg_1851             |    1   |
|             icmp_ln453_1_reg_1880            |    1   |
|             icmp_ln453_2_reg_1892            |    1   |
|              icmp_ln453_reg_1861             |    1   |
|                isNeg_reg_1580                |    1   |
|                 k_V_reg_1551                 |    3   |
|               or_ln453_reg_1913              |    1   |
|               or_ln462_reg_1918              |    1   |
|             p_Result_11_reg_1484             |    1   |
|             p_Result_12_reg_1504             |   52   |
|            p_Result_31_1_reg_1824            |   16   |
|            p_Result_31_2_reg_1829            |   16   |
|            p_Result_s_41_reg_1819            |   16   |
|      ref_4oPi_table_256_V_addr_reg_1509      |    4   |
|               result_V_reg_1813              |   63   |
|            results_exp_V_reg_1923            |   11   |
|           results_sign_V_3_reg_1610          |    1   |
|           results_sign_V_4_reg_1660          |    1   |
|               ret_V_5_reg_1540               |   170  |
|               ret_V_7_reg_1778               |   64   |
|                ret_V_reg_1798                |   64   |
|                rhs_1_reg_1728                |   56   |
|                rhs_2_reg_1733                |   48   |
|                rhs_4_reg_1783                |   29   |
|            sext_ln1273_1_reg_1703            |   93   |
|            sext_ln1273_2_reg_1808            |   126  |
|             sext_ln1273_reg_1693             |   108  |
|             shl_ln1454_1_reg_1874            |   63   |
|             shl_ln1454_2_reg_1902            |   63   |
|              shl_ln1454_reg_1845             |   63   |
|             table_256_V_reg_1525             |   256  |
|                tmp_3_reg_1586                |    1   |
|                tmp_4_reg_1615                |    7   |
|                tmp_7_reg_1834                |   15   |
|               tmp_8_2_reg_1856               |   32   |
|               tmp_8_3_reg_1897               |   32   |
|                tmp_8_reg_1839                |   32   |
|            trunc_ln1270_1_reg_1748           |   35   |
|              trunc_ln1_reg_1738              |   42   |
|              trunc_ln2_reg_1788              |   37   |
|             trunc_ln628_reg_1514             |    7   |
|            zext_ln1270_1_reg_1768            |   60   |
|            zext_ln1270_2_reg_1803            |   126  |
|             zext_ln1270_reg_1758             |   75   |
|            zext_ln1271_1_reg_1688            |   108  |
|            zext_ln1271_2_reg_1698            |   93   |
|             zext_ln1271_reg_1630             |   98   |
|            zext_ln1273_1_reg_1773            |   60   |
|             zext_ln1273_reg_1763             |   75   |
|             zext_ln1494_reg_1535             |   170  |
|              zext_ln541_reg_1637             |   64   |
|              zext_ln818_reg_1681             |   98   |
+----------------------------------------------+--------+
|                     Total                    |  3713  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_285 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_408    |  p1  |   2  |  53  |   106  ||    9    |
|     grp_fu_784    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_784    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_842    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_847    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_847    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_859    |  p0  |   2  |  56  |   112  ||    9    |
|     grp_fu_859    |  p1  |   2  |  52  |   104  ||    9    |
|     grp_fu_871    |  p0  |   2  |  49  |   98   ||    9    |
|     grp_fu_871    |  p1  |   2  |  44  |   88   ||    9    |
|     grp_fu_930    |  p0  |   2  |  42  |   84   ||    9    |
|     grp_fu_930    |  p1  |   2  |  33  |   66   ||    9    |
|     grp_fu_942    |  p0  |   2  |  35  |   70   ||    9    |
|     grp_fu_942    |  p1  |   2  |  25  |   50   ||    9    |
|    grp_fu_1019    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_1019    |  p1  |   2  |  63  |   126  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1610  ||  34.936 ||   198   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   54   |    -   |  2955  |  5304  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   198  |
|  Register |    -   |    -   |  3713  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   54   |   34   |  6668  |  5502  |
+-----------+--------+--------+--------+--------+
