Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Apr 22 10:36:54 2022
| Host              : xilinx running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design            : uart_led
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.549        0.000                      0                  112        0.037        0.000                      0                  112        3.725        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_pin_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.549        0.000                      0                  112        0.037        0.000                      0                  112        3.725        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 2.925ns (85.352%)  route 0.502ns (14.648%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 1.595ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.457     3.489    led_ctl_i0/clk_rx
    SLICE_X99Y346        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.570 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.502     4.072    led_o[3]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.844     6.916 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     6.916    led_pins[3]
    B5                                                                r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 2.928ns (86.345%)  route 0.463ns (13.655%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 1.595ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.457     3.489    led_ctl_i0/clk_rx
    SLICE_X99Y346        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.568 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.463     4.031    led_o[2]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.849     6.879 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     6.879    led_pins[2]
    A5                                                                r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.909ns (86.398%)  route 0.458ns (13.602%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.595ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.454     3.486    led_ctl_i0/clk_rx
    SLICE_X99Y352        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y352        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.567 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.458     4.025    led_o[1]
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.828     6.853 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     6.853    led_pins[1]
    D6                                                                r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 2.905ns (87.499%)  route 0.415ns (12.501%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.595ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.454     3.486    led_ctl_i0/clk_rx
    SLICE_X99Y352        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y352        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.565 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.415     3.980    led_o[0]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.826     6.805 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     6.805    led_pins[0]
    D5                                                                r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.539ns (8.981%)  route 5.466ns (91.019%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 11.068 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 1.455ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    A20                                               0.000     1.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.500    IBUF_rxd_i0/I
    A20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     2.039 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.039    IBUF_rxd_i0/OUT
    A20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.039 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           5.466     7.505    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.197    11.068    uart_rx_i0/meta_harden_rxd_i0/clk_rx
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    11.068    
                         clock uncertainty           -0.035    11.032    
    SLICE_X98Y348        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.057    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 1.271ns (26.774%)  route 3.477ns (73.226%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 11.072 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 1.455ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    F5                                                0.000     1.500 r  btn_pin (IN)
                         net (fo=0)                   0.000     1.500    IBUF_btn_i0/I
    F5                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.271     2.771 r  IBUF_btn_i0/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.771    IBUF_btn_i0/OUT
    F5                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     2.771 r  IBUF_btn_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.477     6.248    meta_harden_btn_i0/btn_i
    SLICE_X99Y348        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.201    11.072    meta_harden_btn_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    11.072    
                         clock uncertainty           -0.035    11.036    
    SLICE_X99Y348        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.061    meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 1.222ns (28.567%)  route 3.056ns (71.433%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 11.027 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.156ns (routing 1.455ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    M11                                               0.000     1.500 r  rst_pin (IN)
                         net (fo=0)                   0.000     1.500    IBUF_rst_i0/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     2.722 r  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.722    IBUF_rst_i0/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     2.722 r  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.056     5.778    meta_harden_rst_i0/rst_i
    SLICE_X99Y297        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.156    11.027    meta_harden_rst_i0/clk_rx
    SLICE_X99Y297        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    11.027    
                         clock uncertainty           -0.035    10.991    
    SLICE_X99Y297        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.016    meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.176ns (15.358%)  route 0.970ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 11.070 - 8.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.462ns (routing 1.595ns, distribution 0.867ns)
  Clock Net Delay (Destination): 2.199ns (routing 1.455ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.462     3.494    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.573 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.232     3.805    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X98Y348        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.902 r  uart_rx_i0/uart_rx_ctl_i0/char_data[7]_i_1/O
                         net (fo=8, routed)           0.738     4.640    led_ctl_i0/E[0]
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.199    11.070    led_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[2]/C
                         clock pessimism              0.340    11.410    
                         clock uncertainty           -0.035    11.375    
    SLICE_X99Y348        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.316    led_ctl_i0/char_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.176ns (15.358%)  route 0.970ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 11.070 - 8.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.462ns (routing 1.595ns, distribution 0.867ns)
  Clock Net Delay (Destination): 2.199ns (routing 1.455ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.462     3.494    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.573 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.232     3.805    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X98Y348        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.902 r  uart_rx_i0/uart_rx_ctl_i0/char_data[7]_i_1/O
                         net (fo=8, routed)           0.738     4.640    led_ctl_i0/E[0]
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.199    11.070    led_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[3]/C
                         clock pessimism              0.340    11.410    
                         clock uncertainty           -0.035    11.375    
    SLICE_X99Y348        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.316    led_ctl_i0/char_data_reg[3]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.176ns (15.358%)  route 0.970ns (84.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 11.070 - 8.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.462ns (routing 1.595ns, distribution 0.867ns)
  Clock Net Delay (Destination): 2.199ns (routing 1.455ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.462     3.494    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.573 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.232     3.805    uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X98Y348        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.902 r  uart_rx_i0/uart_rx_ctl_i0/char_data[7]_i_1/O
                         net (fo=8, routed)           0.738     4.640    led_ctl_i0/E[0]
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          2.199    11.070    led_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[6]/C
                         clock pessimism              0.340    11.410    
                         clock uncertainty           -0.035    11.375    
    SLICE_X99Y348        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    11.316    led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  6.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.956ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.339     1.837    uart_rx_i0/uart_baud_gen_rx_i0/clk_rx
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y347        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.876 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=4, routed)           0.025     1.901    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X98Y347        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.921 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.006     1.927    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_0[5]
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.509     2.161    uart_rx_i0/uart_baud_gen_rx_i0/clk_rx
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.318     1.843    
    SLICE_X98Y347        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.890    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.340ns (routing 0.859ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.956ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.340     1.838    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y350        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y350        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.877 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=5, routed)           0.025     1.902    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[1]
    SLICE_X98Y350        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.917 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.017     1.934    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X98Y350        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.510     2.162    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y350        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.318     1.844    
    SLICE_X98Y350        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.890    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.062ns (42.177%)  route 0.085ns (57.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      1.336ns (routing 0.859ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.956ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.336     1.834    uart_rx_i0/meta_harden_rxd_i0/clk_rx
    SLICE_X98Y348        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y348        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.874 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=17, routed)          0.070     1.944    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]_0
    SLICE_X99Y348        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     1.966 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.015     1.981    uart_rx_i0/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.510     2.162    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism             -0.277     1.885    
    SLICE_X99Y348        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.931    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.956ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.339     1.837    uart_rx_i0/uart_baud_gen_rx_i0/clk_rx
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y347        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.876 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=4, routed)           0.025     1.901    uart_rx_i0/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X98Y347        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.924 r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count[4]_i_1/O
                         net (fo=1, routed)           0.017     1.941    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_0[4]
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.509     2.161    uart_rx_i0/uart_baud_gen_rx_i0/clk_rx
    SLICE_X98Y347        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                         clock pessimism             -0.318     1.843    
    SLICE_X98Y347        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.889    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.956ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.339     1.837    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y349        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.876 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.029     1.905    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X99Y349        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.938 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=1, routed)           0.006     1.944    uart_rx_i0/uart_rx_ctl_i0/p_1_in[2]
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.507     2.159    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.316     1.843    
    SLICE_X99Y349        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.890    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.009%)  route 0.046ns (42.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.342ns (routing 0.859ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.956ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.342     1.840    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y349        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.879 r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=8, routed)           0.030     1.909    uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X99Y349        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.931 r  uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.016     1.947    uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.511     2.163    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism             -0.317     1.846    
    SLICE_X99Y349        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.892    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.340ns (routing 0.859ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.956ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.340     1.838    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y349        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.877 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.076     1.953    led_ctl_i0/D[0]
    SLICE_X98Y349        FDRE                                         r  led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.506     2.158    led_ctl_i0/clk_rx
    SLICE_X98Y349        FDRE                                         r  led_ctl_i0/char_data_reg[0]/C
                         clock pessimism             -0.312     1.846    
    SLICE_X98Y349        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.893    led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.055ns (42.969%)  route 0.073ns (57.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.956ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.339     1.837    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y349        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.878 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=13, routed)          0.057     1.935    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X99Y348        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.949 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.016     1.965    uart_rx_i0/uart_rx_ctl_i0/rx_data[2]_i_1_n_0
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.510     2.162    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]/C
                         clock pessimism             -0.305     1.857    
    SLICE_X99Y348        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.903    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/char_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.341ns (routing 0.859ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.956ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.341     1.839    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.878 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.079     1.957    led_ctl_i0/D[7]
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.506     2.158    led_ctl_i0/clk_rx
    SLICE_X99Y348        FDRE                                         r  led_ctl_i0/char_data_reg[7]/C
                         clock pessimism             -0.311     1.847    
    SLICE_X99Y348        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.894    led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.340ns (routing 0.859ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.956ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.340     1.838    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y349        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.877 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.028     1.905    uart_rx_i0/uart_rx_ctl_i0/D[0]
    SLICE_X98Y349        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     1.940 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.015     1.955    uart_rx_i0/uart_rx_ctl_i0/rx_data[0]_i_1_n_0
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=47, routed)          1.510     2.162    uart_rx_i0/uart_rx_ctl_i0/clk_rx
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                         clock pessimism             -0.318     1.844    
    SLICE_X98Y349        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.890    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         8.000       6.710      BUFGCE_X0Y129  BUFG_clk_rx_i0/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X98Y349  led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X98Y349  led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y348  led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y348  led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X98Y349  led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X98Y349  led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y348  led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y348  led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y352  led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y348  led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X98Y349  led_ctl_i0/char_data_reg[4]/C



