# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: DTX
registers:
  - name: DTX_LAP(0..1)_SEL(0..1)
    title: DTX LAP(0..1) Select Register
    address: 0x11800FE000000 + ((0x0C + (a)) << 15) + (b*8)
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select.  Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_LAP(0..1)_ENA(0..1)
    title: DTX LAP(0..1) Mask Register
    address: 0x11800FE000020 + ((0x0C + (a)) << 15) + (b*8)
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: MASK
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Mask of which bits to drive onto the low/high 36-bit debug buses. Normally only one block
          will drive each bit.


  - name: DTX_LAP(0..1)_DAT(0..1)
    title: DTX LAP(0..1) Raw Data Register
    address: 0x11800FE000040 + ((0x0C + (a)) << 15) + (b*8)
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: RAW
        bits: 35..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Raw debug data captured by the DTX before the ENA is applied. This gives the ability to
          peek into blocks during an OCLA capture without OCLA reconfiguration.


  - name: DTX_LAP(0..1)_CTL
    title: DTX LAP(0..1) Control Register
    address: 0x11800FE000060 + ((0x0C + (a)) << 15)
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in ENA(0..1) instead of normal block debug data. For
          diagnostic use only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.


  - name: DTX_LAP(0..1)_BCST_RSP
    title: DTX LAP(0..1) Control Register
    address: 0x11800FE000080 + ((0x0C + (a)) << 15)
    bus: RSL
    fields:
      - name: --
        bits: 63..1
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable this DTX instance as the responder to DTX Broadcast reads/writes.


  - name: DTX_PKI_PFE_SEL(0..1)
    title: DTX PKI_PFE Select Register
    address: 0x11800FE000000 | ((68) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_PKI_PFE_ENA(0..1)
    title: DTX PKI_PFE Mask Register
    address: 0x11800FE000020 | ((68) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_PKI_PFE_DAT(0..1)
    title: DTX PKI_PFE Raw Data Register
    address: 0x11800FE000040 | ((68) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_PKI_PFE_CTL
    title: DTX PKI_PFE Control Register
    address: 0x11800FE220060
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_PKI_PFE_BCST_RSP
    title: DTX PKI_PFE Control Register
    address: 0x11800FE220080
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_PKI_PBE_SEL(0..1)
    title: DTX PKI_PBE Select Register
    address: 0x11800FE000000 | ((69) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_PKI_PBE_ENA(0..1)
    title: DTX PKI_PBE Mask Register
    address: 0x11800FE000020 | ((69) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_PKI_PBE_DAT(0..1)
    title: DTX PKI_PBE Raw Data Register
    address: 0x11800FE000040 | ((69) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_PKI_PBE_CTL
    title: DTX PKI_PBE Control Register
    address: 0x11800FE228060
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_PKI_PBE_BCST_RSP
    title: DTX PKI_PBE Control Register
    address: 0x11800FE228080
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_L2C_TAD(0..7)_SEL(0..1)
    title: DTX L2C_TAD(0..7) Select Register
    address: 0x11800FE000000 + ((0x48 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_L2C_TAD(0..7)_ENA(0..1)
    title: DTX L2C_TAD(0..7) Mask Register
    address: 0x11800FE000020 + ((0x48 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_L2C_TAD(0..7)_DAT(0..1)
    title: DTX L2C_TAD(0..7) Raw Data Register
    address: 0x11800FE000040 + ((0x48 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_L2C_TAD(0..7)_CTL
    title: DTX L2C_TAD(0..7) Control Register
    address: 0x11800FE000060 + ((0x48 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_L2C_TAD(0..7)_BCST_RSP
    title: DTX L2C_TAD(0..7) Control Register
    address: 0x11800FE000080 + ((0x48 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_L2C_MCI(0..3)_SEL(0..1)
    title: DTX L2C_MCI(0..3) Select Register
    address: 0x11800FE000000 + ((0x5c + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_L2C_MCI(0..3)_ENA(0..1)
    title: DTX L2C_MCI(0..3) Mask Register
    address: 0x11800FE000020 + ((0x5c + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_L2C_MCI(0..3)_DAT(0..1)
    title: DTX L2C_MCI(0..3) Raw Data Register
    address: 0x11800FE000040 + ((0x5c + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_L2C_MCI(0..3)_CTL
    title: DTX L2C_MCI(0..3) Control Register
    address: 0x11800FE000060 + ((0x5c + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_L2C_MCI(0..3)_BCST_RSP
    title: DTX L2C_MCI(0..3) Control Register
    address: 0x11800FE000080 + ((0x5c + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_USBH(0..0)_SEL(0..1)
    title: DTX USBH(0..0) Select Register
    address: 0x11800FE000000 + ((0x68 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_USBH(0..0)_ENA(0..1)
    title: DTX USBH(0..0) Mask Register
    address: 0x11800FE000020 + ((0x68 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_USBH(0..0)_DAT(0..1)
    title: DTX USBH(0..0) Raw Data Register
    address: 0x11800FE000040 + ((0x68 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_USBH(0..0)_CTL
    title: DTX USBH(0..0) Control Register
    address: 0x11800FE000060 + ((0x68 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_USBH(0..0)_BCST_RSP
    title: DTX USBH(0..0) Control Register
    address: 0x11800FE000080 + ((0x68 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_L2C_CBC(0..3)_SEL(0..1)
    title: DTX L2C_CBC(0..3) Select Register
    address: 0x11800FE000000 + ((0x84 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_L2C_CBC(0..3)_ENA(0..1)
    title: DTX L2C_CBC(0..3) Mask Register
    address: 0x11800FE000020 + ((0x84 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_L2C_CBC(0..3)_DAT(0..1)
    title: DTX L2C_CBC(0..3) Raw Data Register
    address: 0x11800FE000040 + ((0x84 + (a)) << 15) + (b*8)
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_L2C_CBC(0..3)_CTL
    title: DTX L2C_CBC(0..3) Control Register
    address: 0x11800FE000060 + ((0x84 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_L2C_CBC(0..3)_BCST_RSP
    title: DTX L2C_CBC(0..3) Control Register
    address: 0x11800FE000080 + ((0x84 + (a)) << 15)
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_OSM_SEL(0..1)
    title: DTX OSM Select Register
    address: 0x11800FE000000 | ((220) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_OSM_ENA(0..1)
    title: DTX OSM Mask Register
    address: 0x11800FE000020 | ((220) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_OSM_DAT(0..1)
    title: DTX OSM Raw Data Register
    address: 0x11800FE000040 | ((220) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_OSM_CTL
    title: DTX OSM Control Register
    address: 0x11800FE6E0060
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_OSM_BCST_RSP
    title: DTX OSM Control Register
    address: 0x11800FE6E0080
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_ASE_SEL(0..1)
    title: DTX ASE Select Register
    address: 0x11800FE000000 | ((221) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_SEL(0..1)

  - name: DTX_ASE_ENA(0..1)
    title: DTX ASE Mask Register
    address: 0x11800FE000020 | ((221) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_ENA(0..1)

  - name: DTX_ASE_DAT(0..1)
    title: DTX ASE Raw Data Register
    address: 0x11800FE000040 | ((221) << 15)|a<<3
    bus: RSL
    inherits: DTX_LAP(0..1)_DAT(0..1)

  - name: DTX_ASE_CTL
    title: DTX ASE Control Register
    address: 0x11800FE6E8060
    bus: RSL
    inherits: DTX_LAP(0..1)_CTL

  - name: DTX_ASE_BCST_RSP
    title: DTX ASE Control Register
    address: 0x11800FE6E8080
    bus: RSL
    inherits: DTX_LAP(0..1)_BCST_RSP

  - name: DTX_BROADCAST_SEL(0..1)
    title: DTX BROADCAST Select Register
    address: 0x11800FE7F0000 | a<<3
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select.  Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_BROADCAST_ENA(0..1)
    title: DTX BROADCAST Mask Register
    address: 0x11800FE7F0020 | a<<3
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: MASK
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Mask of which bits to drive onto the low/high 36-bit debug buses. Normally only one block
          will drive each bit.


  - name: DTX_BROADCAST_CTL
    title: DTX BROADCAST Control Register
    address: 0x11800FE7F0060
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: ---
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in ENA(0..1) instead of normal block debug data. For
          diagnostic use only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.



