.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R43C1:CIB_LR
arc: JA3 H02W0501
enum: CIB.JB3MUX 0

.tile CIB_R46C2:CIB_EBR
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 V01N0101

.tile CIB_R46C4:CIB_EBR
arc: S1_V02S0301 S3_V06N0003

.tile CIB_R46C5:CIB_EBR
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 V01N0101

.tile CIB_R47C1:CIB_LR
arc: E1_H02E0401 E1_H01W0000
arc: S1_V02S0501 JF5
arc: S1_V02S0601 E1_H02W0601

.tile CIB_R48C1:CIB_LR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02S0601
arc: S1_V02S0401 E1_H01W0000

.tile CIB_R49C1:CIB_LR
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0301 H06W0003
arc: S1_V02S0001 N1_V02S0501

.tile CIB_R50C1:CIB_LR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 E1_H01W0100
arc: JD7 V00B0000
arc: N1_V02N0101 E1_H02W0101
arc: V00B0000 V02S0001

.tile CIB_R51C1:CIB_LR
arc: N1_V02N0301 H02W0301

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C4:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R42C0:PICL1_DQS3
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4

.tile MIB_R43C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R70C12:EBR_SPINE_LL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C4:EFB0_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R20C48:PLC2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R42C2:PLC2
arc: V01S0100 S3_V06N0303

.tile R43C2:PLC2
arc: W1_H02W0501 N1_V01S0100

.tile R47C2:PLC2
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 S1_V02N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0100 S1_V02N0101
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A4 V00T0100
arc: A5 N1_V01N0101
arc: A6 N1_V01N0101
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V01S0000
arc: B5 H00R0000
arc: B6 V00B0000
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02S0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H00L0100
arc: D7 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q7
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 F1
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0203 F4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000000001101100
word: SLICED.K1.INIT 0011110000000000
word: SLICEB.K0.INIT 0000000001101100
word: SLICEB.K1.INIT 0000000000111100
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0111100011110000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R47C3:PLC2
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: S1_V02S0001 V01N0001
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 V01N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: A5 H02E0701
arc: B5 H01E0101
arc: C1 N1_V01N0001
arc: C4 V00B0100
arc: C5 H02E0601
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0000
arc: D1 V00T0100
arc: D4 H00L0100
arc: D5 H00R0100
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0101 Q1
arc: V00B0100 F5
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0110101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R47C4:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 V01N0101
arc: W1_H02W0301 V02S0301

.tile R47C5:PLC2
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: A1 E1_H01E0001
arc: A5 H02E0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H01W0100
arc: B5 H00R0000
arc: B6 H02E0101
arc: C0 F6
arc: C1 F6
arc: C2 H00R0100
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 V02S0401
arc: D7 H00L0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q3
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 Q0
arc: V01S0100 F5
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
word: SLICEB.K0.INIT 0011111111000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000111100
word: SLICEA.K1.INIT 0000000001101010
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R47C6:PLC2
arc: W1_H02W0601 H01E0001

.tile R48C2:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: V00B0100 V02N0101
arc: V00T0100 H02W0101
arc: A1 E1_H01E0001
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 H00L0000
arc: B0 H01W0100
arc: B1 H00R0100
arc: B2 H00L0000
arc: B4 F1
arc: B5 V02S0701
arc: B6 V00B0000
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 H00L0100
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 H02E0601
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H01W0000
arc: D5 E1_H01W0100
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F3
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S3_V06S0003 Q0
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 F4
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 1100101011101010
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0110000011000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000111100
word: SLICEA.K1.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R48C3:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: H00L0100 E1_H02W0301
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 V01N0101
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V01N0101
arc: A0 V02S0701
arc: A1 V02S0701
arc: A4 N1_V01N0101
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B0 V00B0000
arc: B1 V02S0101
arc: B4 N1_V01S0000
arc: B6 H01E0101
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C3 H00R0100
arc: C4 H02E0601
arc: C5 V00B0100
arc: C6 W1_H02E0601
arc: C7 V00T0100
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H00L0100
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: V00B0000 Q6
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0101 F3
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1111111111101100
word: SLICED.K1.INIT 0000111010101010
word: SLICEC.K0.INIT 0000010100110101
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111100000
word: SLICEA.K1.INIT 1111101011001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R48C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02S0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0701
arc: A1 H00L0000
arc: A4 H02E0501
arc: A5 V00T0000
arc: A6 H02E0501
arc: B1 V00B0000
arc: B2 V02S0301
arc: B4 H00R0000
arc: B5 V01S0000
arc: B6 V02S0701
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 H02W0601
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE0 V02S0201
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 H01E0101
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: S1_V02S0401 F4
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q6
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q7
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0110110011001100
word: SLICEB.K0.INIT 1111111111000000
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K0.INIT 0000000001101100
word: SLICED.K1.INIT 0000000000111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R48C5:PLC2
arc: H00L0000 H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 V01N0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: A4 V00B0000
arc: A5 V00B0000
arc: B3 V02S0301
arc: B4 H01E0101
arc: B5 V02N0701
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 H01E0001
arc: CE2 H00R0000
arc: CLK1 G_HPBX0000
arc: D3 S1_V02N0201
arc: D4 H00L0100
arc: D5 H02E0001
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: LSR0 H02E0301
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S1_V02S0501 F5
arc: V00B0000 Q4
arc: W1_H02W0301 F3
arc: W1_H02W0601 Q4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0000000001101010
word: SLICEC.K1.INIT 0000000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R48C6:PLC2
arc: W1_H02W0201 H01E0001

.tile R49C2:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 V02S0501
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02S0001
arc: A3 V00T0000
arc: A5 H02E0701
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V01N0001
arc: B2 H01W0100
arc: B3 V01N0001
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 N1_V01S0100
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 E1_H02W0001
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V00B0000
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V02N0601 Q6
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 Q4
word: SLICED.K0.INIT 0011110000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 1100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1

.tile R49C3:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: S1_V02S0201 N1_V01S0000
arc: V00B0100 E1_H02W0701
arc: A1 H02E0501
arc: A5 V00B0000
arc: A6 V02N0101
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V02S0101
arc: B2 V02N0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V01S0000
arc: B6 V02S0701
arc: B7 V02S0501
arc: C0 H00L0100
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 S1_V02N0201
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 S1_V02N0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0000 F1
arc: H01W0100 F1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000001100001100
word: SLICEA.K1.INIT 0001000001010000
word: SLICEC.K0.INIT 0000001100001100
word: SLICEC.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0110110000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1

.tile R49C4:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 H02W0301
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 V06N0003
arc: A0 H00L0000
arc: A1 E1_H01E0001
arc: A5 V00B0000
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 V02S0101
arc: B5 V02S0501
arc: B7 V00T0000
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 H02E0601
arc: C5 V00T0100
arc: C6 V00B0100
arc: C7 V02S0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 V02S0201
arc: D4 E1_H02W0001
arc: D5 N1_V02S0401
arc: D6 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F3
arc: S1_V02S0401 Q4
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F3
arc: V01S0100 F3
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0110101010101010
word: SLICEA.K0.INIT 0000000001101100
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000111100
word: SLICEB.K1.INIT 0011000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R49C5:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 V01N0001
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0301 N1_V02S0301
arc: A6 V00T0100
arc: A7 V02N0101
arc: B0 V00T0000
arc: B5 V02S0701
arc: B6 H02E0101
arc: B7 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00R0100
arc: C5 V01N0101
arc: C6 V00B0100
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V01S0100
arc: D1 H01E0101
arc: D5 H01W0000
arc: D6 H00L0100
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F1
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0501 Q5
arc: V00B0000 F6
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0501 Q5
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0011110000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R49C6:PLC2
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 V02N0301

.tile R50C2:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: A1 H02E0501
arc: A3 V02N0701
arc: A4 N1_V01N0101
arc: A5 V00T0000
arc: A6 H02E0701
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 V00B0000
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C3 H02W0601
arc: C4 V02S0001
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: C7 V00B0100
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 H02W0001
arc: D6 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0000 F5
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000001101100
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000001101010
word: SLICED.K1.INIT 0000001100000000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0110110011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R50C3:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: A0 E1_H01E0001
arc: A4 V00B0000
arc: A6 V00T0100
arc: A7 W1_H02E0501
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 H02E0101
arc: B6 H02E0101
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C4 V02S0201
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 N1_V02S0201
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK1 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F6
arc: V01S0100 F7
word: SLICEC.K0.INIT 0110000010100000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0110110000000000
word: SLICEA.K1.INIT 0000000000111100
word: SLICED.K0.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C4:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 V02S0201
arc: V00T0100 V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 H01E0001
arc: A1 H02E0701
arc: A3 V02N0501
arc: A4 V02N0301
arc: A5 V00B0000
arc: A7 Q7
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 V01N0001
arc: B4 V02N0701
arc: B5 H00L0000
arc: B6 V01S0000
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C1 S1_V02N0601
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK1 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 N1_V02S0401
arc: D6 E1_H01W0100
arc: D7 H00L0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F1
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 F4
arc: H01W0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0110101010101010
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000111100
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0000000001101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A0MUX 1

.tile R50C5:PLC2
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 V01N0001
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: A1 H00L0000
arc: A3 V00B0000
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 W1_H02E0101
arc: B2 H00L0000
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 H00R0100
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 H00L0100
arc: D5 W1_H02E0201
arc: D6 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 F5
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: S1_V02S0001 Q0
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICEB.K0.INIT 0011110000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0110110000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0011110000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R50C6:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001

.tile R51C2:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0301 V06S0003

.tile R51C3:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000

.tile R51C4:PLC2
arc: E1_H02E0301 V02N0301
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N1_V01S0100
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: A1 H00L0000
arc: A6 H02E0701
arc: B0 V00T0000
arc: B1 V00B0000
arc: B6 V00B0000
arc: B7 V01S0000
arc: C0 E1_H02W0601
arc: C1 N1_V01S0100
arc: C6 V00T0100
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE3 N1_V02S0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICED.K0.INIT 0110110000000000
word: SLICED.K1.INIT 0000000000111100
word: SLICEA.K0.INIT 0000000000111100
word: SLICEA.K1.INIT 0100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A0MUX 1

.tile R51C5:PLC2
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: A0 H00L0000
arc: A2 V02N0501
arc: A3 V02N0501
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H00R0000
arc: B6 H01E0101
arc: B7 V01S0000
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 H00L0100
arc: D5 N1_V02S0601
arc: D6 H00L0100
arc: D7 H01W0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H00R0100 F5
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q6
arc: N1_V02N0301 F1
arc: N1_V02N0701 F7
arc: V00T0000 Q2
arc: V00T0100 F3
arc: V01S0000 Q4
arc: V01S0100 Q4
word: SLICED.K0.INIT 0110101000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0110110000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0011110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0110101000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG1.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R51C6:PLC2
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 H01E0001

.tile R52C2:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R52C4:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003

.tile R52C5:PLC2
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: W1_H02W0201 V01N0001

.tile R52C6:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R53C2:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0701 N3_V06S0203

.tile R53C5:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003

.tile R54C2:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R64C4:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R76C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R88C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile TAP_R47C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R48C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R49C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R50C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R51C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

