
PRUEBA_CANFD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039e0  08000254  08000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08003c34  08003c34  00004c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c54  08003c54  00005018  2**0
                  CONTENTS
  4 .ARM          00000000  08003c54  08003c54  00005018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c54  08003c54  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c54  08003c54  00004c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c58  08003c58  00004c58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08003c5c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f4  20000018  08003c74  00005018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003c74  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009c0e  00000000  00000000  0000504e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001475  00000000  00000000  0000ec5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  000100d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000654  00000000  00000000  00010958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029817  00000000  00000000  00010fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009f94  00000000  00000000  0003a7c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107570  00000000  00000000  00044757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014bcc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000022ac  00000000  00000000  0014bd0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0014dfb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000254 <__do_global_dtors_aux>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4c05      	ldr	r4, [pc, #20]	@ (800026c <__do_global_dtors_aux+0x18>)
 8000258:	7823      	ldrb	r3, [r4, #0]
 800025a:	b933      	cbnz	r3, 800026a <__do_global_dtors_aux+0x16>
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x1c>)
 800025e:	b113      	cbz	r3, 8000266 <__do_global_dtors_aux+0x12>
 8000260:	4804      	ldr	r0, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x20>)
 8000262:	f3af 8000 	nop.w
 8000266:	2301      	movs	r3, #1
 8000268:	7023      	strb	r3, [r4, #0]
 800026a:	bd10      	pop	{r4, pc}
 800026c:	20000018 	.word	0x20000018
 8000270:	00000000 	.word	0x00000000
 8000274:	08003c1c 	.word	0x08003c1c

08000278 <frame_dummy>:
 8000278:	b508      	push	{r3, lr}
 800027a:	4b03      	ldr	r3, [pc, #12]	@ (8000288 <frame_dummy+0x10>)
 800027c:	b11b      	cbz	r3, 8000286 <frame_dummy+0xe>
 800027e:	4903      	ldr	r1, [pc, #12]	@ (800028c <frame_dummy+0x14>)
 8000280:	4803      	ldr	r0, [pc, #12]	@ (8000290 <frame_dummy+0x18>)
 8000282:	f3af 8000 	nop.w
 8000286:	bd08      	pop	{r3, pc}
 8000288:	00000000 	.word	0x00000000
 800028c:	2000001c 	.word	0x2000001c
 8000290:	08003c1c 	.word	0x08003c1c

08000294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000298:	f000 fad4 	bl	8000844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029c:	f000 f874 	bl	8000388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a0:	f000 f930 	bl	8000504 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 80002a4:	f000 f8e6 	bl	8000474 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // Filtro: solo ID 0x111 a FIFO0
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80002a8:	4b31      	ldr	r3, [pc, #196]	@ (8000370 <main+0xdc>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIndex = 0;
 80002ae:	4b30      	ldr	r3, [pc, #192]	@ (8000370 <main+0xdc>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80002b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000370 <main+0xdc>)
 80002b6:	2202      	movs	r2, #2
 80002b8:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80002ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000370 <main+0xdc>)
 80002bc:	2201      	movs	r2, #1
 80002be:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterID1 = 0x111;
 80002c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000370 <main+0xdc>)
 80002c2:	f240 1211 	movw	r2, #273	@ 0x111
 80002c6:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterID2 = 0x7FF;
 80002c8:	4b29      	ldr	r3, [pc, #164]	@ (8000370 <main+0xdc>)
 80002ca:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80002ce:	615a      	str	r2, [r3, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK) Error_Handler();
 80002d0:	4927      	ldr	r1, [pc, #156]	@ (8000370 <main+0xdc>)
 80002d2:	4828      	ldr	r0, [pc, #160]	@ (8000374 <main+0xe0>)
 80002d4:	f000 fe32 	bl	8000f3c <HAL_FDCAN_ConfigFilter>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <main+0x4e>
 80002de:	f000 f93b 	bl	8000558 <Error_Handler>

  // Header TX
  TxHeader.Identifier = 0x111;
 80002e2:	4b25      	ldr	r3, [pc, #148]	@ (8000378 <main+0xe4>)
 80002e4:	f240 1211 	movw	r2, #273	@ 0x111
 80002e8:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 80002ea:	4b23      	ldr	r3, [pc, #140]	@ (8000378 <main+0xe4>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80002f0:	4b21      	ldr	r3, [pc, #132]	@ (8000378 <main+0xe4>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 80002f6:	4b20      	ldr	r3, [pc, #128]	@ (8000378 <main+0xe4>)
 80002f8:	2209      	movs	r2, #9
 80002fa:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80002fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000378 <main+0xe4>)
 80002fe:	2200      	movs	r2, #0
 8000300:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000302:	4b1d      	ldr	r3, [pc, #116]	@ (8000378 <main+0xe4>)
 8000304:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000308:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 800030a:	4b1b      	ldr	r3, [pc, #108]	@ (8000378 <main+0xe4>)
 800030c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000310:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000312:	4b19      	ldr	r3, [pc, #100]	@ (8000378 <main+0xe4>)
 8000314:	2200      	movs	r2, #0
 8000316:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 8000318:	4b17      	ldr	r3, [pc, #92]	@ (8000378 <main+0xe4>)
 800031a:	2200      	movs	r2, #0
 800031c:	621a      	str	r2, [r3, #32]

  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK) Error_Handler();
 800031e:	4815      	ldr	r0, [pc, #84]	@ (8000374 <main+0xe0>)
 8000320:	f000 fe66 	bl	8000ff0 <HAL_FDCAN_Start>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <main+0x9a>
 800032a:	f000 f915 	bl	8000558 <Error_Handler>

  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader, TxData) != HAL_OK) Error_Handler();
 800032e:	4a13      	ldr	r2, [pc, #76]	@ (800037c <main+0xe8>)
 8000330:	4911      	ldr	r1, [pc, #68]	@ (8000378 <main+0xe4>)
 8000332:	4810      	ldr	r0, [pc, #64]	@ (8000374 <main+0xe0>)
 8000334:	f000 fe84 	bl	8001040 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <main+0xae>
 800033e:	f000 f90b 	bl	8000558 <Error_Handler>

  // Esperar RX (loopback)
  while (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan2, FDCAN_RX_FIFO0) == 0) { }
 8000342:	bf00      	nop
 8000344:	2140      	movs	r1, #64	@ 0x40
 8000346:	480b      	ldr	r0, [pc, #44]	@ (8000374 <main+0xe0>)
 8000348:	f000 ffc6 	bl	80012d8 <HAL_FDCAN_GetRxFifoFillLevel>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d0f8      	beq.n	8000344 <main+0xb0>

  if (HAL_FDCAN_GetRxMessage(&hfdcan2, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) Error_Handler();
 8000352:	4b0b      	ldr	r3, [pc, #44]	@ (8000380 <main+0xec>)
 8000354:	4a0b      	ldr	r2, [pc, #44]	@ (8000384 <main+0xf0>)
 8000356:	2140      	movs	r1, #64	@ 0x40
 8000358:	4806      	ldr	r0, [pc, #24]	@ (8000374 <main+0xe0>)
 800035a:	f000 feb5 	bl	80010c8 <HAL_FDCAN_GetRxMessage>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d002      	beq.n	800036a <main+0xd6>
 8000364:	f000 f8f8 	bl	8000558 <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000368:	bf00      	nop
 800036a:	bf00      	nop
 800036c:	e7fd      	b.n	800036a <main+0xd6>
 800036e:	bf00      	nop
 8000370:	20000098 	.word	0x20000098
 8000374:	20000034 	.word	0x20000034
 8000378:	200000b0 	.word	0x200000b0
 800037c:	20000000 	.word	0x20000000
 8000380:	200000fc 	.word	0x200000fc
 8000384:	200000d4 	.word	0x200000d4

08000388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b09c      	sub	sp, #112	@ 0x70
 800038c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800038e:	f107 0320 	add.w	r3, r7, #32
 8000392:	2250      	movs	r2, #80	@ 0x50
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f003 fc14 	bl	8003bc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800039c:	f107 0308 	add.w	r3, r7, #8
 80003a0:	2200      	movs	r2, #0
 80003a2:	601a      	str	r2, [r3, #0]
 80003a4:	605a      	str	r2, [r3, #4]
 80003a6:	609a      	str	r2, [r3, #8]
 80003a8:	60da      	str	r2, [r3, #12]
 80003aa:	611a      	str	r2, [r3, #16]
 80003ac:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003ae:	4b2f      	ldr	r3, [pc, #188]	@ (800046c <SystemClock_Config+0xe4>)
 80003b0:	691b      	ldr	r3, [r3, #16]
 80003b2:	4a2e      	ldr	r2, [pc, #184]	@ (800046c <SystemClock_Config+0xe4>)
 80003b4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003b8:	6113      	str	r3, [r2, #16]
 80003ba:	4b2c      	ldr	r3, [pc, #176]	@ (800046c <SystemClock_Config+0xe4>)
 80003bc:	691b      	ldr	r3, [r3, #16]
 80003be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80003c2:	607b      	str	r3, [r7, #4]
 80003c4:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003c6:	bf00      	nop
 80003c8:	4b28      	ldr	r3, [pc, #160]	@ (800046c <SystemClock_Config+0xe4>)
 80003ca:	695b      	ldr	r3, [r3, #20]
 80003cc:	f003 0308 	and.w	r3, r3, #8
 80003d0:	2b08      	cmp	r3, #8
 80003d2:	d1f9      	bne.n	80003c8 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_CSI;
 80003d4:	2312      	movs	r3, #18
 80003d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d8:	2301      	movs	r3, #1
 80003da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 80003dc:	2308      	movs	r3, #8
 80003de:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003e0:	2340      	movs	r3, #64	@ 0x40
 80003e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80003e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80003ea:	2320      	movs	r3, #32
 80003ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003ee:	2302      	movs	r3, #2
 80003f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80003f2:	2302      	movs	r3, #2
 80003f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003f6:	2301      	movs	r3, #1
 80003f8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 80003fa:	2332      	movs	r3, #50	@ 0x32
 80003fc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80003fe:	2302      	movs	r3, #2
 8000400:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000402:	2304      	movs	r3, #4
 8000404:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000406:	2302      	movs	r3, #2
 8000408:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 800040a:	2308      	movs	r3, #8
 800040c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 800040e:	2300      	movs	r3, #0
 8000410:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000416:	f107 0320 	add.w	r3, r7, #32
 800041a:	4618      	mov	r0, r3
 800041c:	f001 f9aa 	bl	8001774 <HAL_RCC_OscConfig>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000426:	f000 f897 	bl	8000558 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042a:	231f      	movs	r3, #31
 800042c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800042e:	2300      	movs	r3, #0
 8000430:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000432:	2300      	movs	r3, #0
 8000434:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043a:	2300      	movs	r3, #0
 800043c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000442:	f107 0308 	add.w	r3, r7, #8
 8000446:	2101      	movs	r1, #1
 8000448:	4618      	mov	r0, r3
 800044a:	f001 fdcb 	bl	8001fe4 <HAL_RCC_ClockConfig>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000454:	f000 f880 	bl	8000558 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000458:	4b05      	ldr	r3, [pc, #20]	@ (8000470 <SystemClock_Config+0xe8>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a04      	ldr	r2, [pc, #16]	@ (8000470 <SystemClock_Config+0xe8>)
 800045e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000462:	6013      	str	r3, [r2, #0]
}
 8000464:	bf00      	nop
 8000466:	3770      	adds	r7, #112	@ 0x70
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	44020800 	.word	0x44020800
 8000470:	40022000 	.word	0x40022000

08000474 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000478:	4b20      	ldr	r3, [pc, #128]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 800047a:	4a21      	ldr	r2, [pc, #132]	@ (8000500 <MX_FDCAN2_Init+0x8c>)
 800047c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800047e:	4b1f      	ldr	r3, [pc, #124]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 8000480:	2200      	movs	r2, #0
 8000482:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000484:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 8000486:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800048a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 800048c:	4b1b      	ldr	r3, [pc, #108]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 800048e:	2204      	movs	r2, #4
 8000490:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000492:	4b1a      	ldr	r3, [pc, #104]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 8000494:	2200      	movs	r2, #0
 8000496:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000498:	4b18      	ldr	r3, [pc, #96]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 800049a:	2200      	movs	r2, #0
 800049c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800049e:	4b17      	ldr	r3, [pc, #92]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80004a4:	4b15      	ldr	r3, [pc, #84]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 13;
 80004aa:	4b14      	ldr	r3, [pc, #80]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004ac:	220d      	movs	r2, #13
 80004ae:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 80004b0:	4b12      	ldr	r3, [pc, #72]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004b2:	2256      	movs	r2, #86	@ 0x56
 80004b4:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 80004b6:	4b11      	ldr	r3, [pc, #68]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004b8:	220d      	movs	r2, #13
 80004ba:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 2;
 80004bc:	4b0f      	ldr	r3, [pc, #60]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004be:	2202      	movs	r2, #2
 80004c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 12;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004c4:	220c      	movs	r2, #12
 80004c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 80004c8:	4b0c      	ldr	r3, [pc, #48]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004ca:	220c      	movs	r2, #12
 80004cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 12;
 80004ce:	4b0b      	ldr	r3, [pc, #44]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004d0:	220c      	movs	r2, #12
 80004d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 80004d4:	4b09      	ldr	r3, [pc, #36]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004d6:	2201      	movs	r2, #1
 80004d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 80004da:	4b08      	ldr	r3, [pc, #32]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004dc:	2200      	movs	r2, #0
 80004de:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80004e0:	4b06      	ldr	r3, [pc, #24]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80004e6:	4805      	ldr	r0, [pc, #20]	@ (80004fc <MX_FDCAN2_Init+0x88>)
 80004e8:	f000 fbce 	bl	8000c88 <HAL_FDCAN_Init>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_FDCAN2_Init+0x82>
  {
    Error_Handler();
 80004f2:	f000 f831 	bl	8000558 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 80004f6:	bf00      	nop
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	20000034 	.word	0x20000034
 8000500:	4000a800 	.word	0x4000a800

08000504 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050a:	4b12      	ldr	r3, [pc, #72]	@ (8000554 <MX_GPIO_Init+0x50>)
 800050c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000510:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <MX_GPIO_Init+0x50>)
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_GPIO_Init+0x50>)
 800051c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000520:	f003 0301 	and.w	r3, r3, #1
 8000524:	607b      	str	r3, [r7, #4]
 8000526:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000528:	4b0a      	ldr	r3, [pc, #40]	@ (8000554 <MX_GPIO_Init+0x50>)
 800052a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800052e:	4a09      	ldr	r2, [pc, #36]	@ (8000554 <MX_GPIO_Init+0x50>)
 8000530:	f043 0302 	orr.w	r3, r3, #2
 8000534:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_GPIO_Init+0x50>)
 800053a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800053e:	f003 0302 	and.w	r3, r3, #2
 8000542:	603b      	str	r3, [r7, #0]
 8000544:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000546:	bf00      	nop
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	44020c00 	.word	0x44020c00

08000558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800055c:	b672      	cpsid	i
}
 800055e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000560:	bf00      	nop
 8000562:	e7fd      	b.n	8000560 <Error_Handler+0x8>

08000564 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000568:	bf00      	nop
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr
	...

08000574 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b0c0      	sub	sp, #256	@ 0x100
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	609a      	str	r2, [r3, #8]
 8000588:	60da      	str	r2, [r3, #12]
 800058a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800058c:	f107 0318 	add.w	r3, r7, #24
 8000590:	22d0      	movs	r2, #208	@ 0xd0
 8000592:	2100      	movs	r1, #0
 8000594:	4618      	mov	r0, r3
 8000596:	f003 fb15 	bl	8003bc4 <memset>
  if(hfdcan->Instance==FDCAN2)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a3a      	ldr	r2, [pc, #232]	@ (8000688 <HAL_FDCAN_MspInit+0x114>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d16b      	bne.n	800067c <HAL_FDCAN_MspInit+0x108>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80005a4:	f04f 0200 	mov.w	r2, #0
 80005a8:	f04f 0304 	mov.w	r3, #4
 80005ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL1Q;
 80005b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80005b8:	f107 0318 	add.w	r3, r7, #24
 80005bc:	4618      	mov	r0, r3
 80005be:	f002 f811 	bl	80025e4 <HAL_RCCEx_PeriphCLKConfig>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80005c8:	f7ff ffc6 	bl	8000558 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80005cc:	4b2f      	ldr	r3, [pc, #188]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80005d2:	4a2e      	ldr	r2, [pc, #184]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005d8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80005dc:	4b2b      	ldr	r3, [pc, #172]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80005e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	4b28      	ldr	r3, [pc, #160]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005f0:	4a26      	ldr	r2, [pc, #152]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005f2:	f043 0301 	orr.w	r3, r3, #1
 80005f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80005fa:	4b24      	ldr	r3, [pc, #144]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 80005fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000600:	f003 0301 	and.w	r3, r3, #1
 8000604:	613b      	str	r3, [r7, #16]
 8000606:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000608:	4b20      	ldr	r3, [pc, #128]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 800060a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800060e:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 8000610:	f043 0302 	orr.w	r3, r3, #2
 8000614:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000618:	4b1c      	ldr	r3, [pc, #112]	@ (800068c <HAL_FDCAN_MspInit+0x118>)
 800061a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061e:	f003 0302 	and.w	r3, r3, #2
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PA0     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000626:	2301      	movs	r3, #1
 8000628:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062c:	2302      	movs	r3, #2
 800062e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000632:	2300      	movs	r3, #0
 8000634:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2300      	movs	r3, #0
 800063a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800063e:	2309      	movs	r3, #9
 8000640:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000644:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000648:	4619      	mov	r1, r3
 800064a:	4811      	ldr	r0, [pc, #68]	@ (8000690 <HAL_FDCAN_MspInit+0x11c>)
 800064c:	f000 ff40 	bl	80014d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000654:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000658:	2302      	movs	r3, #2
 800065a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000664:	2300      	movs	r3, #0
 8000666:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800066a:	2309      	movs	r3, #9
 800066c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000670:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000674:	4619      	mov	r1, r3
 8000676:	4807      	ldr	r0, [pc, #28]	@ (8000694 <HAL_FDCAN_MspInit+0x120>)
 8000678:	f000 ff2a 	bl	80014d0 <HAL_GPIO_Init>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 800067c:	bf00      	nop
 800067e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	bf00      	nop
 8000688:	4000a800 	.word	0x4000a800
 800068c:	44020c00 	.word	0x44020c00
 8000690:	42020000 	.word	0x42020000
 8000694:	42020400 	.word	0x42020400

08000698 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <NMI_Handler+0x4>

080006a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <HardFault_Handler+0x4>

080006a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ac:	bf00      	nop
 80006ae:	e7fd      	b.n	80006ac <MemManage_Handler+0x4>

080006b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006b4:	bf00      	nop
 80006b6:	e7fd      	b.n	80006b4 <BusFault_Handler+0x4>

080006b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006bc:	bf00      	nop
 80006be:	e7fd      	b.n	80006bc <UsageFault_Handler+0x4>

080006c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr

080006ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006ce:	b480      	push	{r7}
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr

080006dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr

080006ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ee:	f000 f947 	bl	8000980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006fe:	4b35      	ldr	r3, [pc, #212]	@ (80007d4 <SystemInit+0xdc>)
 8000700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000704:	4a33      	ldr	r2, [pc, #204]	@ (80007d4 <SystemInit+0xdc>)
 8000706:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800070a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 800070e:	4b32      	ldr	r3, [pc, #200]	@ (80007d8 <SystemInit+0xe0>)
 8000710:	2201      	movs	r2, #1
 8000712:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000714:	4b30      	ldr	r3, [pc, #192]	@ (80007d8 <SystemInit+0xe0>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800071a:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <SystemInit+0xe0>)
 800071c:	2200      	movs	r2, #0
 800071e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000720:	4b2d      	ldr	r3, [pc, #180]	@ (80007d8 <SystemInit+0xe0>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	492c      	ldr	r1, [pc, #176]	@ (80007d8 <SystemInit+0xe0>)
 8000726:	4b2d      	ldr	r3, [pc, #180]	@ (80007dc <SystemInit+0xe4>)
 8000728:	4013      	ands	r3, r2
 800072a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 800072c:	4b2a      	ldr	r3, [pc, #168]	@ (80007d8 <SystemInit+0xe0>)
 800072e:	2200      	movs	r2, #0
 8000730:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000732:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <SystemInit+0xe0>)
 8000734:	2200      	movs	r2, #0
 8000736:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000738:	4b27      	ldr	r3, [pc, #156]	@ (80007d8 <SystemInit+0xe0>)
 800073a:	2200      	movs	r2, #0
 800073c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <SystemInit+0xe0>)
 8000740:	4a27      	ldr	r2, [pc, #156]	@ (80007e0 <SystemInit+0xe8>)
 8000742:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <SystemInit+0xe0>)
 8000746:	2200      	movs	r2, #0
 8000748:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800074a:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <SystemInit+0xe0>)
 800074c:	4a24      	ldr	r2, [pc, #144]	@ (80007e0 <SystemInit+0xe8>)
 800074e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000750:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <SystemInit+0xe0>)
 8000752:	2200      	movs	r2, #0
 8000754:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000756:	4b20      	ldr	r3, [pc, #128]	@ (80007d8 <SystemInit+0xe0>)
 8000758:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <SystemInit+0xe8>)
 800075a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 800075c:	4b1e      	ldr	r3, [pc, #120]	@ (80007d8 <SystemInit+0xe0>)
 800075e:	2200      	movs	r2, #0
 8000760:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000762:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <SystemInit+0xe0>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a1c      	ldr	r2, [pc, #112]	@ (80007d8 <SystemInit+0xe0>)
 8000768:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <SystemInit+0xe0>)
 8000770:	2200      	movs	r2, #0
 8000772:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000774:	4b17      	ldr	r3, [pc, #92]	@ (80007d4 <SystemInit+0xdc>)
 8000776:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800077a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 800077c:	4b19      	ldr	r3, [pc, #100]	@ (80007e4 <SystemInit+0xec>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000784:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800078c:	d003      	beq.n	8000796 <SystemInit+0x9e>
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000794:	d117      	bne.n	80007c6 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <SystemInit+0xec>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d005      	beq.n	80007ae <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80007a2:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <SystemInit+0xec>)
 80007a4:	4a10      	ldr	r2, [pc, #64]	@ (80007e8 <SystemInit+0xf0>)
 80007a6:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80007a8:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <SystemInit+0xec>)
 80007aa:	4a10      	ldr	r2, [pc, #64]	@ (80007ec <SystemInit+0xf4>)
 80007ac:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <SystemInit+0xec>)
 80007b0:	69db      	ldr	r3, [r3, #28]
 80007b2:	4a0c      	ldr	r2, [pc, #48]	@ (80007e4 <SystemInit+0xec>)
 80007b4:	f043 0302 	orr.w	r3, r3, #2
 80007b8:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80007ba:	4b0a      	ldr	r3, [pc, #40]	@ (80007e4 <SystemInit+0xec>)
 80007bc:	69db      	ldr	r3, [r3, #28]
 80007be:	4a09      	ldr	r2, [pc, #36]	@ (80007e4 <SystemInit+0xec>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	61d3      	str	r3, [r2, #28]
  }
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e000ed00 	.word	0xe000ed00
 80007d8:	44020c00 	.word	0x44020c00
 80007dc:	eae2eae3 	.word	0xeae2eae3
 80007e0:	01010280 	.word	0x01010280
 80007e4:	40022000 	.word	0x40022000
 80007e8:	08192a3b 	.word	0x08192a3b
 80007ec:	4c5d6e7f 	.word	0x4c5d6e7f

080007f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007f0:	480d      	ldr	r0, [pc, #52]	@ (8000828 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007f4:	f7ff ff80 	bl	80006f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007f8:	480c      	ldr	r0, [pc, #48]	@ (800082c <LoopForever+0x6>)
  ldr r1, =_edata
 80007fa:	490d      	ldr	r1, [pc, #52]	@ (8000830 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007fc:	4a0d      	ldr	r2, [pc, #52]	@ (8000834 <LoopForever+0xe>)
  movs r3, #0
 80007fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000800:	e002      	b.n	8000808 <LoopCopyDataInit>

08000802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000806:	3304      	adds	r3, #4

08000808 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800080a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800080c:	d3f9      	bcc.n	8000802 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800080e:	4a0a      	ldr	r2, [pc, #40]	@ (8000838 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000810:	4c0a      	ldr	r4, [pc, #40]	@ (800083c <LoopForever+0x16>)
  movs r3, #0
 8000812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000814:	e001      	b.n	800081a <LoopFillZerobss>

08000816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000818:	3204      	adds	r2, #4

0800081a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800081a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800081c:	d3fb      	bcc.n	8000816 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800081e:	f003 f9d9 	bl	8003bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000822:	f7ff fd37 	bl	8000294 <main>

08000826 <LoopForever>:

LoopForever:
    b LoopForever
 8000826:	e7fe      	b.n	8000826 <LoopForever>
  ldr   r0, =_estack
 8000828:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 800082c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000830:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000834:	08003c5c 	.word	0x08003c5c
  ldr r2, =_sbss
 8000838:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800083c:	2000010c 	.word	0x2000010c

08000840 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000840:	e7fe      	b.n	8000840 <ADC1_IRQHandler>
	...

08000844 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000848:	2003      	movs	r0, #3
 800084a:	f000 f948 	bl	8000ade <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800084e:	f001 fd81 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8000852:	4602      	mov	r2, r0
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <HAL_Init+0x44>)
 8000856:	6a1b      	ldr	r3, [r3, #32]
 8000858:	f003 030f 	and.w	r3, r3, #15
 800085c:	490b      	ldr	r1, [pc, #44]	@ (800088c <HAL_Init+0x48>)
 800085e:	5ccb      	ldrb	r3, [r1, r3]
 8000860:	fa22 f303 	lsr.w	r3, r2, r3
 8000864:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <HAL_Init+0x4c>)
 8000866:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000868:	2004      	movs	r0, #4
 800086a:	f000 f97f 	bl	8000b6c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800086e:	200f      	movs	r0, #15
 8000870:	f000 f810 	bl	8000894 <HAL_InitTick>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
 800087c:	e002      	b.n	8000884 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800087e:	f7ff fe71 	bl	8000564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000882:	2300      	movs	r3, #0
}
 8000884:	4618      	mov	r0, r3
 8000886:	bd80      	pop	{r7, pc}
 8000888:	44020c00 	.word	0x44020c00
 800088c:	08003c34 	.word	0x08003c34
 8000890:	2000000c 	.word	0x2000000c

08000894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800089c:	2300      	movs	r3, #0
 800089e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80008a0:	4b33      	ldr	r3, [pc, #204]	@ (8000970 <HAL_InitTick+0xdc>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d101      	bne.n	80008ac <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80008a8:	2301      	movs	r3, #1
 80008aa:	e05c      	b.n	8000966 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80008ac:	4b31      	ldr	r3, [pc, #196]	@ (8000974 <HAL_InitTick+0xe0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f003 0304 	and.w	r3, r3, #4
 80008b4:	2b04      	cmp	r3, #4
 80008b6:	d10c      	bne.n	80008d2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80008b8:	4b2f      	ldr	r3, [pc, #188]	@ (8000978 <HAL_InitTick+0xe4>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000970 <HAL_InitTick+0xdc>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	4619      	mov	r1, r3
 80008c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]
 80008d0:	e037      	b.n	8000942 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80008d2:	f000 f9a3 	bl	8000c1c <HAL_SYSTICK_GetCLKSourceConfig>
 80008d6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d023      	beq.n	8000926 <HAL_InitTick+0x92>
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d82d      	bhi.n	8000940 <HAL_InitTick+0xac>
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d003      	beq.n	80008f2 <HAL_InitTick+0x5e>
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d00d      	beq.n	800090c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80008f0:	e026      	b.n	8000940 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80008f2:	4b21      	ldr	r3, [pc, #132]	@ (8000978 <HAL_InitTick+0xe4>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000970 <HAL_InitTick+0xdc>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	4619      	mov	r1, r3
 80008fc:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000900:	fbb3 f3f1 	udiv	r3, r3, r1
 8000904:	fbb2 f3f3 	udiv	r3, r2, r3
 8000908:	60fb      	str	r3, [r7, #12]
        break;
 800090a:	e01a      	b.n	8000942 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800090c:	4b18      	ldr	r3, [pc, #96]	@ (8000970 <HAL_InitTick+0xdc>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	461a      	mov	r2, r3
 8000912:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000916:	fbb3 f3f2 	udiv	r3, r3, r2
 800091a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800091e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000922:	60fb      	str	r3, [r7, #12]
        break;
 8000924:	e00d      	b.n	8000942 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000926:	4b12      	ldr	r3, [pc, #72]	@ (8000970 <HAL_InitTick+0xdc>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	461a      	mov	r2, r3
 800092c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000930:	fbb3 f3f2 	udiv	r3, r3, r2
 8000934:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000938:	fbb2 f3f3 	udiv	r3, r2, r3
 800093c:	60fb      	str	r3, [r7, #12]
        break;
 800093e:	e000      	b.n	8000942 <HAL_InitTick+0xae>
        break;
 8000940:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000942:	68f8      	ldr	r0, [r7, #12]
 8000944:	f000 f8f0 	bl	8000b28 <HAL_SYSTICK_Config>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800094e:	2301      	movs	r3, #1
 8000950:	e009      	b.n	8000966 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000952:	2200      	movs	r2, #0
 8000954:	6879      	ldr	r1, [r7, #4]
 8000956:	f04f 30ff 	mov.w	r0, #4294967295
 800095a:	f000 f8cb 	bl	8000af4 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800095e:	4a07      	ldr	r2, [pc, #28]	@ (800097c <HAL_InitTick+0xe8>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3710      	adds	r7, #16
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000014 	.word	0x20000014
 8000974:	e000e010 	.word	0xe000e010
 8000978:	2000000c 	.word	0x2000000c
 800097c:	20000010 	.word	0x20000010

08000980 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <HAL_IncTick+0x20>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	461a      	mov	r2, r3
 800098a:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <HAL_IncTick+0x24>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4413      	add	r3, r2
 8000990:	4a04      	ldr	r2, [pc, #16]	@ (80009a4 <HAL_IncTick+0x24>)
 8000992:	6013      	str	r3, [r2, #0]
}
 8000994:	bf00      	nop
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	20000014 	.word	0x20000014
 80009a4:	20000108 	.word	0x20000108

080009a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  return uwTick;
 80009ac:	4b03      	ldr	r3, [pc, #12]	@ (80009bc <HAL_GetTick+0x14>)
 80009ae:	681b      	ldr	r3, [r3, #0]
}
 80009b0:	4618      	mov	r0, r3
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	20000108 	.word	0x20000108

080009c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <__NVIC_SetPriorityGrouping+0x44>)
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009dc:	4013      	ands	r3, r2
 80009de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009f2:	4a04      	ldr	r2, [pc, #16]	@ (8000a04 <__NVIC_SetPriorityGrouping+0x44>)
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	60d3      	str	r3, [r2, #12]
}
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a0c:	4b04      	ldr	r3, [pc, #16]	@ (8000a20 <__NVIC_GetPriorityGrouping+0x18>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	f003 0307 	and.w	r3, r3, #7
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	6039      	str	r1, [r7, #0]
 8000a2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	db0a      	blt.n	8000a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	490c      	ldr	r1, [pc, #48]	@ (8000a70 <__NVIC_SetPriority+0x4c>)
 8000a3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a42:	0112      	lsls	r2, r2, #4
 8000a44:	b2d2      	uxtb	r2, r2
 8000a46:	440b      	add	r3, r1
 8000a48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a4c:	e00a      	b.n	8000a64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	4908      	ldr	r1, [pc, #32]	@ (8000a74 <__NVIC_SetPriority+0x50>)
 8000a54:	88fb      	ldrh	r3, [r7, #6]
 8000a56:	f003 030f 	and.w	r3, r3, #15
 8000a5a:	3b04      	subs	r3, #4
 8000a5c:	0112      	lsls	r2, r2, #4
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	440b      	add	r3, r1
 8000a62:	761a      	strb	r2, [r3, #24]
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	e000e100 	.word	0xe000e100
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b089      	sub	sp, #36	@ 0x24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a8c:	69fb      	ldr	r3, [r7, #28]
 8000a8e:	f1c3 0307 	rsb	r3, r3, #7
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	bf28      	it	cs
 8000a96:	2304      	movcs	r3, #4
 8000a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	2b06      	cmp	r3, #6
 8000aa0:	d902      	bls.n	8000aa8 <NVIC_EncodePriority+0x30>
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3b03      	subs	r3, #3
 8000aa6:	e000      	b.n	8000aaa <NVIC_EncodePriority+0x32>
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aac:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43da      	mvns	r2, r3
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	401a      	ands	r2, r3
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	43d9      	mvns	r1, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	4313      	orrs	r3, r2
         );
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3724      	adds	r7, #36	@ 0x24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr

08000ade <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f7ff ff6a 	bl	80009c0 <__NVIC_SetPriorityGrouping>
}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
 8000b00:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b02:	f7ff ff81 	bl	8000a08 <__NVIC_GetPriorityGrouping>
 8000b06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	68b9      	ldr	r1, [r7, #8]
 8000b0c:	6978      	ldr	r0, [r7, #20]
 8000b0e:	f7ff ffb3 	bl	8000a78 <NVIC_EncodePriority>
 8000b12:	4602      	mov	r2, r0
 8000b14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b18:	4611      	mov	r1, r2
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff ff82 	bl	8000a24 <__NVIC_SetPriority>
}
 8000b20:	bf00      	nop
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3b01      	subs	r3, #1
 8000b34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b38:	d301      	bcc.n	8000b3e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e00d      	b.n	8000b5a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <HAL_SYSTICK_Config+0x40>)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3b01      	subs	r3, #1
 8000b44:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000b46:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <HAL_SYSTICK_Config+0x40>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_SYSTICK_Config+0x40>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a05      	ldr	r2, [pc, #20]	@ (8000b68 <HAL_SYSTICK_Config+0x40>)
 8000b52:	f043 0303 	orr.w	r3, r3, #3
 8000b56:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000e010 	.word	0xe000e010

08000b6c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2b04      	cmp	r3, #4
 8000b78:	d844      	bhi.n	8000c04 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b80 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b80:	08000ba3 	.word	0x08000ba3
 8000b84:	08000bc1 	.word	0x08000bc1
 8000b88:	08000be3 	.word	0x08000be3
 8000b8c:	08000c05 	.word	0x08000c05
 8000b90:	08000b95 	.word	0x08000b95
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000b94:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a1e      	ldr	r2, [pc, #120]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	6013      	str	r3, [r2, #0]
      break;
 8000ba0:	e031      	b.n	8000c06 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ba8:	f023 0304 	bic.w	r3, r3, #4
 8000bac:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000bae:	4b1a      	ldr	r3, [pc, #104]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000bb4:	4a18      	ldr	r2, [pc, #96]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bb6:	f023 030c 	bic.w	r3, r3, #12
 8000bba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000bbe:	e022      	b.n	8000c06 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a13      	ldr	r2, [pc, #76]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000bc6:	f023 0304 	bic.w	r3, r3, #4
 8000bca:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000bcc:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bce:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000bd2:	f023 030c 	bic.w	r3, r3, #12
 8000bd6:	4a10      	ldr	r2, [pc, #64]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bd8:	f043 0304 	orr.w	r3, r3, #4
 8000bdc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000be0:	e011      	b.n	8000c06 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000be2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a0b      	ldr	r2, [pc, #44]	@ (8000c14 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000be8:	f023 0304 	bic.w	r3, r3, #4
 8000bec:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000bee:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bf0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000bf4:	f023 030c 	bic.w	r3, r3, #12
 8000bf8:	4a07      	ldr	r2, [pc, #28]	@ (8000c18 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000bfa:	f043 0308 	orr.w	r3, r3, #8
 8000bfe:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000c02:	e000      	b.n	8000c06 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000c04:	bf00      	nop
  }
}
 8000c06:	bf00      	nop
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000e010 	.word	0xe000e010
 8000c18:	44020c00 	.word	0x44020c00

08000c1c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000c22:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d002      	beq.n	8000c34 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000c2e:	2304      	movs	r3, #4
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	e01e      	b.n	8000c72 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000c34:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000c36:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000c3a:	f003 030c 	and.w	r3, r3, #12
 8000c3e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	2b08      	cmp	r3, #8
 8000c44:	d00f      	beq.n	8000c66 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d80f      	bhi.n	8000c6c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d003      	beq.n	8000c5a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	2b04      	cmp	r3, #4
 8000c56:	d003      	beq.n	8000c60 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000c58:	e008      	b.n	8000c6c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
        break;
 8000c5e:	e008      	b.n	8000c72 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000c60:	2301      	movs	r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
        break;
 8000c64:	e005      	b.n	8000c72 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000c66:	2302      	movs	r3, #2
 8000c68:	607b      	str	r3, [r7, #4]
        break;
 8000c6a:	e002      	b.n	8000c72 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	607b      	str	r3, [r7, #4]
        break;
 8000c70:	bf00      	nop
    }
  }
  return systick_source;
 8000c72:	687b      	ldr	r3, [r7, #4]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000e010 	.word	0xe000e010
 8000c84:	44020c00 	.word	0x44020c00

08000c88 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d101      	bne.n	8000c9a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e147      	b.n	8000f2a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d106      	bne.n	8000cb4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f7ff fc60 	bl	8000574 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	699a      	ldr	r2, [r3, #24]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f022 0210 	bic.w	r2, r2, #16
 8000cc2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cc4:	f7ff fe70 	bl	80009a8 <HAL_GetTick>
 8000cc8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000cca:	e012      	b.n	8000cf2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000ccc:	f7ff fe6c 	bl	80009a8 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b0a      	cmp	r3, #10
 8000cd8:	d90b      	bls.n	8000cf2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cde:	f043 0201 	orr.w	r2, r3, #1
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2203      	movs	r2, #3
 8000cea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e11b      	b.n	8000f2a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b08      	cmp	r3, #8
 8000cfe:	d0e5      	beq.n	8000ccc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	699a      	ldr	r2, [r3, #24]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f042 0201 	orr.w	r2, r2, #1
 8000d0e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d10:	f7ff fe4a 	bl	80009a8 <HAL_GetTick>
 8000d14:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000d16:	e012      	b.n	8000d3e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000d18:	f7ff fe46 	bl	80009a8 <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b0a      	cmp	r3, #10
 8000d24:	d90b      	bls.n	8000d3e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2a:	f043 0201 	orr.w	r2, r3, #1
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2203      	movs	r2, #3
 8000d36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e0f5      	b.n	8000f2a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d0e5      	beq.n	8000d18 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	699a      	ldr	r2, [r3, #24]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f042 0202 	orr.w	r2, r2, #2
 8000d5a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a74      	ldr	r2, [pc, #464]	@ (8000f34 <HAL_FDCAN_Init+0x2ac>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d103      	bne.n	8000d6e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000d66:	4a74      	ldr	r2, [pc, #464]	@ (8000f38 <HAL_FDCAN_Init+0x2b0>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	7c1b      	ldrb	r3, [r3, #16]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d108      	bne.n	8000d88 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	699a      	ldr	r2, [r3, #24]
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000d84:	619a      	str	r2, [r3, #24]
 8000d86:	e007      	b.n	8000d98 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	699a      	ldr	r2, [r3, #24]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000d96:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	7c5b      	ldrb	r3, [r3, #17]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d108      	bne.n	8000db2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	699a      	ldr	r2, [r3, #24]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000dae:	619a      	str	r2, [r3, #24]
 8000db0:	e007      	b.n	8000dc2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	699a      	ldr	r2, [r3, #24]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000dc0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7c9b      	ldrb	r3, [r3, #18]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d108      	bne.n	8000ddc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	699a      	ldr	r2, [r3, #24]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000dd8:	619a      	str	r2, [r3, #24]
 8000dda:	e007      	b.n	8000dec <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	699a      	ldr	r2, [r3, #24]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000dea:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	699b      	ldr	r3, [r3, #24]
 8000df2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	689a      	ldr	r2, [r3, #8]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	699a      	ldr	r2, [r3, #24]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8000e10:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	691a      	ldr	r2, [r3, #16]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f022 0210 	bic.w	r2, r2, #16
 8000e20:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d108      	bne.n	8000e3c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	699a      	ldr	r2, [r3, #24]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f042 0204 	orr.w	r2, r2, #4
 8000e38:	619a      	str	r2, [r3, #24]
 8000e3a:	e02c      	b.n	8000e96 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d028      	beq.n	8000e96 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d01c      	beq.n	8000e86 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	699a      	ldr	r2, [r3, #24]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e5a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	691a      	ldr	r2, [r3, #16]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f042 0210 	orr.w	r2, r2, #16
 8000e6a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	2b03      	cmp	r3, #3
 8000e72:	d110      	bne.n	8000e96 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	699a      	ldr	r2, [r3, #24]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f042 0220 	orr.w	r2, r2, #32
 8000e82:	619a      	str	r2, [r3, #24]
 8000e84:	e007      	b.n	8000e96 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	699a      	ldr	r2, [r3, #24]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f042 0220 	orr.w	r2, r2, #32
 8000e94:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	699b      	ldr	r3, [r3, #24]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ea6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000eae:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	695b      	ldr	r3, [r3, #20]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ebe:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ec0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000eca:	d115      	bne.n	8000ef8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000eda:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000ee4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eec:	3b01      	subs	r3, #1
 8000eee:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000ef4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000ef6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	430a      	orrs	r2, r1
 8000f0a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f000 fa00 	bl	8001314 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2200      	movs	r2, #0
 8000f18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2201      	movs	r2, #1
 8000f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	4000a400 	.word	0x4000a400
 8000f38:	4000a500 	.word	0x4000a500

08000f3c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b087      	sub	sp, #28
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000f4c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000f4e:	7dfb      	ldrb	r3, [r7, #23]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d002      	beq.n	8000f5a <HAL_FDCAN_ConfigFilter+0x1e>
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d13d      	bne.n	8000fd6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d119      	bne.n	8000f96 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000f6e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	691b      	ldr	r3, [r3, #16]
 8000f74:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8000f76:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	4413      	add	r3, r2
 8000f8c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	e01d      	b.n	8000fd2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	075a      	lsls	r2, r3, #29
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	079a      	lsls	r2, r3, #30
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	695b      	ldr	r3, [r3, #20]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	00db      	lsls	r3, r3, #3
 8000fbc:	4413      	add	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	68fa      	ldr	r2, [r7, #12]
 8000fd0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e006      	b.n	8000fe4 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fda:	f043 0202 	orr.w	r2, r3, #2
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
  }
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	371c      	adds	r7, #28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	2b01      	cmp	r3, #1
 8001002:	d110      	bne.n	8001026 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2202      	movs	r2, #2
 8001008:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	699a      	ldr	r2, [r3, #24]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f022 0201 	bic.w	r2, r2, #1
 800101a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e006      	b.n	8001034 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102a:	f043 0204 	orr.w	r2, r3, #4
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
  }
}
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d12c      	bne.n	80010b2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001064:	2b00      	cmp	r3, #0
 8001066:	d007      	beq.n	8001078 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800106c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e023      	b.n	80010c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001080:	0c1b      	lsrs	r3, r3, #16
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	68b9      	ldr	r1, [r7, #8]
 800108e:	68f8      	ldr	r0, [r7, #12]
 8001090:	f000 f9a2 	bl	80013d8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2101      	movs	r1, #1
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	fa01 f202 	lsl.w	r2, r1, r2
 80010a0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80010a4:	2201      	movs	r2, #1
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	409a      	lsls	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	e006      	b.n	80010c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b6:	f043 0208 	orr.w	r2, r3, #8
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
  }
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3718      	adds	r7, #24
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b08b      	sub	sp, #44	@ 0x2c
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
 80010d4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80010e0:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80010e2:	7efb      	ldrb	r3, [r7, #27]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	f040 80e8 	bne.w	80012ba <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	2b40      	cmp	r3, #64	@ 0x40
 80010ee:	d137      	bne.n	8001160 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010f8:	f003 030f 	and.w	r3, r3, #15
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d107      	bne.n	8001110 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001104:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e0db      	b.n	80012c8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001118:	0e1b      	lsrs	r3, r3, #24
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b01      	cmp	r3, #1
 8001120:	d10a      	bne.n	8001138 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800112a:	0a5b      	lsrs	r3, r3, #9
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	2b01      	cmp	r3, #1
 8001132:	d101      	bne.n	8001138 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001134:	2301      	movs	r3, #1
 8001136:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	f003 0303 	and.w	r3, r3, #3
 8001146:	69fa      	ldr	r2, [r7, #28]
 8001148:	4413      	add	r3, r2
 800114a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001150:	69fa      	ldr	r2, [r7, #28]
 8001152:	4613      	mov	r3, r2
 8001154:	00db      	lsls	r3, r3, #3
 8001156:	4413      	add	r3, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	440b      	add	r3, r1
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
 800115e:	e036      	b.n	80011ce <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	2b00      	cmp	r3, #0
 800116e:	d107      	bne.n	8001180 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001174:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e0a3      	b.n	80012c8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001188:	0e1b      	lsrs	r3, r3, #24
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b01      	cmp	r3, #1
 8001190:	d10a      	bne.n	80011a8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800119a:	0a1b      	lsrs	r3, r3, #8
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d101      	bne.n	80011a8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011b0:	0a1b      	lsrs	r3, r3, #8
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	69fa      	ldr	r2, [r7, #28]
 80011b8:	4413      	add	r3, r2
 80011ba:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80011c0:	69fa      	ldr	r2, [r7, #28]
 80011c2:	4613      	mov	r3, r2
 80011c4:	00db      	lsls	r3, r3, #3
 80011c6:	4413      	add	r3, r2
 80011c8:	00db      	lsls	r3, r3, #3
 80011ca:	440b      	add	r3, r1
 80011cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d107      	bne.n	80011f2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80011e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	0c9b      	lsrs	r3, r3, #18
 80011e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	e005      	b.n	80011fe <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80011f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80011fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001218:	3304      	adds	r3, #4
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800121c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	b29a      	uxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	0c1b      	lsrs	r3, r3, #16
 800122c:	f003 020f 	and.w	r2, r3, #15
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800124c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	0e1b      	lsrs	r3, r3, #24
 8001252:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	0fda      	lsrs	r2, r3, #31
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001266:	3304      	adds	r3, #4
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800126e:	2300      	movs	r3, #0
 8001270:	623b      	str	r3, [r7, #32]
 8001272:	e00a      	b.n	800128a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	6a3b      	ldr	r3, [r7, #32]
 8001278:	441a      	add	r2, r3
 800127a:	6839      	ldr	r1, [r7, #0]
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	440b      	add	r3, r1
 8001280:	7812      	ldrb	r2, [r2, #0]
 8001282:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001284:	6a3b      	ldr	r3, [r7, #32]
 8001286:	3301      	adds	r3, #1
 8001288:	623b      	str	r3, [r7, #32]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	4a11      	ldr	r2, [pc, #68]	@ (80012d4 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001290:	5cd3      	ldrb	r3, [r2, r3]
 8001292:	461a      	mov	r2, r3
 8001294:	6a3b      	ldr	r3, [r7, #32]
 8001296:	4293      	cmp	r3, r2
 8001298:	d3ec      	bcc.n	8001274 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	2b40      	cmp	r3, #64	@ 0x40
 800129e:	d105      	bne.n	80012ac <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	69fa      	ldr	r2, [r7, #28]
 80012a6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80012aa:	e004      	b.n	80012b6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	69fa      	ldr	r2, [r7, #28]
 80012b2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80012b6:	2300      	movs	r3, #0
 80012b8:	e006      	b.n	80012c8 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012be:	f043 0208 	orr.w	r2, r3, #8
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
  }
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	372c      	adds	r7, #44	@ 0x2c
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	08003c44 	.word	0x08003c44

080012d8 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	2b40      	cmp	r3, #64	@ 0x40
 80012e6:	d107      	bne.n	80012f8 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012f0:	f003 030f 	and.w	r3, r3, #15
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	e006      	b.n	8001306 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001300:	f003 030f 	and.w	r3, r3, #15
 8001304:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8001306:	68fb      	ldr	r3, [r7, #12]
}
 8001308:	4618      	mov	r0, r3
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr

08001314 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800131c:	4b2c      	ldr	r3, [pc, #176]	@ (80013d0 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 800131e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a2b      	ldr	r2, [pc, #172]	@ (80013d4 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d103      	bne.n	8001332 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001330:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	68ba      	ldr	r2, [r7, #8]
 8001336:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001340:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001348:	041a      	lsls	r2, r3, #16
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	430a      	orrs	r2, r1
 8001350:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001366:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800136e:	061a      	lsls	r2, r3, #24
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	430a      	orrs	r2, r1
 8001376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	e005      	b.n	80013b4 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	3304      	adds	r3, #4
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80013ba:	68fa      	ldr	r2, [r7, #12]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d3f3      	bcc.n	80013a8 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3714      	adds	r7, #20
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	4000ac00 	.word	0x4000ac00
 80013d4:	4000a800 	.word	0x4000a800

080013d8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d10a      	bne.n	8001404 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80013f6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80013fe:	4313      	orrs	r3, r2
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	e00a      	b.n	800141a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800140c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001412:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001414:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001418:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001424:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800142a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001430:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001438:	4313      	orrs	r3, r2
 800143a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	4613      	mov	r3, r2
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4413      	add	r3, r2
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	440b      	add	r3, r1
 800144c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	69fa      	ldr	r2, [r7, #28]
 8001452:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	3304      	adds	r3, #4
 8001458:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	3304      	adds	r3, #4
 8001464:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e020      	b.n	80014ae <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3303      	adds	r3, #3
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	3302      	adds	r3, #2
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	440b      	add	r3, r1
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001484:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	3301      	adds	r3, #1
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	440b      	add	r3, r1
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001492:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8001494:	6879      	ldr	r1, [r7, #4]
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	440a      	add	r2, r1
 800149a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800149c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	3304      	adds	r3, #4
 80014a6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	3304      	adds	r3, #4
 80014ac:	617b      	str	r3, [r7, #20]
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	4a06      	ldr	r2, [pc, #24]	@ (80014cc <FDCAN_CopyMessageToRAM+0xf4>)
 80014b4:	5cd3      	ldrb	r3, [r2, r3]
 80014b6:	461a      	mov	r2, r3
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d3d6      	bcc.n	800146c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3724      	adds	r7, #36	@ 0x24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	08003c44 	.word	0x08003c44

080014d0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014de:	e136      	b.n	800174e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	2101      	movs	r1, #1
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ec:	4013      	ands	r3, r2
 80014ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	f000 8128 	beq.w	8001748 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x38>
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	2b12      	cmp	r3, #18
 8001506:	d125      	bne.n	8001554 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	08da      	lsrs	r2, r3, #3
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3208      	adds	r2, #8
 8001510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001514:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	220f      	movs	r2, #15
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	4013      	ands	r3, r2
 800152a:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	691b      	ldr	r3, [r3, #16]
 8001530:	f003 020f 	and.w	r2, r3, #15
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	4313      	orrs	r3, r2
 8001544:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	08da      	lsrs	r2, r3, #3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3208      	adds	r2, #8
 800154e:	6979      	ldr	r1, [r7, #20]
 8001550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	2203      	movs	r2, #3
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4013      	ands	r3, r2
 800156a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 0203 	and.w	r2, r3, #3
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	697a      	ldr	r2, [r7, #20]
 800157e:	4313      	orrs	r3, r2
 8001580:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d00b      	beq.n	80015a8 <HAL_GPIO_Init+0xd8>
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b02      	cmp	r3, #2
 8001596:	d007      	beq.n	80015a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800159c:	2b11      	cmp	r3, #17
 800159e:	d003      	beq.n	80015a8 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2b12      	cmp	r3, #18
 80015a6:	d130      	bne.n	800160a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	4013      	ands	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68da      	ldr	r2, [r3, #12]
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	697a      	ldr	r2, [r7, #20]
 80015d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015de:	2201      	movs	r2, #1
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	fa02 f303 	lsl.w	r3, r2, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	697a      	ldr	r2, [r7, #20]
 80015ea:	4013      	ands	r3, r2
 80015ec:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	f003 0201 	and.w	r2, r3, #1
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	fa02 f303 	lsl.w	r3, r2, r3
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	4313      	orrs	r3, r2
 8001602:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	697a      	ldr	r2, [r7, #20]
 8001608:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b03      	cmp	r3, #3
 8001610:	d017      	beq.n	8001642 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	2203      	movs	r2, #3
 800161e:	fa02 f303 	lsl.w	r3, r2, r3
 8001622:	43db      	mvns	r3, r3
 8001624:	697a      	ldr	r2, [r7, #20]
 8001626:	4013      	ands	r3, r2
 8001628:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	4313      	orrs	r3, r2
 800163a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d07c      	beq.n	8001748 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800164e:	4a47      	ldr	r2, [pc, #284]	@ (800176c <HAL_GPIO_Init+0x29c>)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	089b      	lsrs	r3, r3, #2
 8001654:	3318      	adds	r3, #24
 8001656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	00db      	lsls	r3, r3, #3
 8001664:	220f      	movs	r2, #15
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43db      	mvns	r3, r3
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	4013      	ands	r3, r2
 8001670:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	0a9a      	lsrs	r2, r3, #10
 8001676:	4b3e      	ldr	r3, [pc, #248]	@ (8001770 <HAL_GPIO_Init+0x2a0>)
 8001678:	4013      	ands	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	f002 0203 	and.w	r2, r2, #3
 8001680:	00d2      	lsls	r2, r2, #3
 8001682:	4093      	lsls	r3, r2
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	4313      	orrs	r3, r2
 8001688:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800168a:	4938      	ldr	r1, [pc, #224]	@ (800176c <HAL_GPIO_Init+0x29c>)
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	089b      	lsrs	r3, r3, #2
 8001690:	3318      	adds	r3, #24
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001698:	4b34      	ldr	r3, [pc, #208]	@ (800176c <HAL_GPIO_Init+0x29c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	4013      	ands	r3, r2
 80016a6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d003      	beq.n	80016bc <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80016bc:	4a2b      	ldr	r2, [pc, #172]	@ (800176c <HAL_GPIO_Init+0x29c>)
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80016c2:	4b2a      	ldr	r3, [pc, #168]	@ (800176c <HAL_GPIO_Init+0x29c>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	43db      	mvns	r3, r3
 80016cc:	697a      	ldr	r2, [r7, #20]
 80016ce:	4013      	ands	r3, r2
 80016d0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d003      	beq.n	80016e6 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 80016de:	697a      	ldr	r2, [r7, #20]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80016e6:	4a21      	ldr	r2, [pc, #132]	@ (800176c <HAL_GPIO_Init+0x29c>)
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80016ec:	4b1f      	ldr	r3, [pc, #124]	@ (800176c <HAL_GPIO_Init+0x29c>)
 80016ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	4013      	ands	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4313      	orrs	r3, r2
 8001710:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001712:	4a16      	ldr	r2, [pc, #88]	@ (800176c <HAL_GPIO_Init+0x29c>)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800171a:	4b14      	ldr	r3, [pc, #80]	@ (800176c <HAL_GPIO_Init+0x29c>)
 800171c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001720:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	43db      	mvns	r3, r3
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	4013      	ands	r3, r2
 800172a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4313      	orrs	r3, r2
 800173e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001740:	4a0a      	ldr	r2, [pc, #40]	@ (800176c <HAL_GPIO_Init+0x29c>)
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	3301      	adds	r3, #1
 800174c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	fa22 f303 	lsr.w	r3, r2, r3
 8001758:	2b00      	cmp	r3, #0
 800175a:	f47f aec1 	bne.w	80014e0 <HAL_GPIO_Init+0x10>
  }
}
 800175e:	bf00      	nop
 8001760:	bf00      	nop
 8001762:	371c      	adds	r7, #28
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	44022000 	.word	0x44022000
 8001770:	002f7f7f 	.word	0x002f7f7f

08001774 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b088      	sub	sp, #32
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d102      	bne.n	8001788 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	f000 bc28 	b.w	8001fd8 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001788:	4b94      	ldr	r3, [pc, #592]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	f003 0318 	and.w	r3, r3, #24
 8001790:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001792:	4b92      	ldr	r3, [pc, #584]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0310 	and.w	r3, r3, #16
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d05b      	beq.n	8001860 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	2b08      	cmp	r3, #8
 80017ac:	d005      	beq.n	80017ba <HAL_RCC_OscConfig+0x46>
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	2b18      	cmp	r3, #24
 80017b2:	d114      	bne.n	80017de <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d111      	bne.n	80017de <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d102      	bne.n	80017c8 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	f000 bc08 	b.w	8001fd8 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80017c8:	4b84      	ldr	r3, [pc, #528]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	041b      	lsls	r3, r3, #16
 80017d6:	4981      	ldr	r1, [pc, #516]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017dc:	e040      	b.n	8001860 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d023      	beq.n	800182e <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80017e6:	4b7d      	ldr	r3, [pc, #500]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a7c      	ldr	r2, [pc, #496]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80017ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f2:	f7ff f8d9 	bl	80009a8 <HAL_GetTick>
 80017f6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80017fa:	f7ff f8d5 	bl	80009a8 <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e3e5      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800180c:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001818:	4b70      	ldr	r3, [pc, #448]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	041b      	lsls	r3, r3, #16
 8001826:	496d      	ldr	r1, [pc, #436]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001828:	4313      	orrs	r3, r2
 800182a:	618b      	str	r3, [r1, #24]
 800182c:	e018      	b.n	8001860 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800182e:	4b6b      	ldr	r3, [pc, #428]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a6a      	ldr	r2, [pc, #424]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001838:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183a:	f7ff f8b5 	bl	80009a8 <HAL_GetTick>
 800183e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001840:	e008      	b.n	8001854 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001842:	f7ff f8b1 	bl	80009a8 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e3c1      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001854:	4b61      	ldr	r3, [pc, #388]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f0      	bne.n	8001842 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80a0 	beq.w	80019ae <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	2b10      	cmp	r3, #16
 8001872:	d005      	beq.n	8001880 <HAL_RCC_OscConfig+0x10c>
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	2b18      	cmp	r3, #24
 8001878:	d109      	bne.n	800188e <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	2b03      	cmp	r3, #3
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	f040 8092 	bne.w	80019ae <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e3a4      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x132>
 8001898:	4b50      	ldr	r3, [pc, #320]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a4f      	ldr	r2, [pc, #316]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800189e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e058      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d112      	bne.n	80018d4 <HAL_RCC_OscConfig+0x160>
 80018ae:	4b4b      	ldr	r3, [pc, #300]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a4a      	ldr	r2, [pc, #296]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	4b48      	ldr	r3, [pc, #288]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a47      	ldr	r2, [pc, #284]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018c0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018c4:	6013      	str	r3, [r2, #0]
 80018c6:	4b45      	ldr	r3, [pc, #276]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a44      	ldr	r2, [pc, #272]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e041      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018dc:	d112      	bne.n	8001904 <HAL_RCC_OscConfig+0x190>
 80018de:	4b3f      	ldr	r3, [pc, #252]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a3e      	ldr	r2, [pc, #248]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	4b3c      	ldr	r3, [pc, #240]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a3b      	ldr	r2, [pc, #236]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b39      	ldr	r3, [pc, #228]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a38      	ldr	r2, [pc, #224]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80018fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	e029      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800190c:	d112      	bne.n	8001934 <HAL_RCC_OscConfig+0x1c0>
 800190e:	4b33      	ldr	r3, [pc, #204]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a32      	ldr	r2, [pc, #200]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001914:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	4b30      	ldr	r3, [pc, #192]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a2f      	ldr	r2, [pc, #188]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001920:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001924:	6013      	str	r3, [r2, #0]
 8001926:	4b2d      	ldr	r3, [pc, #180]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a2c      	ldr	r2, [pc, #176]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800192c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	e011      	b.n	8001958 <HAL_RCC_OscConfig+0x1e4>
 8001934:	4b29      	ldr	r3, [pc, #164]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a28      	ldr	r2, [pc, #160]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800193a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193e:	6013      	str	r3, [r2, #0]
 8001940:	4b26      	ldr	r3, [pc, #152]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a25      	ldr	r2, [pc, #148]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b23      	ldr	r3, [pc, #140]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a22      	ldr	r2, [pc, #136]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 8001952:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001956:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001960:	f7ff f822 	bl	80009a8 <HAL_GetTick>
 8001964:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001968:	f7ff f81e 	bl	80009a8 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	@ 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e32e      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800197a:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0x1f4>
 8001986:	e012      	b.n	80019ae <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7ff f80e 	bl	80009a8 <HAL_GetTick>
 800198c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001990:	f7ff f80a 	bl	80009a8 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b64      	cmp	r3, #100	@ 0x64
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e31a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019a2:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <HAL_RCC_OscConfig+0x268>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 809a 	beq.w	8001af0 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_RCC_OscConfig+0x25a>
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	2b18      	cmp	r3, #24
 80019c6:	d149      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d146      	bne.n	8001a5c <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d104      	bne.n	80019e0 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e2fe      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
 80019da:	bf00      	nop
 80019dc:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d11c      	bne.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80019e6:	4b9a      	ldr	r3, [pc, #616]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0218 	and.w	r2, r3, #24
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d014      	beq.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80019f6:	4b96      	ldr	r3, [pc, #600]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f023 0218 	bic.w	r2, r3, #24
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	4993      	ldr	r1, [pc, #588]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001a08:	f000 fdd0 	bl	80025ac <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a0c:	4b91      	ldr	r3, [pc, #580]	@ (8001c54 <HAL_RCC_OscConfig+0x4e0>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7fe ff3f 	bl	8000894 <HAL_InitTick>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e2db      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7fe ffc2 	bl	80009a8 <HAL_GetTick>
 8001a24:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a28:	f7fe ffbe 	bl	80009a8 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e2ce      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a3a:	4b85      	ldr	r3, [pc, #532]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0302 	and.w	r3, r3, #2
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a46:	4b82      	ldr	r3, [pc, #520]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	041b      	lsls	r3, r3, #16
 8001a54:	497e      	ldr	r1, [pc, #504]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001a5a:	e049      	b.n	8001af0 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d02c      	beq.n	8001abe <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001a64:	4b7a      	ldr	r3, [pc, #488]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f023 0218 	bic.w	r2, r3, #24
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	691b      	ldr	r3, [r3, #16]
 8001a70:	4977      	ldr	r1, [pc, #476]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001a76:	4b76      	ldr	r3, [pc, #472]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a75      	ldr	r2, [pc, #468]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a82:	f7fe ff91 	bl	80009a8 <HAL_GetTick>
 8001a86:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a8a:	f7fe ff8d 	bl	80009a8 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e29d      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a9c:	4b6c      	ldr	r3, [pc, #432]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d0f0      	beq.n	8001a8a <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001aa8:	4b69      	ldr	r3, [pc, #420]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001aaa:	691b      	ldr	r3, [r3, #16]
 8001aac:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
 8001ab4:	041b      	lsls	r3, r3, #16
 8001ab6:	4966      	ldr	r1, [pc, #408]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	610b      	str	r3, [r1, #16]
 8001abc:	e018      	b.n	8001af0 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001abe:	4b64      	ldr	r3, [pc, #400]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a63      	ldr	r2, [pc, #396]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ac4:	f023 0301 	bic.w	r3, r3, #1
 8001ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aca:	f7fe ff6d 	bl	80009a8 <HAL_GetTick>
 8001ace:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ad2:	f7fe ff69 	bl	80009a8 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e279      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1f0      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d03c      	beq.n	8001b76 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d01c      	beq.n	8001b3e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b04:	4b52      	ldr	r3, [pc, #328]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b0a:	4a51      	ldr	r2, [pc, #324]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001b10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b14:	f7fe ff48 	bl	80009a8 <HAL_GetTick>
 8001b18:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b1c:	f7fe ff44 	bl	80009a8 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e254      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b2e:	4b48      	ldr	r3, [pc, #288]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0ef      	beq.n	8001b1c <HAL_RCC_OscConfig+0x3a8>
 8001b3c:	e01b      	b.n	8001b76 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b3e:	4b44      	ldr	r3, [pc, #272]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b44:	4a42      	ldr	r2, [pc, #264]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001b4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4e:	f7fe ff2b 	bl	80009a8 <HAL_GetTick>
 8001b52:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b54:	e008      	b.n	8001b68 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b56:	f7fe ff27 	bl	80009a8 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d901      	bls.n	8001b68 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e237      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b68:	4b39      	ldr	r3, [pc, #228]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001b6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b6e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1ef      	bne.n	8001b56 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 80d2 	beq.w	8001d28 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b84:	4b34      	ldr	r3, [pc, #208]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d118      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001b90:	4b31      	ldr	r3, [pc, #196]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b94:	4a30      	ldr	r2, [pc, #192]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b9c:	f7fe ff04 	bl	80009a8 <HAL_GetTick>
 8001ba0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ba4:	f7fe ff00 	bl	80009a8 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e210      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001bb6:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <HAL_RCC_OscConfig+0x4e4>)
 8001bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d108      	bne.n	8001bdc <HAL_RCC_OscConfig+0x468>
 8001bca:	4b21      	ldr	r3, [pc, #132]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bd0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bda:	e074      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d118      	bne.n	8001c16 <HAL_RCC_OscConfig+0x4a2>
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bea:	4a19      	ldr	r2, [pc, #100]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bf4:	4b16      	ldr	r3, [pc, #88]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bfa:	4a15      	ldr	r2, [pc, #84]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c00:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c04:	4b12      	ldr	r3, [pc, #72]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c0a:	4a11      	ldr	r2, [pc, #68]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c0c:	f023 0304 	bic.w	r3, r3, #4
 8001c10:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c14:	e057      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2b05      	cmp	r3, #5
 8001c1c:	d11e      	bne.n	8001c5c <HAL_RCC_OscConfig+0x4e8>
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c24:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c2e:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c34:	4a06      	ldr	r2, [pc, #24]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c3e:	4b04      	ldr	r3, [pc, #16]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c44:	4a02      	ldr	r2, [pc, #8]	@ (8001c50 <HAL_RCC_OscConfig+0x4dc>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c4e:	e03a      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c50:	44020c00 	.word	0x44020c00
 8001c54:	20000010 	.word	0x20000010
 8001c58:	44020800 	.word	0x44020800
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	2b85      	cmp	r3, #133	@ 0x85
 8001c62:	d118      	bne.n	8001c96 <HAL_RCC_OscConfig+0x522>
 8001c64:	4ba2      	ldr	r3, [pc, #648]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c6a:	4aa1      	ldr	r2, [pc, #644]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c6c:	f043 0304 	orr.w	r3, r3, #4
 8001c70:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c74:	4b9e      	ldr	r3, [pc, #632]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c7a:	4a9d      	ldr	r2, [pc, #628]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c80:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c84:	4b9a      	ldr	r3, [pc, #616]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c86:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c8a:	4a99      	ldr	r2, [pc, #612]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c94:	e017      	b.n	8001cc6 <HAL_RCC_OscConfig+0x552>
 8001c96:	4b96      	ldr	r3, [pc, #600]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c9c:	4a94      	ldr	r2, [pc, #592]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001c9e:	f023 0301 	bic.w	r3, r3, #1
 8001ca2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ca6:	4b92      	ldr	r3, [pc, #584]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cac:	4a90      	ldr	r2, [pc, #576]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cae:	f023 0304 	bic.w	r3, r3, #4
 8001cb2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cb6:	4b8e      	ldr	r3, [pc, #568]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cbc:	4a8c      	ldr	r2, [pc, #560]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d016      	beq.n	8001cfc <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cce:	f7fe fe6b 	bl	80009a8 <HAL_GetTick>
 8001cd2:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd4:	e00a      	b.n	8001cec <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd6:	f7fe fe67 	bl	80009a8 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d901      	bls.n	8001cec <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e175      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cec:	4b80      	ldr	r3, [pc, #512]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001cee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0ed      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x562>
 8001cfa:	e015      	b.n	8001d28 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cfc:	f7fe fe54 	bl	80009a8 <HAL_GetTick>
 8001d00:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7fe fe50 	bl	80009a8 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e15e      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d1a:	4b75      	ldr	r3, [pc, #468]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1ed      	bne.n	8001d04 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0320 	and.w	r3, r3, #32
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d036      	beq.n	8001da2 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d019      	beq.n	8001d70 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d3c:	4b6c      	ldr	r3, [pc, #432]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a6b      	ldr	r2, [pc, #428]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d42:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d48:	f7fe fe2e 	bl	80009a8 <HAL_GetTick>
 8001d4c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d50:	f7fe fe2a 	bl	80009a8 <HAL_GetTick>
 8001d54:	4602      	mov	r2, r0
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e13a      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d62:	4b63      	ldr	r3, [pc, #396]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d0f0      	beq.n	8001d50 <HAL_RCC_OscConfig+0x5dc>
 8001d6e:	e018      	b.n	8001da2 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d70:	4b5f      	ldr	r3, [pc, #380]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a5e      	ldr	r2, [pc, #376]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d7a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7c:	f7fe fe14 	bl	80009a8 <HAL_GetTick>
 8001d80:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d84:	f7fe fe10 	bl	80009a8 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e120      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d96:	4b56      	ldr	r3, [pc, #344]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	f000 8115 	beq.w	8001fd6 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	2b18      	cmp	r3, #24
 8001db0:	f000 80af 	beq.w	8001f12 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	f040 8086 	bne.w	8001eca <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001dbe:	4b4c      	ldr	r3, [pc, #304]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a4b      	ldr	r2, [pc, #300]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001dc4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dca:	f7fe fded 	bl	80009a8 <HAL_GetTick>
 8001dce:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001dd2:	f7fe fde9 	bl	80009a8 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e0f9      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001de4:	4b42      	ldr	r3, [pc, #264]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001df0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001df8:	f023 0303 	bic.w	r3, r3, #3
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e04:	0212      	lsls	r2, r2, #8
 8001e06:	430a      	orrs	r2, r1
 8001e08:	4939      	ldr	r1, [pc, #228]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	628b      	str	r3, [r1, #40]	@ 0x28
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e12:	3b01      	subs	r3, #1
 8001e14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e1c:	3b01      	subs	r3, #1
 8001e1e:	025b      	lsls	r3, r3, #9
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	041b      	lsls	r3, r3, #16
 8001e2c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e30:	431a      	orrs	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	3b01      	subs	r3, #1
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e3e:	492c      	ldr	r1, [pc, #176]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001e44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e48:	4a29      	ldr	r2, [pc, #164]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e4a:	f023 0310 	bic.w	r3, r3, #16
 8001e4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e54:	4a26      	ldr	r2, [pc, #152]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001e5a:	4b25      	ldr	r3, [pc, #148]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e5e:	4a24      	ldr	r2, [pc, #144]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e60:	f043 0310 	orr.w	r3, r3, #16
 8001e64:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001e66:	4b22      	ldr	r3, [pc, #136]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6a:	f023 020c 	bic.w	r2, r3, #12
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e72:	491f      	ldr	r1, [pc, #124]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001e78:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f023 0220 	bic.w	r2, r3, #32
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e84:	491a      	ldr	r1, [pc, #104]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e8a:	4b19      	ldr	r3, [pc, #100]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8e:	4a18      	ldr	r2, [pc, #96]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e94:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001e96:	4b16      	ldr	r3, [pc, #88]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001e9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea2:	f7fe fd81 	bl	80009a8 <HAL_GetTick>
 8001ea6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001eaa:	f7fe fd7d 	bl	80009a8 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e08d      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0f0      	beq.n	8001eaa <HAL_RCC_OscConfig+0x736>
 8001ec8:	e085      	b.n	8001fd6 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a08      	ldr	r2, [pc, #32]	@ (8001ef0 <HAL_RCC_OscConfig+0x77c>)
 8001ed0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed6:	f7fe fd67 	bl	80009a8 <HAL_GetTick>
 8001eda:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001edc:	e00a      	b.n	8001ef4 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ede:	f7fe fd63 	bl	80009a8 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d903      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e073      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
 8001ef0:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ef4:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1ee      	bne.n	8001ede <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001f00:	4b37      	ldr	r3, [pc, #220]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f04:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f06:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001f0a:	f023 0303 	bic.w	r3, r3, #3
 8001f0e:	6293      	str	r3, [r2, #40]	@ 0x28
 8001f10:	e061      	b.n	8001fd6 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001f12:	4b33      	ldr	r3, [pc, #204]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f18:	4b31      	ldr	r3, [pc, #196]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f1c:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d031      	beq.n	8001f8a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	f003 0203 	and.w	r2, r3, #3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d12a      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	0a1b      	lsrs	r3, r3, #8
 8001f38:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d122      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4e:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d11a      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	0a5b      	lsrs	r3, r3, #9
 8001f58:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f60:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d111      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	0c1b      	lsrs	r3, r3, #16
 8001f6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f72:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d108      	bne.n	8001f8a <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	0e1b      	lsrs	r3, r3, #24
 8001f7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e024      	b.n	8001fd8 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f8e:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f92:	08db      	lsrs	r3, r3, #3
 8001f94:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d01a      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fa6:	f023 0310 	bic.w	r3, r3, #16
 8001faa:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fac:	f7fe fcfc 	bl	80009a8 <HAL_GetTick>
 8001fb0:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001fb2:	bf00      	nop
 8001fb4:	f7fe fcf8 	bl	80009a8 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d0f9      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc4:	4a06      	ldr	r2, [pc, #24]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001fca:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	4a04      	ldr	r2, [pc, #16]	@ (8001fe0 <HAL_RCC_OscConfig+0x86c>)
 8001fd0:	f043 0310 	orr.w	r3, r3, #16
 8001fd4:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3720      	adds	r7, #32
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	44020c00 	.word	0x44020c00

08001fe4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e19e      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b83      	ldr	r3, [pc, #524]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 030f 	and.w	r3, r3, #15
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d910      	bls.n	8002028 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b80      	ldr	r3, [pc, #512]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 020f 	bic.w	r2, r3, #15
 800200e:	497e      	ldr	r1, [pc, #504]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	4313      	orrs	r3, r2
 8002014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002016:	4b7c      	ldr	r3, [pc, #496]	@ (8002208 <HAL_RCC_ClockConfig+0x224>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 030f 	and.w	r3, r3, #15
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	429a      	cmp	r2, r3
 8002022:	d001      	beq.n	8002028 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e186      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	2b00      	cmp	r3, #0
 8002032:	d012      	beq.n	800205a <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	695a      	ldr	r2, [r3, #20]
 8002038:	4b74      	ldr	r3, [pc, #464]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002042:	429a      	cmp	r2, r3
 8002044:	d909      	bls.n	800205a <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002046:	4b71      	ldr	r3, [pc, #452]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	021b      	lsls	r3, r3, #8
 8002054:	496d      	ldr	r1, [pc, #436]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002056:	4313      	orrs	r3, r2
 8002058:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	2b00      	cmp	r3, #0
 8002064:	d012      	beq.n	800208c <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691a      	ldr	r2, [r3, #16]
 800206a:	4b68      	ldr	r3, [pc, #416]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	091b      	lsrs	r3, r3, #4
 8002070:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002074:	429a      	cmp	r2, r3
 8002076:	d909      	bls.n	800208c <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002078:	4b64      	ldr	r3, [pc, #400]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	011b      	lsls	r3, r3, #4
 8002086:	4961      	ldr	r1, [pc, #388]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002088:	4313      	orrs	r3, r2
 800208a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d010      	beq.n	80020ba <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	4b5b      	ldr	r3, [pc, #364]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d908      	bls.n	80020ba <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80020a8:	4b58      	ldr	r3, [pc, #352]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	4955      	ldr	r1, [pc, #340]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d908      	bls.n	80020e8 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80020d6:	4b4d      	ldr	r3, [pc, #308]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	f023 020f 	bic.w	r2, r3, #15
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	494a      	ldr	r1, [pc, #296]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80020e4:	4313      	orrs	r3, r2
 80020e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	f000 8093 	beq.w	800221c <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d107      	bne.n	800210e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80020fe:	4b43      	ldr	r3, [pc, #268]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d121      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e113      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002116:	4b3d      	ldr	r3, [pc, #244]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d115      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e107      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	2b01      	cmp	r3, #1
 800212c:	d107      	bne.n	800213e <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800212e:	4b37      	ldr	r3, [pc, #220]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002136:	2b00      	cmp	r3, #0
 8002138:	d109      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e0fb      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800213e:	4b33      	ldr	r3, [pc, #204]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e0f3      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800214e:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f023 0203 	bic.w	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	492c      	ldr	r1, [pc, #176]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 800215c:	4313      	orrs	r3, r2
 800215e:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002160:	f7fe fc22 	bl	80009a8 <HAL_GetTick>
 8002164:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b03      	cmp	r3, #3
 800216c:	d112      	bne.n	8002194 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800216e:	e00a      	b.n	8002186 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002170:	f7fe fc1a 	bl	80009a8 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800217e:	4293      	cmp	r3, r2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e0d7      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002186:	4b21      	ldr	r3, [pc, #132]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f003 0318 	and.w	r3, r3, #24
 800218e:	2b18      	cmp	r3, #24
 8002190:	d1ee      	bne.n	8002170 <HAL_RCC_ClockConfig+0x18c>
 8002192:	e043      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d112      	bne.n	80021c2 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800219c:	e00a      	b.n	80021b4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800219e:	f7fe fc03 	bl	80009a8 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e0c0      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80021b4:	4b15      	ldr	r3, [pc, #84]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	f003 0318 	and.w	r3, r3, #24
 80021bc:	2b10      	cmp	r3, #16
 80021be:	d1ee      	bne.n	800219e <HAL_RCC_ClockConfig+0x1ba>
 80021c0:	e02c      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d122      	bne.n	8002210 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021cc:	f7fe fbec 	bl	80009a8 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e0a9      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <HAL_RCC_ClockConfig+0x228>)
 80021e4:	69db      	ldr	r3, [r3, #28]
 80021e6:	f003 0318 	and.w	r3, r3, #24
 80021ea:	2b08      	cmp	r3, #8
 80021ec:	d1ee      	bne.n	80021cc <HAL_RCC_ClockConfig+0x1e8>
 80021ee:	e015      	b.n	800221c <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021f0:	f7fe fbda 	bl	80009a8 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d906      	bls.n	8002210 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e097      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
 8002206:	bf00      	nop
 8002208:	40022000 	.word	0x40022000
 800220c:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002210:	4b4b      	ldr	r3, [pc, #300]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f003 0318 	and.w	r3, r3, #24
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1e9      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d010      	beq.n	800224a <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	4b44      	ldr	r3, [pc, #272]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	f003 030f 	and.w	r3, r3, #15
 8002234:	429a      	cmp	r2, r3
 8002236:	d208      	bcs.n	800224a <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002238:	4b41      	ldr	r3, [pc, #260]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800223a:	6a1b      	ldr	r3, [r3, #32]
 800223c:	f023 020f 	bic.w	r2, r3, #15
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	493e      	ldr	r1, [pc, #248]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002246:	4313      	orrs	r3, r2
 8002248:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800224a:	4b3e      	ldr	r3, [pc, #248]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 030f 	and.w	r3, r3, #15
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	429a      	cmp	r2, r3
 8002256:	d210      	bcs.n	800227a <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002258:	4b3a      	ldr	r3, [pc, #232]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f023 020f 	bic.w	r2, r3, #15
 8002260:	4938      	ldr	r1, [pc, #224]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	4313      	orrs	r3, r2
 8002266:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002268:	4b36      	ldr	r3, [pc, #216]	@ (8002344 <HAL_RCC_ClockConfig+0x360>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 030f 	and.w	r3, r3, #15
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d001      	beq.n	800227a <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e05d      	b.n	8002336 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d010      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 800228c:	6a1b      	ldr	r3, [r3, #32]
 800228e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002292:	429a      	cmp	r2, r3
 8002294:	d208      	bcs.n	80022a8 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002296:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	4927      	ldr	r1, [pc, #156]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d012      	beq.n	80022da <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	691a      	ldr	r2, [r3, #16]
 80022b8:	4b21      	ldr	r3, [pc, #132]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d209      	bcs.n	80022da <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80022c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	491a      	ldr	r1, [pc, #104]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d012      	beq.n	800230c <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695a      	ldr	r2, [r3, #20]
 80022ea:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	0a1b      	lsrs	r3, r3, #8
 80022f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d209      	bcs.n	800230c <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	695b      	ldr	r3, [r3, #20]
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	490e      	ldr	r1, [pc, #56]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800230c:	f000 f822 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 8002310:	4602      	mov	r2, r0
 8002312:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <HAL_RCC_ClockConfig+0x35c>)
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	490b      	ldr	r1, [pc, #44]	@ (8002348 <HAL_RCC_ClockConfig+0x364>)
 800231c:	5ccb      	ldrb	r3, [r1, r3]
 800231e:	fa22 f303 	lsr.w	r3, r2, r3
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_RCC_ClockConfig+0x368>)
 8002324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_RCC_ClockConfig+0x36c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4618      	mov	r0, r3
 800232c:	f7fe fab2 	bl	8000894 <HAL_InitTick>
 8002330:	4603      	mov	r3, r0
 8002332:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002334:	7afb      	ldrb	r3, [r7, #11]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3710      	adds	r7, #16
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	44020c00 	.word	0x44020c00
 8002344:	40022000 	.word	0x40022000
 8002348:	08003c34 	.word	0x08003c34
 800234c:	2000000c 	.word	0x2000000c
 8002350:	20000010 	.word	0x20000010

08002354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002354:	b480      	push	{r7}
 8002356:	b089      	sub	sp, #36	@ 0x24
 8002358:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800235a:	4b8c      	ldr	r3, [pc, #560]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0318 	and.w	r3, r3, #24
 8002362:	2b08      	cmp	r3, #8
 8002364:	d102      	bne.n	800236c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002366:	4b8a      	ldr	r3, [pc, #552]	@ (8002590 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002368:	61fb      	str	r3, [r7, #28]
 800236a:	e107      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800236c:	4b87      	ldr	r3, [pc, #540]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	f003 0318 	and.w	r3, r3, #24
 8002374:	2b00      	cmp	r3, #0
 8002376:	d112      	bne.n	800239e <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002378:	4b84      	ldr	r3, [pc, #528]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0320 	and.w	r3, r3, #32
 8002380:	2b00      	cmp	r3, #0
 8002382:	d009      	beq.n	8002398 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002384:	4b81      	ldr	r3, [pc, #516]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	08db      	lsrs	r3, r3, #3
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	4a81      	ldr	r2, [pc, #516]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 8002390:	fa22 f303 	lsr.w	r3, r2, r3
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	e0f1      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002398:	4b7e      	ldr	r3, [pc, #504]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	e0ee      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800239e:	4b7b      	ldr	r3, [pc, #492]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 0318 	and.w	r3, r3, #24
 80023a6:	2b10      	cmp	r3, #16
 80023a8:	d102      	bne.n	80023b0 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x244>)
 80023ac:	61fb      	str	r3, [r7, #28]
 80023ae:	e0e5      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b0:	4b76      	ldr	r3, [pc, #472]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	f003 0318 	and.w	r3, r3, #24
 80023b8:	2b18      	cmp	r3, #24
 80023ba:	f040 80dd 	bne.w	8002578 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80023be:	4b73      	ldr	r3, [pc, #460]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80023c8:	4b70      	ldr	r3, [pc, #448]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	0a1b      	lsrs	r3, r3, #8
 80023ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023d2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80023d4:	4b6d      	ldr	r3, [pc, #436]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023e0:	4b6a      	ldr	r3, [pc, #424]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80023e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80023e4:	08db      	lsrs	r3, r3, #3
 80023e6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	fb02 f303 	mul.w	r3, r2, r3
 80023f0:	ee07 3a90 	vmov	s15, r3
 80023f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023f8:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 80b7 	beq.w	8002572 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d003      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0xbe>
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d056      	beq.n	80024be <HAL_RCC_GetSysClockFreq+0x16a>
 8002410:	e077      	b.n	8002502 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002412:	4b5e      	ldr	r3, [pc, #376]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0320 	and.w	r3, r3, #32
 800241a:	2b00      	cmp	r3, #0
 800241c:	d02d      	beq.n	800247a <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800241e:	4b5b      	ldr	r3, [pc, #364]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	08db      	lsrs	r3, r3, #3
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	4a5a      	ldr	r2, [pc, #360]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800242a:	fa22 f303 	lsr.w	r3, r2, r3
 800242e:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	ee07 3a90 	vmov	s15, r3
 8002440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002444:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002448:	4b50      	ldr	r3, [pc, #320]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800244a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800244c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002450:	ee07 3a90 	vmov	s15, r3
 8002454:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002458:	ed97 6a02 	vldr	s12, [r7, #8]
 800245c:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 8002460:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002464:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002468:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800246c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002474:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002478:	e065      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	ee07 3a90 	vmov	s15, r3
 8002480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002484:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80025a0 <HAL_RCC_GetSysClockFreq+0x24c>
 8002488:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800248c:	4b3f      	ldr	r3, [pc, #252]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 800248e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 800249c:	ed97 6a02 	vldr	s12, [r7, #8]
 80024a0:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 80024a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80024ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80024bc:	e043      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024c8:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80025a4 <HAL_RCC_GetSysClockFreq+0x250>
 80024cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024d0:	4b2e      	ldr	r3, [pc, #184]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 80024d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024e0:	ed97 6a02 	vldr	s12, [r7, #8]
 80024e4:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 80024e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fc:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002500:	e021      	b.n	8002546 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	ee07 3a90 	vmov	s15, r3
 8002508:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800250c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80025a8 <HAL_RCC_GetSysClockFreq+0x254>
 8002510:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002514:	4b1d      	ldr	r3, [pc, #116]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800251c:	ee07 3a90 	vmov	s15, r3
 8002520:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002524:	ed97 6a02 	vldr	s12, [r7, #8]
 8002528:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800259c <HAL_RCC_GetSysClockFreq+0x248>
 800252c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002530:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002534:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002538:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800253c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002540:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002544:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8002546:	4b11      	ldr	r3, [pc, #68]	@ (800258c <HAL_RCC_GetSysClockFreq+0x238>)
 8002548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800254a:	0a5b      	lsrs	r3, r3, #9
 800254c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002550:	3301      	adds	r3, #1
 8002552:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	ee07 3a90 	vmov	s15, r3
 800255a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800255e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002562:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002566:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800256a:	ee17 3a90 	vmov	r3, s15
 800256e:	61fb      	str	r3, [r7, #28]
 8002570:	e004      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e001      	b.n	800257c <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002578:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_RCC_GetSysClockFreq+0x240>)
 800257a:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 800257c:	69fb      	ldr	r3, [r7, #28]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3724      	adds	r7, #36	@ 0x24
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	44020c00 	.word	0x44020c00
 8002590:	003d0900 	.word	0x003d0900
 8002594:	03d09000 	.word	0x03d09000
 8002598:	017d7840 	.word	0x017d7840
 800259c:	46000000 	.word	0x46000000
 80025a0:	4c742400 	.word	0x4c742400
 80025a4:	4bbebc20 	.word	0x4bbebc20
 80025a8:	4a742400 	.word	0x4a742400

080025ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025b0:	f7ff fed0 	bl	8002354 <HAL_RCC_GetSysClockFreq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80025b8:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025ba:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025be:	4907      	ldr	r1, [pc, #28]	@ (80025dc <HAL_RCC_GetHCLKFreq+0x30>)
 80025c0:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025c2:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025c6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x34>)
 80025cc:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80025ce:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x34>)
 80025d0:	681b      	ldr	r3, [r3, #0]
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	44020c00 	.word	0x44020c00
 80025dc:	08003c34 	.word	0x08003c34
 80025e0:	2000000c 	.word	0x2000000c

080025e4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80025e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025e8:	b0ba      	sub	sp, #232	@ 0xe8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025f0:	2300      	movs	r3, #0
 80025f2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025f6:	2300      	movs	r3, #0
 80025f8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80025fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002604:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002608:	2500      	movs	r5, #0
 800260a:	ea54 0305 	orrs.w	r3, r4, r5
 800260e:	d00b      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002610:	4bcd      	ldr	r3, [pc, #820]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002612:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002616:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800261a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800261e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002620:	4ac9      	ldr	r2, [pc, #804]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002622:	430b      	orrs	r3, r1
 8002624:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002628:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002630:	f002 0801 	and.w	r8, r2, #1
 8002634:	f04f 0900 	mov.w	r9, #0
 8002638:	ea58 0309 	orrs.w	r3, r8, r9
 800263c:	d042      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800263e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	2b05      	cmp	r3, #5
 8002646:	d823      	bhi.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002648:	a201      	add	r2, pc, #4	@ (adr r2, 8002650 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800264a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264e:	bf00      	nop
 8002650:	08002699 	.word	0x08002699
 8002654:	08002669 	.word	0x08002669
 8002658:	0800267d 	.word	0x0800267d
 800265c:	08002699 	.word	0x08002699
 8002660:	08002699 	.word	0x08002699
 8002664:	08002699 	.word	0x08002699
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002668:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800266c:	3308      	adds	r3, #8
 800266e:	4618      	mov	r0, r3
 8002670:	f001 f978 	bl	8003964 <RCCEx_PLL2_Config>
 8002674:	4603      	mov	r3, r0
 8002676:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 800267a:	e00e      	b.n	800269a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800267c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002680:	3330      	adds	r3, #48	@ 0x30
 8002682:	4618      	mov	r0, r3
 8002684:	f001 fa06 	bl	8003a94 <RCCEx_PLL3_Config>
 8002688:	4603      	mov	r3, r0
 800268a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART1 clock source config set later after clock selection check */
        break;
 800268e:	e004      	b.n	800269a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002696:	e000      	b.n	800269a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800269a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10c      	bne.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80026a2:	4ba9      	ldr	r3, [pc, #676]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80026a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80026a8:	f023 0107 	bic.w	r1, r3, #7
 80026ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b2:	4aa5      	ldr	r2, [pc, #660]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80026b4:	430b      	orrs	r3, r1
 80026b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80026ba:	e003      	b.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80026c0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026cc:	f002 0a02 	and.w	sl, r2, #2
 80026d0:	f04f 0b00 	mov.w	fp, #0
 80026d4:	ea5a 030b 	orrs.w	r3, sl, fp
 80026d8:	f000 8088 	beq.w	80027ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80026dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026e2:	2b28      	cmp	r3, #40	@ 0x28
 80026e4:	d868      	bhi.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80026e6:	a201      	add	r2, pc, #4	@ (adr r2, 80026ec <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80026e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ec:	080027c1 	.word	0x080027c1
 80026f0:	080027b9 	.word	0x080027b9
 80026f4:	080027b9 	.word	0x080027b9
 80026f8:	080027b9 	.word	0x080027b9
 80026fc:	080027b9 	.word	0x080027b9
 8002700:	080027b9 	.word	0x080027b9
 8002704:	080027b9 	.word	0x080027b9
 8002708:	080027b9 	.word	0x080027b9
 800270c:	08002791 	.word	0x08002791
 8002710:	080027b9 	.word	0x080027b9
 8002714:	080027b9 	.word	0x080027b9
 8002718:	080027b9 	.word	0x080027b9
 800271c:	080027b9 	.word	0x080027b9
 8002720:	080027b9 	.word	0x080027b9
 8002724:	080027b9 	.word	0x080027b9
 8002728:	080027b9 	.word	0x080027b9
 800272c:	080027a5 	.word	0x080027a5
 8002730:	080027b9 	.word	0x080027b9
 8002734:	080027b9 	.word	0x080027b9
 8002738:	080027b9 	.word	0x080027b9
 800273c:	080027b9 	.word	0x080027b9
 8002740:	080027b9 	.word	0x080027b9
 8002744:	080027b9 	.word	0x080027b9
 8002748:	080027b9 	.word	0x080027b9
 800274c:	080027c1 	.word	0x080027c1
 8002750:	080027b9 	.word	0x080027b9
 8002754:	080027b9 	.word	0x080027b9
 8002758:	080027b9 	.word	0x080027b9
 800275c:	080027b9 	.word	0x080027b9
 8002760:	080027b9 	.word	0x080027b9
 8002764:	080027b9 	.word	0x080027b9
 8002768:	080027b9 	.word	0x080027b9
 800276c:	080027c1 	.word	0x080027c1
 8002770:	080027b9 	.word	0x080027b9
 8002774:	080027b9 	.word	0x080027b9
 8002778:	080027b9 	.word	0x080027b9
 800277c:	080027b9 	.word	0x080027b9
 8002780:	080027b9 	.word	0x080027b9
 8002784:	080027b9 	.word	0x080027b9
 8002788:	080027b9 	.word	0x080027b9
 800278c:	080027c1 	.word	0x080027c1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002790:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002794:	3308      	adds	r3, #8
 8002796:	4618      	mov	r0, r3
 8002798:	f001 f8e4 	bl	8003964 <RCCEx_PLL2_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80027a2:	e00e      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80027a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027a8:	3330      	adds	r3, #48	@ 0x30
 80027aa:	4618      	mov	r0, r3
 80027ac:	f001 f972 	bl	8003a94 <RCCEx_PLL3_Config>
 80027b0:	4603      	mov	r3, r0
 80027b2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART2 clock source config set later after clock selection check */
        break;
 80027b6:	e004      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80027be:	e000      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80027c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10c      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80027ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80027d0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80027d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027da:	4a5b      	ldr	r2, [pc, #364]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027dc:	430b      	orrs	r3, r1
 80027de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80027e2:	e003      	b.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027e4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80027e8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80027f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f4:	f002 0304 	and.w	r3, r2, #4
 80027f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027fc:	2300      	movs	r3, #0
 80027fe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002802:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002806:	460b      	mov	r3, r1
 8002808:	4313      	orrs	r3, r2
 800280a:	d04e      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800280c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002810:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002812:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002816:	d02c      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002818:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800281c:	d825      	bhi.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800281e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002822:	d028      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002824:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002828:	d81f      	bhi.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800282a:	2bc0      	cmp	r3, #192	@ 0xc0
 800282c:	d025      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800282e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002830:	d81b      	bhi.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002832:	2b80      	cmp	r3, #128	@ 0x80
 8002834:	d00f      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002836:	2b80      	cmp	r3, #128	@ 0x80
 8002838:	d817      	bhi.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800283a:	2b00      	cmp	r3, #0
 800283c:	d01f      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800283e:	2b40      	cmp	r3, #64	@ 0x40
 8002840:	d113      	bne.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002842:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002846:	3308      	adds	r3, #8
 8002848:	4618      	mov	r0, r3
 800284a:	f001 f88b 	bl	8003964 <RCCEx_PLL2_Config>
 800284e:	4603      	mov	r3, r0
 8002850:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002854:	e014      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002856:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800285a:	3330      	adds	r3, #48	@ 0x30
 800285c:	4618      	mov	r0, r3
 800285e:	f001 f919 	bl	8003a94 <RCCEx_PLL3_Config>
 8002862:	4603      	mov	r3, r0
 8002864:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002868:	e00a      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002870:	e006      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002872:	bf00      	nop
 8002874:	e004      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002876:	bf00      	nop
 8002878:	e002      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800287a:	bf00      	nop
 800287c:	e000      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800287e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002880:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10c      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002888:	4b2f      	ldr	r3, [pc, #188]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800288a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800288e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002892:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002896:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002898:	4a2b      	ldr	r2, [pc, #172]	@ (8002948 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800289a:	430b      	orrs	r3, r1
 800289c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028a0:	e003      	b.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028a2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80028a6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	f002 0308 	and.w	r3, r2, #8
 80028b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028ba:	2300      	movs	r3, #0
 80028bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80028c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80028c4:	460b      	mov	r3, r1
 80028c6:	4313      	orrs	r3, r2
 80028c8:	d056      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80028ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80028d4:	d031      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x356>
 80028d6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80028da:	d82a      	bhi.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028e0:	d02d      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80028e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028e6:	d824      	bhi.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80028ec:	d029      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80028ee:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80028f2:	d81e      	bhi.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028f8:	d011      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fe:	d818      	bhi.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002900:	2b00      	cmp	r3, #0
 8002902:	d023      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002908:	d113      	bne.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800290a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800290e:	3308      	adds	r3, #8
 8002910:	4618      	mov	r0, r3
 8002912:	f001 f827 	bl	8003964 <RCCEx_PLL2_Config>
 8002916:	4603      	mov	r3, r0
 8002918:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 800291c:	e017      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800291e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002922:	3330      	adds	r3, #48	@ 0x30
 8002924:	4618      	mov	r0, r3
 8002926:	f001 f8b5 	bl	8003a94 <RCCEx_PLL3_Config>
 800292a:	4603      	mov	r3, r0
 800292c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART4 clock source config set later after clock selection check */
        break;
 8002930:	e00d      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002938:	e009      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800293a:	bf00      	nop
 800293c:	e007      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800293e:	bf00      	nop
 8002940:	e005      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002942:	bf00      	nop
 8002944:	e003      	b.n	800294e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002946:	bf00      	nop
 8002948:	44020c00 	.word	0x44020c00
        break;
 800294c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800294e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10c      	bne.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002956:	4bb9      	ldr	r3, [pc, #740]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002958:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800295c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002960:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002964:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002966:	4ab5      	ldr	r2, [pc, #724]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002968:	430b      	orrs	r3, r1
 800296a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800296e:	e003      	b.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002970:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002974:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002978:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800297c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002980:	f002 0310 	and.w	r3, r2, #16
 8002984:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002988:	2300      	movs	r3, #0
 800298a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800298e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002992:	460b      	mov	r3, r1
 8002994:	4313      	orrs	r3, r2
 8002996:	d053      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002998:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800299c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800299e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80029a2:	d031      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80029a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80029a8:	d82a      	bhi.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029ae:	d02d      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x428>
 80029b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029b4:	d824      	bhi.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029ba:	d029      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80029bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80029c0:	d81e      	bhi.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029c6:	d011      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x408>
 80029c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029cc:	d818      	bhi.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d020      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80029d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029d6:	d113      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029dc:	3308      	adds	r3, #8
 80029de:	4618      	mov	r0, r3
 80029e0:	f000 ffc0 	bl	8003964 <RCCEx_PLL2_Config>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 80029ea:	e014      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80029ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029f0:	3330      	adds	r3, #48	@ 0x30
 80029f2:	4618      	mov	r0, r3
 80029f4:	f001 f84e 	bl	8003a94 <RCCEx_PLL3_Config>
 80029f8:	4603      	mov	r3, r0
 80029fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* UART5 clock source config set later after clock selection check */
        break;
 80029fe:	e00a      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002a06:	e006      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a08:	bf00      	nop
 8002a0a:	e004      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a0c:	bf00      	nop
 8002a0e:	e002      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a10:	bf00      	nop
 8002a12:	e000      	b.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002a14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10c      	bne.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002a1e:	4b87      	ldr	r3, [pc, #540]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002a20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a24:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002a28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a2e:	4a83      	ldr	r2, [pc, #524]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002a30:	430b      	orrs	r3, r1
 8002a32:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002a36:	e003      	b.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a38:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002a3c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002a40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a48:	f002 0320 	and.w	r3, r2, #32
 8002a4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a50:	2300      	movs	r3, #0
 8002a52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a56:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	d053      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002a60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a66:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002a6a:	d031      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002a6c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002a70:	d82a      	bhi.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a76:	d02d      	beq.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002a78:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002a7c:	d824      	bhi.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a7e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002a82:	d029      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002a84:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002a88:	d81e      	bhi.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a8e:	d011      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002a90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a94:	d818      	bhi.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d020      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a9e:	d113      	bne.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002aa0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002aa4:	3308      	adds	r3, #8
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 ff5c 	bl	8003964 <RCCEx_PLL2_Config>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002ab2:	e014      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ab4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ab8:	3330      	adds	r3, #48	@ 0x30
 8002aba:	4618      	mov	r0, r3
 8002abc:	f000 ffea 	bl	8003a94 <RCCEx_PLL3_Config>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* USART6 clock source config set later after clock selection check */
        break;
 8002ac6:	e00a      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002ace:	e006      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ad0:	bf00      	nop
 8002ad2:	e004      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ad4:	bf00      	nop
 8002ad6:	e002      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ad8:	bf00      	nop
 8002ada:	e000      	b.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002adc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ade:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002ae6:	4b55      	ldr	r3, [pc, #340]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002ae8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002aec:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002af0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af6:	4a51      	ldr	r2, [pc, #324]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002af8:	430b      	orrs	r3, r1
 8002afa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002afe:	e003      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002b04:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b10:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002b14:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b1e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002b22:	460b      	mov	r3, r1
 8002b24:	4313      	orrs	r3, r2
 8002b26:	d053      	beq.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002b28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b2e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b32:	d031      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002b34:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002b38:	d82a      	bhi.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b3e:	d02d      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002b40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b44:	d824      	bhi.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b46:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b4a:	d029      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002b4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002b50:	d81e      	bhi.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b56:	d011      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002b58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b5c:	d818      	bhi.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d020      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002b62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b66:	d113      	bne.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b6c:	3308      	adds	r3, #8
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f000 fef8 	bl	8003964 <RCCEx_PLL2_Config>
 8002b74:	4603      	mov	r3, r0
 8002b76:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002b7a:	e014      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002b80:	3330      	adds	r3, #48	@ 0x30
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 ff86 	bl	8003a94 <RCCEx_PLL3_Config>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002b96:	e006      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b98:	bf00      	nop
 8002b9a:	e004      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b9c:	bf00      	nop
 8002b9e:	e002      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ba0:	bf00      	nop
 8002ba2:	e000      	b.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10c      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002bae:	4b23      	ldr	r3, [pc, #140]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002bb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8002bc0:	430b      	orrs	r3, r1
 8002bc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bc6:	e003      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bc8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002bcc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd8:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002bdc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002be0:	2300      	movs	r3, #0
 8002be2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8002be6:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4313      	orrs	r3, r2
 8002bee:	d03d      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x688>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002bf0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002bf4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bf6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002bfa:	d01b      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8002bfc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c00:	d814      	bhi.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002c02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c06:	d017      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x654>
 8002c08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c0c:	d80e      	bhi.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x648>
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d016      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x65c>
 8002c12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c16:	d109      	bne.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x648>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c18:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c1c:	3330      	adds	r3, #48	@ 0x30
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 ff38 	bl	8003a94 <RCCEx_PLL3_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002c2a:	e00a      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x65e>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002c32:	e006      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8002c34:	bf00      	nop
 8002c36:	e004      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x65e>
        break;
 8002c38:	bf00      	nop
 8002c3a:	e002      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x65e>
 8002c3c:	44020c00 	.word	0x44020c00
        break;
 8002c40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c42:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10c      	bne.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x680>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002c4a:	4b99      	ldr	r3, [pc, #612]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002c4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c50:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002c54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c5a:	4a95      	ldr	r2, [pc, #596]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002c5c:	430b      	orrs	r3, r1
 8002c5e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002c62:	e003      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x688>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c64:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002c68:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c74:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002c78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002c82:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8002c86:	460b      	mov	r3, r1
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	d03b      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x720>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002c8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002c90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c92:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002c96:	d01b      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8002c98:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002c9c:	d814      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8002c9e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ca2:	d017      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8002ca4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ca8:	d80e      	bhi.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d014      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x6f4>
 8002cae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cb2:	d109      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002cb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cb8:	3330      	adds	r3, #48	@ 0x30
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 feea 	bl	8003a94 <RCCEx_PLL3_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002cc6:	e008      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002cce:	e004      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8002cd0:	bf00      	nop
 8002cd2:	e002      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8002cd4:	bf00      	nop
 8002cd6:	e000      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x6f6>
        break;
 8002cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cda:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x718>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002ce2:	4b73      	ldr	r3, [pc, #460]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002ce4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002ce8:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002cec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002cf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002cf2:	4a6f      	ldr	r2, [pc, #444]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002cfa:	e003      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x720>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d00:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002d10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d1a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4313      	orrs	r3, r2
 8002d22:	d03d      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8002d24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002d30:	d01b      	beq.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0x786>
 8002d32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002d36:	d814      	bhi.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8002d38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d3c:	d017      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8002d3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d42:	d80e      	bhi.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d014      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x78e>
 8002d48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d4c:	d109      	bne.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x77e>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d52:	3330      	adds	r3, #48	@ 0x30
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fe9d 	bl	8003a94 <RCCEx_PLL3_Config>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* I2C3 clock source config set later after clock selection check */
        break;
 8002d60:	e008      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x790>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002d68:	e004      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8002d6a:	bf00      	nop
 8002d6c:	e002      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8002d6e:	bf00      	nop
 8002d70:	e000      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x790>
        break;
 8002d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d74:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10d      	bne.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8002d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002d7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002d82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002d86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d8e:	4a48      	ldr	r2, [pc, #288]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002d90:	430b      	orrs	r3, r1
 8002d92:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002d96:	e003      	b.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d98:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002d9c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da8:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002dac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002db0:	2300      	movs	r3, #0
 8002db2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002db6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	d035      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x848>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002dc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002dc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dcc:	d015      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002dce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dd2:	d80e      	bhi.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d012      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002dd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ddc:	d109      	bne.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002de2:	3330      	adds	r3, #48	@ 0x30
 8002de4:	4618      	mov	r0, r3
 8002de6:	f000 fe55 	bl	8003a94 <RCCEx_PLL3_Config>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002df0:	e006      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002df8:	e002      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8002dfa:	bf00      	nop
 8002dfc:	e000      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8002dfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10d      	bne.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002e08:	4b29      	ldr	r3, [pc, #164]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002e0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e0e:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002e12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e1a:	4a25      	ldr	r2, [pc, #148]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002e1c:	430b      	orrs	r3, r1
 8002e1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002e22:	e003      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x848>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e24:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002e28:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002e2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e34:	2100      	movs	r1, #0
 8002e36:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8002e3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e42:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002e46:	460b      	mov	r3, r1
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	d037      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8002e4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e58:	d015      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8002e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e5e:	d80e      	bhi.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x89a>
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d012      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8002e64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e68:	d109      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x89a>
        break;

#if defined(RCC_I3C2CLKSOURCE_PLL3R)
      case RCC_I3C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e6e:	3330      	adds	r3, #48	@ 0x30
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 fe0f 	bl	8003a94 <RCCEx_PLL3_Config>
 8002e76:	4603      	mov	r3, r0
 8002e78:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8002e7c:	e006      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002e84:	e002      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8002e86:	bf00      	nop
 8002e88:	e000      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
        break;
 8002e8a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002e8c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10f      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002e94:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002e96:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e9a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002e9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea6:	4a02      	ldr	r2, [pc, #8]	@ (8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8002ea8:	430b      	orrs	r3, r1
 8002eaa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002eae:	e005      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8002eb0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002eb8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002ebc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	67b9      	str	r1, [r7, #120]	@ 0x78
 8002ec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ecc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002ece:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	d00e      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x912>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8002ed8:	4bb8      	ldr	r3, [pc, #736]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	4ab7      	ldr	r2, [pc, #732]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002ede:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002ee2:	61d3      	str	r3, [r2, #28]
 8002ee4:	4bb5      	ldr	r3, [pc, #724]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002ee6:	69d9      	ldr	r1, [r3, #28]
 8002ee8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002eec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002ef0:	4ab2      	ldr	r2, [pc, #712]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002ef2:	430b      	orrs	r3, r1
 8002ef4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002f02:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f04:	2300      	movs	r3, #0
 8002f06:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f08:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	d055      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x9da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f1a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002f1e:	d031      	beq.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8002f20:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002f24:	d82a      	bhi.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x998>
 8002f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f2a:	d02d      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
 8002f2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f30:	d824      	bhi.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x998>
 8002f32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f36:	d029      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8002f38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002f3c:	d81e      	bhi.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x998>
 8002f3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f42:	d011      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8002f44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f48:	d818      	bhi.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x998>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d020      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
 8002f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f52:	d113      	bne.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x998>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f58:	3308      	adds	r3, #8
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fd02 	bl	8003964 <RCCEx_PLL2_Config>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002f66:	e014      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002f6c:	3330      	adds	r3, #48	@ 0x30
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f000 fd90 	bl	8003a94 <RCCEx_PLL3_Config>
 8002f74:	4603      	mov	r3, r0
 8002f76:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002f7a:	e00a      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8002f82:	e006      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8002f84:	bf00      	nop
 8002f86:	e004      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8002f88:	bf00      	nop
 8002f8a:	e002      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8002f8c:	bf00      	nop
 8002f8e:	e000      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
        break;
 8002f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f92:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10d      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002f9a:	4b88      	ldr	r3, [pc, #544]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002f9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002fa0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002fa4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fac:	4a83      	ldr	r2, [pc, #524]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8002fae:	430b      	orrs	r3, r1
 8002fb0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002fb4:	e003      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x9da>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8002fba:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002fbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8002fca:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fcc:	2300      	movs	r3, #0
 8002fce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fd0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	d055      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002fda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002fe6:	d031      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0xa68>
 8002fe8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002fec:	d82a      	bhi.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8002fee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff2:	d02d      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8002ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ff8:	d824      	bhi.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8002ffa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ffe:	d029      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003000:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003004:	d81e      	bhi.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003006:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800300a:	d011      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800300c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003010:	d818      	bhi.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8003012:	2b00      	cmp	r3, #0
 8003014:	d020      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8003016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800301a:	d113      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0xa60>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800301c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003020:	3308      	adds	r3, #8
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fc9e 	bl	8003964 <RCCEx_PLL2_Config>
 8003028:	4603      	mov	r3, r0
 800302a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 800302e:	e014      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003030:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003034:	3330      	adds	r3, #48	@ 0x30
 8003036:	4618      	mov	r0, r3
 8003038:	f000 fd2c 	bl	8003a94 <RCCEx_PLL3_Config>
 800303c:	4603      	mov	r3, r0
 800303e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003042:	e00a      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800304a:	e006      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 800304c:	bf00      	nop
 800304e:	e004      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003050:	bf00      	nop
 8003052:	e002      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003054:	bf00      	nop
 8003056:	e000      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xa76>
        break;
 8003058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800305a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10d      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xa9a>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003062:	4b56      	ldr	r3, [pc, #344]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003064:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003068:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800306c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003074:	4a51      	ldr	r2, [pc, #324]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 8003076:	430b      	orrs	r3, r1
 8003078:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800307c:	e003      	b.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800307e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003082:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003086:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800308a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003092:	663b      	str	r3, [r7, #96]	@ 0x60
 8003094:	2300      	movs	r3, #0
 8003096:	667b      	str	r3, [r7, #100]	@ 0x64
 8003098:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800309c:	460b      	mov	r3, r1
 800309e:	4313      	orrs	r3, r2
 80030a0:	d032      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0xb24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80030a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030a6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80030aa:	2b05      	cmp	r3, #5
 80030ac:	d80f      	bhi.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	d211      	bcs.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d911      	bls.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d109      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0xaea>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80030ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030be:	3308      	adds	r3, #8
 80030c0:	4618      	mov	r0, r3
 80030c2:	f000 fc4f 	bl	8003964 <RCCEx_PLL2_Config>
 80030c6:	4603      	mov	r3, r0
 80030c8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80030cc:	e006      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80030d4:	e002      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80030d6:	bf00      	nop
 80030d8:	e000      	b.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80030da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030dc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10d      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80030e4:	4b35      	ldr	r3, [pc, #212]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80030e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80030ea:	f023 0107 	bic.w	r1, r3, #7
 80030ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80030f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80030f6:	4a31      	ldr	r2, [pc, #196]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 80030f8:	430b      	orrs	r3, r1
 80030fa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80030fe:	e003      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0xb24>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003100:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003104:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003108:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800310c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003110:	2100      	movs	r1, #0
 8003112:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003118:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800311a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800311e:	460b      	mov	r3, r1
 8003120:	4313      	orrs	r3, r2
 8003122:	d024      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003124:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003128:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800312c:	2b00      	cmp	r3, #0
 800312e:	d005      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0xb58>
 8003130:	2b08      	cmp	r3, #8
 8003132:	d005      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800313a:	e002      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 800313c:	bf00      	nop
 800313e:	e000      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
        break;
 8003140:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003142:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10d      	bne.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0xb82>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 800314a:	4b1c      	ldr	r3, [pc, #112]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800314c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003150:	f023 0108 	bic.w	r1, r3, #8
 8003154:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003158:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800315c:	4a17      	ldr	r2, [pc, #92]	@ (80031bc <HAL_RCCEx_PeriphCLKConfig+0xbd8>)
 800315e:	430b      	orrs	r3, r1
 8003160:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003164:	e003      	b.n	800316e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003166:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800316a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800316e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003176:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800317a:	653b      	str	r3, [r7, #80]	@ 0x50
 800317c:	2300      	movs	r3, #0
 800317e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003180:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003184:	460b      	mov	r3, r1
 8003186:	4313      	orrs	r3, r2
 8003188:	f000 80b9 	beq.w	80032fe <HAL_RCCEx_PeriphCLKConfig+0xd1a>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800318c:	4b0c      	ldr	r3, [pc, #48]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 800318e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003190:	4a0b      	ldr	r2, [pc, #44]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0xbdc>)
 8003192:	f043 0301 	orr.w	r3, r3, #1
 8003196:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003198:	f7fd fc06 	bl	80009a8 <HAL_GetTick>
 800319c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031a0:	e010      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031a2:	f7fd fc01 	bl	80009a8 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d908      	bls.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
      {
        ret = HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80031b8:	e00a      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0xbec>
 80031ba:	bf00      	nop
 80031bc:	44020c00 	.word	0x44020c00
 80031c0:	44020800 	.word	0x44020800
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031c4:	4bba      	ldr	r3, [pc, #744]	@ (80034b0 <HAL_RCCEx_PeriphCLKConfig+0xecc>)
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0e8      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0xbbe>
      }
    }

    if (ret == HAL_OK)
 80031d0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f040 808e 	bne.w	80032f6 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031da:	4bb6      	ldr	r3, [pc, #728]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80031dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80031e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80031e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d023      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80031f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80031f4:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 80031f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d01b      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xc54>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003200:	4bac      	ldr	r3, [pc, #688]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003202:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800320a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800320e:	4ba9      	ldr	r3, [pc, #676]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003210:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003214:	4aa7      	ldr	r2, [pc, #668]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800321a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800321e:	4ba5      	ldr	r3, [pc, #660]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003220:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003224:	4aa3      	ldr	r2, [pc, #652]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003226:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800322a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800322e:	4aa1      	ldr	r2, [pc, #644]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003234:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d019      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xc94>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003244:	f7fd fbb0 	bl	80009a8 <HAL_GetTick>
 8003248:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800324c:	e00d      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xc86>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324e:	f7fd fbab 	bl	80009a8 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003258:	1ad2      	subs	r2, r2, r3
 800325a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800325e:	429a      	cmp	r2, r3
 8003260:	d903      	bls.n	800326a <HAL_RCCEx_PeriphCLKConfig+0xc86>
          {
            ret = HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8003268:	e006      	b.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xc94>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800326a:	4b92      	ldr	r3, [pc, #584]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800326c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0ea      	beq.n	800324e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
          }
        }
      }

      if (ret == HAL_OK)
 8003278:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800327c:	2b00      	cmp	r3, #0
 800327e:	d135      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0xd08>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003280:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003284:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003288:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800328c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003290:	d110      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xcd0>
 8003292:	4b88      	ldr	r3, [pc, #544]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800329a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800329e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80032a2:	091b      	lsrs	r3, r3, #4
 80032a4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80032a8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80032ac:	4a81      	ldr	r2, [pc, #516]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032ae:	430b      	orrs	r3, r1
 80032b0:	61d3      	str	r3, [r2, #28]
 80032b2:	e005      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 80032b4:	4b7f      	ldr	r3, [pc, #508]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032b6:	69db      	ldr	r3, [r3, #28]
 80032b8:	4a7e      	ldr	r2, [pc, #504]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80032be:	61d3      	str	r3, [r2, #28]
 80032c0:	4b7c      	ldr	r3, [pc, #496]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032c6:	4a7b      	ldr	r2, [pc, #492]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032d0:	4b78      	ldr	r3, [pc, #480]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032d2:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 80032d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80032da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80032de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e2:	4a74      	ldr	r2, [pc, #464]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80032e4:	430b      	orrs	r3, r1
 80032e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80032ea:	e008      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032ec:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032f0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 80032f4:	e003      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xd1a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80032fa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80032fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003306:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800330a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800330c:	2300      	movs	r3, #0
 800330e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003310:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003314:	460b      	mov	r3, r1
 8003316:	4313      	orrs	r3, r2
 8003318:	d035      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0xda2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800331a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800331e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003322:	2b30      	cmp	r3, #48	@ 0x30
 8003324:	d014      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
 8003326:	2b30      	cmp	r3, #48	@ 0x30
 8003328:	d80e      	bhi.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 800332a:	2b20      	cmp	r3, #32
 800332c:	d012      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 800332e:	2b20      	cmp	r3, #32
 8003330:	d80a      	bhi.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd64>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d010      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xd74>
 8003336:	2b10      	cmp	r3, #16
 8003338:	d106      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd64>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800333a:	4b5e      	ldr	r3, [pc, #376]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800333c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333e:	4a5d      	ldr	r2, [pc, #372]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003344:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003346:	e008      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xd76>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800334e:	e004      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003350:	bf00      	nop
 8003352:	e002      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003354:	bf00      	nop
 8003356:	e000      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xd76>
        break;
 8003358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800335a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d10d      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0xd9a>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003362:	4b54      	ldr	r3, [pc, #336]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003364:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003368:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800336c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003370:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003374:	4a4f      	ldr	r2, [pc, #316]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003376:	430b      	orrs	r3, r1
 8003378:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800337c:	e003      	b.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0xda2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800337e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003382:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003386:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800338a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338e:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003392:	643b      	str	r3, [r7, #64]	@ 0x40
 8003394:	2300      	movs	r3, #0
 8003396:	647b      	str	r3, [r7, #68]	@ 0x44
 8003398:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800339c:	460b      	mov	r3, r1
 800339e:	4313      	orrs	r3, r2
 80033a0:	d033      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xe26>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80033a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d002      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
 80033ae:	2b40      	cmp	r3, #64	@ 0x40
 80033b0:	d007      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80033b2:	e010      	b.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033b4:	4b3f      	ldr	r3, [pc, #252]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80033b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033b8:	4a3e      	ldr	r2, [pc, #248]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80033ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033be:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80033c0:	e00d      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033c6:	3308      	adds	r3, #8
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 facb 	bl	8003964 <RCCEx_PLL2_Config>
 80033ce:	4603      	mov	r3, r0
 80033d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80033d4:	e003      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xdfa>

      default:
        ret = HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80033dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10d      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 80033e6:	4b33      	ldr	r3, [pc, #204]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80033e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80033ec:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80033f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033f8:	4a2e      	ldr	r2, [pc, #184]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80033fa:	430b      	orrs	r3, r1
 80033fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003400:	e003      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003402:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003406:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800340a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800340e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003412:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003416:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003418:	2300      	movs	r3, #0
 800341a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800341c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003420:	460b      	mov	r3, r1
 8003422:	4313      	orrs	r3, r2
 8003424:	d04c      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xedc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003426:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800342a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800342e:	2b04      	cmp	r3, #4
 8003430:	d827      	bhi.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8003432:	a201      	add	r2, pc, #4	@ (adr r2, 8003438 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
 8003434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003438:	0800344d 	.word	0x0800344d
 800343c:	0800345b 	.word	0x0800345b
 8003440:	0800346f 	.word	0x0800346f
 8003444:	0800348b 	.word	0x0800348b
 8003448:	0800348b 	.word	0x0800348b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800344c:	4b19      	ldr	r3, [pc, #100]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 800344e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003450:	4a18      	ldr	r2, [pc, #96]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003456:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003458:	e018      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xea8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800345a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800345e:	3308      	adds	r3, #8
 8003460:	4618      	mov	r0, r3
 8003462:	f000 fa7f 	bl	8003964 <RCCEx_PLL2_Config>
 8003466:	4603      	mov	r3, r0
 8003468:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800346c:	e00e      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xea8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800346e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003472:	3330      	adds	r3, #48	@ 0x30
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fb0d 	bl	8003a94 <RCCEx_PLL3_Config>
 800347a:	4603      	mov	r3, r0
 800347c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003480:	e004      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xea8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003488:	e000      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xea8>
        break;
 800348a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800348c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003490:	2b00      	cmp	r3, #0
 8003492:	d111      	bne.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0xed4>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003494:	4b07      	ldr	r3, [pc, #28]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 8003496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800349a:	f023 0107 	bic.w	r1, r3, #7
 800349e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034a2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034a6:	4a03      	ldr	r2, [pc, #12]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0xed0>)
 80034a8:	430b      	orrs	r3, r1
 80034aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80034ae:	e007      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xedc>
 80034b0:	44020800 	.word	0x44020800
 80034b4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80034bc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80034c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80034cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80034ce:	2300      	movs	r3, #0
 80034d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80034d2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80034d6:	460b      	mov	r3, r1
 80034d8:	4313      	orrs	r3, r2
 80034da:	f000 8081 	beq.w	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80034de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80034e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034e6:	2b20      	cmp	r3, #32
 80034e8:	d85f      	bhi.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xfc6>
 80034ea:	a201      	add	r2, pc, #4	@ (adr r2, 80034f0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>)
 80034ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f0:	08003575 	.word	0x08003575
 80034f4:	080035ab 	.word	0x080035ab
 80034f8:	080035ab 	.word	0x080035ab
 80034fc:	080035ab 	.word	0x080035ab
 8003500:	080035ab 	.word	0x080035ab
 8003504:	080035ab 	.word	0x080035ab
 8003508:	080035ab 	.word	0x080035ab
 800350c:	080035ab 	.word	0x080035ab
 8003510:	08003583 	.word	0x08003583
 8003514:	080035ab 	.word	0x080035ab
 8003518:	080035ab 	.word	0x080035ab
 800351c:	080035ab 	.word	0x080035ab
 8003520:	080035ab 	.word	0x080035ab
 8003524:	080035ab 	.word	0x080035ab
 8003528:	080035ab 	.word	0x080035ab
 800352c:	080035ab 	.word	0x080035ab
 8003530:	08003597 	.word	0x08003597
 8003534:	080035ab 	.word	0x080035ab
 8003538:	080035ab 	.word	0x080035ab
 800353c:	080035ab 	.word	0x080035ab
 8003540:	080035ab 	.word	0x080035ab
 8003544:	080035ab 	.word	0x080035ab
 8003548:	080035ab 	.word	0x080035ab
 800354c:	080035ab 	.word	0x080035ab
 8003550:	080035b3 	.word	0x080035b3
 8003554:	080035ab 	.word	0x080035ab
 8003558:	080035ab 	.word	0x080035ab
 800355c:	080035ab 	.word	0x080035ab
 8003560:	080035ab 	.word	0x080035ab
 8003564:	080035ab 	.word	0x080035ab
 8003568:	080035ab 	.word	0x080035ab
 800356c:	080035ab 	.word	0x080035ab
 8003570:	080035b3 	.word	0x080035b3
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003574:	4bb9      	ldr	r3, [pc, #740]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003578:	4ab8      	ldr	r2, [pc, #736]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800357a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800357e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003580:	e018      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003582:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003586:	3308      	adds	r3, #8
 8003588:	4618      	mov	r0, r3
 800358a:	f000 f9eb 	bl	8003964 <RCCEx_PLL2_Config>
 800358e:	4603      	mov	r3, r0
 8003590:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003594:	e00e      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003596:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800359a:	3330      	adds	r3, #48	@ 0x30
 800359c:	4618      	mov	r0, r3
 800359e:	f000 fa79 	bl	8003a94 <RCCEx_PLL3_Config>
 80035a2:	4603      	mov	r3, r0
 80035a4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80035a8:	e004      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80035b0:	e000      	b.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>
        break;
 80035b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035b4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10d      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80035bc:	4ba7      	ldr	r3, [pc, #668]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80035be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80035c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80035ce:	4aa3      	ldr	r2, [pc, #652]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80035d0:	430b      	orrs	r3, r1
 80035d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035d6:	e003      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80035dc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80035e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80035ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ee:	2300      	movs	r3, #0
 80035f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035f2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80035f6:	460b      	mov	r3, r1
 80035f8:	4313      	orrs	r3, r2
 80035fa:	d04e      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x10b6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80035fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003600:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003608:	d02e      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800360a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800360e:	d827      	bhi.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003610:	2bc0      	cmp	r3, #192	@ 0xc0
 8003612:	d02b      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x1088>
 8003614:	2bc0      	cmp	r3, #192	@ 0xc0
 8003616:	d823      	bhi.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003618:	2b80      	cmp	r3, #128	@ 0x80
 800361a:	d017      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x1068>
 800361c:	2b80      	cmp	r3, #128	@ 0x80
 800361e:	d81f      	bhi.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x1046>
 8003624:	2b40      	cmp	r3, #64	@ 0x40
 8003626:	d007      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x1054>
 8003628:	e01a      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800362a:	4b8c      	ldr	r3, [pc, #560]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800362c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362e:	4a8b      	ldr	r2, [pc, #556]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003634:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003636:	e01a      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x108a>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003638:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800363c:	3308      	adds	r3, #8
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f990 	bl	8003964 <RCCEx_PLL2_Config>
 8003644:	4603      	mov	r3, r0
 8003646:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800364a:	e010      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x108a>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800364c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003650:	3330      	adds	r3, #48	@ 0x30
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fa1e 	bl	8003a94 <RCCEx_PLL3_Config>
 8003658:	4603      	mov	r3, r0
 800365a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800365e:	e006      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003666:	e002      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 8003668:	bf00      	nop
 800366a:	e000      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x108a>
        break;
 800366c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800366e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d10d      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x10ae>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003676:	4b79      	ldr	r3, [pc, #484]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800367c:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 8003680:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003684:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003688:	4974      	ldr	r1, [pc, #464]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 800368a:	4313      	orrs	r3, r2
 800368c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003690:	e003      	b.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x10b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003692:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003696:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800369a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80036a6:	623b      	str	r3, [r7, #32]
 80036a8:	2300      	movs	r3, #0
 80036aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ac:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80036b0:	460b      	mov	r3, r1
 80036b2:	4313      	orrs	r3, r2
 80036b4:	d055      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x117e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80036b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036ba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80036be:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80036c2:	d031      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x1144>
 80036c4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80036c8:	d82a      	bhi.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80036ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ce:	d02d      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x1148>
 80036d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036d4:	d824      	bhi.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80036d6:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80036da:	d029      	beq.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x114c>
 80036dc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80036e0:	d81e      	bhi.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80036e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036e6:	d011      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x1128>
 80036e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ec:	d818      	bhi.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x113c>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d020      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x1150>
 80036f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f6:	d113      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x113c>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80036fc:	3308      	adds	r3, #8
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 f930 	bl	8003964 <RCCEx_PLL2_Config>
 8003704:	4603      	mov	r3, r0
 8003706:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800370a:	e014      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800370c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003710:	3330      	adds	r3, #48	@ 0x30
 8003712:	4618      	mov	r0, r3
 8003714:	f000 f9be 	bl	8003a94 <RCCEx_PLL3_Config>
 8003718:	4603      	mov	r3, r0
 800371a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 800371e:	e00a      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8003726:	e006      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003728:	bf00      	nop
 800372a:	e004      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 800372c:	bf00      	nop
 800372e:	e002      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003730:	bf00      	nop
 8003732:	e000      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x1152>
        break;
 8003734:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003736:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10d      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1176>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 800373e:	4b47      	ldr	r3, [pc, #284]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003744:	f423 6260 	bic.w	r2, r3, #3584	@ 0xe00
 8003748:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800374c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003750:	4942      	ldr	r1, [pc, #264]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003752:	4313      	orrs	r3, r2
 8003754:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003758:	e003      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x117e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800375a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800375e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376a:	2100      	movs	r1, #0
 800376c:	61b9      	str	r1, [r7, #24]
 800376e:	f003 0302 	and.w	r3, r3, #2
 8003772:	61fb      	str	r3, [r7, #28]
 8003774:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003778:	460b      	mov	r3, r1
 800377a:	4313      	orrs	r3, r2
 800377c:	d03c      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800377e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003782:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003786:	2b03      	cmp	r3, #3
 8003788:	d81b      	bhi.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x11de>
 800378a:	a201      	add	r2, pc, #4	@ (adr r2, 8003790 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
 800378c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003790:	080037cb 	.word	0x080037cb
 8003794:	080037a1 	.word	0x080037a1
 8003798:	080037af 	.word	0x080037af
 800379c:	080037cb 	.word	0x080037cb
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a0:	4b2e      	ldr	r3, [pc, #184]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80037a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a4:	4a2d      	ldr	r2, [pc, #180]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80037a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037aa:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80037ac:	e00e      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x11e8>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037b2:	3308      	adds	r3, #8
 80037b4:	4618      	mov	r0, r3
 80037b6:	f000 f8d5 	bl	8003964 <RCCEx_PLL2_Config>
 80037ba:	4603      	mov	r3, r0
 80037bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 80037c0:	e004      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x11e8>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80037c8:	e000      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x11e8>
        break;
 80037ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037cc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10d      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x120c>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80037d4:	4b21      	ldr	r3, [pc, #132]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80037d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80037da:	f023 0203 	bic.w	r2, r3, #3
 80037de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037e6:	491d      	ldr	r1, [pc, #116]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80037ee:	e003      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80037f4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003800:	2100      	movs	r1, #0
 8003802:	6139      	str	r1, [r7, #16]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800380e:	460b      	mov	r3, r1
 8003810:	4313      	orrs	r3, r2
 8003812:	d03c      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x12aa>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8003814:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800381c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003820:	d00e      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8003822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003826:	d815      	bhi.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x1270>
 8003828:	2b00      	cmp	r3, #0
 800382a:	d019      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x127c>
 800382c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003830:	d110      	bne.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x1270>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003832:	4b0a      	ldr	r3, [pc, #40]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003836:	4a09      	ldr	r2, [pc, #36]	@ (800385c <HAL_RCCEx_PeriphCLKConfig+0x1278>)
 8003838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800383c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800383e:	e010      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003840:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003844:	3308      	adds	r3, #8
 8003846:	4618      	mov	r0, r3
 8003848:	f000 f88c 	bl	8003964 <RCCEx_PLL2_Config>
 800384c:	4603      	mov	r3, r0
 800384e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003852:	e006      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x127e>

      default:
        ret = HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800385a:	e002      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x127e>
 800385c:	44020c00 	.word	0x44020c00
        break;
 8003860:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003862:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d10d      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x12a2>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 800386a:	4b3d      	ldr	r3, [pc, #244]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800386c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003870:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003874:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003878:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387c:	4938      	ldr	r1, [pc, #224]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8003884:	e003      	b.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x12aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003886:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800388a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800388e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003896:	2100      	movs	r1, #0
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	f003 0310 	and.w	r3, r3, #16
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80038a4:	460b      	mov	r3, r1
 80038a6:	4313      	orrs	r3, r2
 80038a8:	d038      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1338>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80038aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038ae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80038b2:	2b30      	cmp	r3, #48	@ 0x30
 80038b4:	d01b      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x130a>
 80038b6:	2b30      	cmp	r3, #48	@ 0x30
 80038b8:	d815      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x1302>
 80038ba:	2b10      	cmp	r3, #16
 80038bc:	d002      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
 80038be:	2b20      	cmp	r3, #32
 80038c0:	d007      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x12ee>
 80038c2:	e010      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x1302>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038c4:	4b26      	ldr	r3, [pc, #152]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80038c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c8:	4a25      	ldr	r2, [pc, #148]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80038ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 80038d0:	e00e      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x130c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038d6:	3330      	adds	r3, #48	@ 0x30
 80038d8:	4618      	mov	r0, r3
 80038da:	f000 f8db 	bl	8003a94 <RCCEx_PLL3_Config>
 80038de:	4603      	mov	r3, r0
 80038e0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 80038e4:	e004      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80038ec:	e000      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
        break;
 80038ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10d      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x1330>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 80038f8:	4b19      	ldr	r3, [pc, #100]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 80038fa:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80038fe:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003902:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003906:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800390a:	4915      	ldr	r1, [pc, #84]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003912:	e003      	b.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1338>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003914:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8003918:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800391c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003924:	2100      	movs	r1, #0
 8003926:	6039      	str	r1, [r7, #0]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	607b      	str	r3, [r7, #4]
 800392e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003932:	460b      	mov	r3, r1
 8003934:	4313      	orrs	r3, r2
 8003936:	d00c      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x136e>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8003938:	4b09      	ldr	r3, [pc, #36]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800393a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800393e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003942:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003946:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800394a:	4905      	ldr	r1, [pc, #20]	@ (8003960 <HAL_RCCEx_PeriphCLKConfig+0x137c>)
 800394c:	4313      	orrs	r3, r2
 800394e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8003952:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 8003956:	4618      	mov	r0, r3
 8003958:	37e8      	adds	r7, #232	@ 0xe8
 800395a:	46bd      	mov	sp, r7
 800395c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003960:	44020c00 	.word	0x44020c00

08003964 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800396c:	4b48      	ldr	r3, [pc, #288]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a47      	ldr	r2, [pc, #284]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003972:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003976:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003978:	f7fd f816 	bl	80009a8 <HAL_GetTick>
 800397c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800397e:	e008      	b.n	8003992 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003980:	f7fd f812 	bl	80009a8 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e07a      	b.n	8003a88 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003992:	4b3f      	ldr	r3, [pc, #252]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800399e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 80039a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039a6:	f023 0303 	bic.w	r3, r3, #3
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	6811      	ldr	r1, [r2, #0]
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	6852      	ldr	r2, [r2, #4]
 80039b2:	0212      	lsls	r2, r2, #8
 80039b4:	430a      	orrs	r2, r1
 80039b6:	4936      	ldr	r1, [pc, #216]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	025b      	lsls	r3, r3, #9
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	3b01      	subs	r3, #1
 80039d8:	041b      	lsls	r3, r3, #16
 80039da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80039de:	431a      	orrs	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	695b      	ldr	r3, [r3, #20]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	061b      	lsls	r3, r3, #24
 80039e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80039ec:	4928      	ldr	r1, [pc, #160]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80039f2:	4b27      	ldr	r3, [pc, #156]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 80039f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f6:	f023 020c 	bic.w	r2, r3, #12
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	4924      	ldr	r1, [pc, #144]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8003a04:	4b22      	ldr	r3, [pc, #136]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a08:	f023 0220 	bic.w	r2, r3, #32
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	491f      	ldr	r1, [pc, #124]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a12:	4313      	orrs	r3, r2
 8003a14:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8003a16:	4b1e      	ldr	r3, [pc, #120]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1e:	491c      	ldr	r1, [pc, #112]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8003a24:	4b1a      	ldr	r3, [pc, #104]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a28:	4a19      	ldr	r2, [pc, #100]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a2a:	f023 0310 	bic.w	r3, r3, #16
 8003a2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8003a30:	4b17      	ldr	r3, [pc, #92]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a38:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6a12      	ldr	r2, [r2, #32]
 8003a40:	00d2      	lsls	r2, r2, #3
 8003a42:	4913      	ldr	r1, [pc, #76]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8003a48:	4b11      	ldr	r3, [pc, #68]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4c:	4a10      	ldr	r2, [pc, #64]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a4e:	f043 0310 	orr.w	r3, r3, #16
 8003a52:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8003a54:	4b0e      	ldr	r3, [pc, #56]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a0d      	ldr	r2, [pc, #52]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a5a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003a5e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003a60:	f7fc ffa2 	bl	80009a8 <HAL_GetTick>
 8003a64:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003a66:	e008      	b.n	8003a7a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003a68:	f7fc ff9e 	bl	80009a8 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d901      	bls.n	8003a7a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e006      	b.n	8003a88 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003a7a:	4b05      	ldr	r3, [pc, #20]	@ (8003a90 <RCCEx_PLL2_Config+0x12c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0

}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	44020c00 	.word	0x44020c00

08003a94 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8003a9c:	4b48      	ldr	r3, [pc, #288]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a47      	ldr	r2, [pc, #284]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003aa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aa6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003aa8:	f7fc ff7e 	bl	80009a8 <HAL_GetTick>
 8003aac:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003aae:	e008      	b.n	8003ac2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003ab0:	f7fc ff7a 	bl	80009a8 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d901      	bls.n	8003ac2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e07a      	b.n	8003bb8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1f0      	bne.n	8003ab0 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8003ace:	4b3c      	ldr	r3, [pc, #240]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ad6:	f023 0303 	bic.w	r3, r3, #3
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6811      	ldr	r1, [r2, #0]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6852      	ldr	r2, [r2, #4]
 8003ae2:	0212      	lsls	r2, r2, #8
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	4936      	ldr	r1, [pc, #216]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	630b      	str	r3, [r1, #48]	@ 0x30
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	025b      	lsls	r3, r3, #9
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	695b      	ldr	r3, [r3, #20]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	061b      	lsls	r3, r3, #24
 8003b18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b1c:	4928      	ldr	r1, [pc, #160]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003b22:	4b27      	ldr	r3, [pc, #156]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b26:	f023 020c 	bic.w	r2, r3, #12
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	4924      	ldr	r1, [pc, #144]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8003b34:	4b22      	ldr	r3, [pc, #136]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b38:	f023 0220 	bic.w	r2, r3, #32
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	69db      	ldr	r3, [r3, #28]
 8003b40:	491f      	ldr	r1, [pc, #124]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8003b46:	4b1e      	ldr	r3, [pc, #120]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4e:	491c      	ldr	r1, [pc, #112]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8003b54:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b58:	4a19      	ldr	r2, [pc, #100]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b5a:	f023 0310 	bic.w	r3, r3, #16
 8003b5e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8003b60:	4b17      	ldr	r3, [pc, #92]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b68:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6a12      	ldr	r2, [r2, #32]
 8003b70:	00d2      	lsls	r2, r2, #3
 8003b72:	4913      	ldr	r1, [pc, #76]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8003b78:	4b11      	ldr	r3, [pc, #68]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	4a10      	ldr	r2, [pc, #64]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b7e:	f043 0310 	orr.w	r3, r3, #16
 8003b82:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8003b84:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a0d      	ldr	r2, [pc, #52]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b8e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003b90:	f7fc ff0a 	bl	80009a8 <HAL_GetTick>
 8003b94:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003b96:	e008      	b.n	8003baa <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003b98:	f7fc ff06 	bl	80009a8 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e006      	b.n	8003bb8 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003baa:	4b05      	ldr	r3, [pc, #20]	@ (8003bc0 <RCCEx_PLL3_Config+0x12c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0f0      	beq.n	8003b98 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	44020c00 	.word	0x44020c00

08003bc4 <memset>:
 8003bc4:	4402      	add	r2, r0
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d100      	bne.n	8003bce <memset+0xa>
 8003bcc:	4770      	bx	lr
 8003bce:	f803 1b01 	strb.w	r1, [r3], #1
 8003bd2:	e7f9      	b.n	8003bc8 <memset+0x4>

08003bd4 <__libc_init_array>:
 8003bd4:	b570      	push	{r4, r5, r6, lr}
 8003bd6:	4d0d      	ldr	r5, [pc, #52]	@ (8003c0c <__libc_init_array+0x38>)
 8003bd8:	2600      	movs	r6, #0
 8003bda:	4c0d      	ldr	r4, [pc, #52]	@ (8003c10 <__libc_init_array+0x3c>)
 8003bdc:	1b64      	subs	r4, r4, r5
 8003bde:	10a4      	asrs	r4, r4, #2
 8003be0:	42a6      	cmp	r6, r4
 8003be2:	d109      	bne.n	8003bf8 <__libc_init_array+0x24>
 8003be4:	4d0b      	ldr	r5, [pc, #44]	@ (8003c14 <__libc_init_array+0x40>)
 8003be6:	2600      	movs	r6, #0
 8003be8:	4c0b      	ldr	r4, [pc, #44]	@ (8003c18 <__libc_init_array+0x44>)
 8003bea:	f000 f817 	bl	8003c1c <_init>
 8003bee:	1b64      	subs	r4, r4, r5
 8003bf0:	10a4      	asrs	r4, r4, #2
 8003bf2:	42a6      	cmp	r6, r4
 8003bf4:	d105      	bne.n	8003c02 <__libc_init_array+0x2e>
 8003bf6:	bd70      	pop	{r4, r5, r6, pc}
 8003bf8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bfc:	3601      	adds	r6, #1
 8003bfe:	4798      	blx	r3
 8003c00:	e7ee      	b.n	8003be0 <__libc_init_array+0xc>
 8003c02:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c06:	3601      	adds	r6, #1
 8003c08:	4798      	blx	r3
 8003c0a:	e7f2      	b.n	8003bf2 <__libc_init_array+0x1e>
 8003c0c:	08003c54 	.word	0x08003c54
 8003c10:	08003c54 	.word	0x08003c54
 8003c14:	08003c54 	.word	0x08003c54
 8003c18:	08003c58 	.word	0x08003c58

08003c1c <_init>:
 8003c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c1e:	bf00      	nop
 8003c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c22:	bc08      	pop	{r3}
 8003c24:	469e      	mov	lr, r3
 8003c26:	4770      	bx	lr

08003c28 <_fini>:
 8003c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2a:	bf00      	nop
 8003c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c2e:	bc08      	pop	{r3}
 8003c30:	469e      	mov	lr, r3
 8003c32:	4770      	bx	lr
