

================================================================
== Vitis HLS Report for 'drop_optional_ip_header_512_s'
================================================================
* Date:           Tue Jul 19 06:14:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.114 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      66|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|    3950|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    3950|     193|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln692_fu_301_p2               |         +|   0|  0|  12|           4|           3|
    |ap_condition_274                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_287                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_316                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_508                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op115_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_read_state1     |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_120_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_134_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_fu_331_p2              |      icmp|   0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln97_fu_341_p3             |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln174_1_fu_401_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln174_fu_430_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  66|          30|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+------+-----------+
    |               Name              | LUT| Input Size| Bits | Total Bits|
    +---------------------------------+----+-----------+------+-----------+
    |ap_done                          |   9|          2|     1|          2|
    |doh_state                        |  31|          6|     3|         18|
    |length_V                         |   9|          2|     4|          8|
    |prevWord_data_V_2                |  20|          4|   512|       2048|
    |rxEng_dataBuffer0_blk_n          |   9|          2|     1|          2|
    |rxEng_dataBuffer4_blk_n          |   9|          2|     1|          2|
    |rxEng_dataBuffer4_din            |  31|          6|  1024|       6144|
    |rx_process2dropLengthFifo_blk_n  |   9|          2|     1|          2|
    +---------------------------------+----+-----------+------+-----------+
    |Total                            | 127|         26|  1547|       8226|
    +---------------------------------+----+-----------+------+-----------+

    * Register: 
    +----------------------------------+------+----+------+-----------+
    |               Name               |  FF  | LUT| Bits | Const Bits|
    +----------------------------------+------+----+------+-----------+
    |ap_CS_fsm                         |     1|   0|     1|          0|
    |ap_done_reg                       |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1           |     1|   0|     1|          0|
    |currWord_data_V_5_reg_477         |   512|   0|   512|          0|
    |currWord_data_V_reg_504           |   512|   0|   512|          0|
    |doh_state                         |     3|   0|     3|          0|
    |doh_state_load_reg_469            |     3|   0|     3|          0|
    |icmp_ln870_reg_559                |     1|   0|     1|          0|
    |length_V                          |     4|   0|     4|          0|
    |p_Result_586_i_reg_517            |     4|   0|     4|          0|
    |p_Result_591_i_reg_490            |    20|   0|    20|          0|
    |prevWord_data_V_2                 |   512|   0|   512|          0|
    |prevWord_keep_V_5                 |    64|   0|    64|          0|
    |reg_215                           |    64|   0|    64|          0|
    |rxEng_dataBuffer0_read_1_reg_531  |  1024|   0|  1024|          0|
    |tmp_343_reg_495                   |     1|   0|     1|          0|
    |tmp_50_i_reg_527                  |     1|   0|     1|          0|
    |tmp_51_i_reg_500                  |     1|   0|     1|          0|
    |tmp_52_i_reg_473                  |     1|   0|     1|          0|
    |tmp_53_i_reg_555                  |     1|   0|     1|          0|
    |tmp_i_289_reg_539                 |     1|   0|     1|          0|
    |tmp_i_reg_551                     |     1|   0|     1|          0|
    |tmp_reg_522                       |     1|   0|     1|          0|
    |trunc_ln145_26_reg_563            |   512|   0|   512|          0|
    |trunc_ln145_reg_543               |   512|   0|   512|          0|
    |trunc_ln674_8_reg_485             |   160|   0|   160|          0|
    |trunc_ln674_reg_512               |    32|   0|    32|          0|
    +----------------------------------+------+----+------+-----------+
    |Total                             |  3950|   0|  3950|          0|
    +----------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+------------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+-----------------------------------+-----+------+------------+------------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|  drop_optional_ip_header<512>|  return value|
|rxEng_dataBuffer0_dout             |   in|  1024|     ap_fifo|             rxEng_dataBuffer0|       pointer|
|rxEng_dataBuffer0_empty_n          |   in|     1|     ap_fifo|             rxEng_dataBuffer0|       pointer|
|rxEng_dataBuffer0_read             |  out|     1|     ap_fifo|             rxEng_dataBuffer0|       pointer|
|rx_process2dropLengthFifo_dout     |   in|     4|     ap_fifo|     rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_empty_n  |   in|     1|     ap_fifo|     rx_process2dropLengthFifo|       pointer|
|rx_process2dropLengthFifo_read     |  out|     1|     ap_fifo|     rx_process2dropLengthFifo|       pointer|
|rxEng_dataBuffer4_din              |  out|  1024|     ap_fifo|             rxEng_dataBuffer4|       pointer|
|rxEng_dataBuffer4_full_n           |   in|     1|     ap_fifo|             rxEng_dataBuffer4|       pointer|
|rxEng_dataBuffer4_write            |  out|     1|     ap_fifo|             rxEng_dataBuffer4|       pointer|
+-----------------------------------+-----+------+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:69]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.63ns)   --->   "%switch_ln69 = switch i3 %doh_state_load, void %drop_optional_ip_header<512>.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 5, void, i3 4, void, i3 6, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:69]   --->   Operation 4 'switch' 'switch_ln69' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 5 [1/1] (0.51ns)   --->   "%store_ln188 = store i3 0, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:188]   --->   Operation 5 'store' 'store_ln188' <Predicate = (doh_state_load == 6)> <Delay = 0.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln189 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:189]   --->   Operation 6 'br' 'br_ln189' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.51ns)   --->   "%store_ln179 = store i3 0, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:179]   --->   Operation 7 'store' 'store_ln179' <Predicate = (doh_state_load == 4)> <Delay = 0.51>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln180 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:180]   --->   Operation 8 'br' 'br_ln180' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_52_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 9 'nbreadreq' 'tmp_52_i' <Predicate = (doh_state_load == 5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_52_i, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:152]   --->   Operation 10 'br' 'br_ln152' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_3 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'read' 'rxEng_dataBuffer0_read_3' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%currWord_data_V_5 = trunc i1024 %rxEng_dataBuffer0_read_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'trunc' 'currWord_data_V_5' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%currWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_3, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'partselect' 'currWord_keep_V_1' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%currWord_last_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_3, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'bitselect' 'currWord_last_V_10' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln674_8 = trunc i1024 %rxEng_dataBuffer0_read_3"   --->   Operation 15 'trunc' 'trunc_ln674_8' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_591_i = partselect i20 @_ssdm_op_PartSelect.i20.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_3, i32 512, i32 531"   --->   Operation 16 'partselect' 'p_Result_591_i' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_3, i32 532"   --->   Operation 17 'bitselect' 'tmp_343' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %tmp_343, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:162]   --->   Operation 18 'br' 'br_ln162' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns)   --->   "%store_ln164 = store i3 0, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:164]   --->   Operation 19 'store' 'store_ln164' <Predicate = (doh_state_load == 5 & tmp_52_i & !tmp_343)> <Delay = 0.51>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln165 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:165]   --->   Operation 20 'br' 'br_ln165' <Predicate = (doh_state_load == 5 & tmp_52_i & !tmp_343)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %currWord_last_V_10, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:166]   --->   Operation 21 'br' 'br_ln166' <Predicate = (doh_state_load == 5 & tmp_52_i & tmp_343)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.51ns)   --->   "%store_ln168 = store i3 6, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:168]   --->   Operation 22 'store' 'store_ln168' <Predicate = (doh_state_load == 5 & tmp_52_i & tmp_343 & currWord_last_V_10)> <Delay = 0.51>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln169 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:169]   --->   Operation 23 'br' 'br_ln169' <Predicate = (doh_state_load == 5 & tmp_52_i & tmp_343 & currWord_last_V_10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_51_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'nbreadreq' 'tmp_51_i' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp_51_i, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:131]   --->   Operation 25 'br' 'br_ln131' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'rxEng_dataBuffer0_read_2' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %rxEng_dataBuffer0_read_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'trunc' 'currWord_data_V' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_2, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'currWord_keep_V' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_2, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'bitselect' 'currWord_last_V_9' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %rxEng_dataBuffer0_read_2"   --->   Operation 30 'trunc' 'trunc_ln674' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_586_i = partselect i4 @_ssdm_op_PartSelect.i4.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_2, i32 512, i32 515"   --->   Operation 31 'partselect' 'p_Result_586_i' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_2, i32 516"   --->   Operation 32 'bitselect' 'tmp' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %tmp, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:141]   --->   Operation 33 'br' 'br_ln141' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.51ns)   --->   "%store_ln143 = store i3 0, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:143]   --->   Operation 34 'store' 'store_ln143' <Predicate = (doh_state_load == 3 & tmp_51_i & !tmp)> <Delay = 0.51>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln144 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:144]   --->   Operation 35 'br' 'br_ln144' <Predicate = (doh_state_load == 3 & tmp_51_i & !tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %currWord_last_V_9, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:145]   --->   Operation 36 'br' 'br_ln145' <Predicate = (doh_state_load == 3 & tmp_51_i & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.51ns)   --->   "%store_ln147 = store i3 4, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:147]   --->   Operation 37 'store' 'store_ln147' <Predicate = (doh_state_load == 3 & tmp_51_i & tmp & currWord_last_V_9)> <Delay = 0.51>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln148 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:148]   --->   Operation 38 'br' 'br_ln148' <Predicate = (doh_state_load == 3 & tmp_51_i & tmp & currWord_last_V_9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_50_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 39 'nbreadreq' 'tmp_50_i' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %tmp_50_i, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:120]   --->   Operation 40 'br' 'br_ln120' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'rxEng_dataBuffer0_read_1' <Predicate = (doh_state_load == 2 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'bitselect' 'currWord_last_V' <Predicate = (doh_state_load == 2 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %currWord_last_V, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:124]   --->   Operation 43 'br' 'br_ln124' <Predicate = (doh_state_load == 2 & tmp_50_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.51ns)   --->   "%store_ln126 = store i3 0, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:126]   --->   Operation 44 'store' 'store_ln126' <Predicate = (doh_state_load == 2 & tmp_50_i & currWord_last_V)> <Delay = 0.51>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln127 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:127]   --->   Operation 45 'br' 'br_ln127' <Predicate = (doh_state_load == 2 & tmp_50_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i_289 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 46 'nbreadreq' 'tmp_i_289' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %tmp_i_289, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:106]   --->   Operation 47 'br' 'br_ln106' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'rxEng_dataBuffer0_read' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i1024 %rxEng_dataBuffer0_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'trunc_ln145_s' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%length_V_load = load i4 %length_V"   --->   Operation 51 'load' 'length_V_load' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln692 = add i4 %length_V_load, i4 14"   --->   Operation 52 'add' 'add_ln692' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln692 = store i4 %add_ln692, i4 %length_V"   --->   Operation 53 'store' 'store_ln692' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.49ns)   --->   "%switch_ln110 = switch i4 %length_V_load, void %drop_optional_ip_header<512>.exit, i4 3, void, i4 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:110]   --->   Operation 54 'switch' 'switch_ln110' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.49>
ST_1 : Operation 55 [1/1] (0.51ns)   --->   "%store_ln115 = store i3 2, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:115]   --->   Operation 55 'store' 'store_ln115' <Predicate = (doh_state_load == 1 & tmp_i_289 & length_V_load == 2)> <Delay = 0.51>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln116 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:116]   --->   Operation 56 'br' 'br_ln116' <Predicate = (doh_state_load == 1 & tmp_i_289 & length_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.51ns)   --->   "%store_ln112 = store i3 3, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:112]   --->   Operation 57 'store' 'store_ln112' <Predicate = (doh_state_load == 1 & tmp_i_289 & length_V_load == 3)> <Delay = 0.51>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln113 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:113]   --->   Operation 58 'br' 'br_ln113' <Predicate = (doh_state_load == 1 & tmp_i_289 & length_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 59 'nbreadreq' 'tmp_i' <Predicate = (doh_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:72]   --->   Operation 60 'br' 'br_ln72' <Predicate = (doh_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_53_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 61 'nbreadreq' 'tmp_53_i' <Predicate = (doh_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_53_i, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:72]   --->   Operation 62 'br' 'br_ln72' <Predicate = (doh_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'rx_process2dropLengthFifo_read' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln145 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'store' 'store_ln145' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i)> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %rx_process2dropLengthFifo_read, i4 5"   --->   Operation 65 'icmp' 'icmp_ln870' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln870, void %drop_optional_ip_header<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:93]   --->   Operation 66 'br' 'br_ln93' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_4 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'read' 'rxEng_dataBuffer0_read_4' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln145_26 = trunc i1024 %rxEng_dataBuffer0_read_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'trunc' 'trunc_ln145_26' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln145_92 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_4, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'partselect' 'trunc_ln145_92' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_4, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'bitselect' 'tmp_344' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.27ns)   --->   "%select_ln97 = select i1 %tmp_344, i3 6, i3 5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97]   --->   Operation 71 'select' 'select_ln97' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.51ns)   --->   "%store_ln97 = store i3 %select_ln97, i3 %doh_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97]   --->   Operation 72 'store' 'store_ln97' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.51>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln101 = br void %drop_optional_ip_header<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:101]   --->   Operation 73 'br' 'br_ln101' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:54]   --->   Operation 86 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_2"   --->   Operation 87 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_62 = load i64 %prevWord_keep_V_5"   --->   Operation 88 'load' 'p_Val2_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_582_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 89 'partselect' 'p_Result_582_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_583_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63"   --->   Operation 90 'partselect' 'p_Result_583_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352, i21 1048576, i44 %p_Result_583_i, i160 0, i352 %p_Result_582_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'bitconcatenate' 'or_ln174_s' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln174_100 = zext i577 %or_ln174_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'zext' 'zext_ln174_100' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln174_100" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (doh_state_load == 6)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_i_290 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 94 'partselect' 'p_Result_i_290' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_581_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63"   --->   Operation 95 'partselect' 'p_Result_581_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480, i5 16, i60 %p_Result_581_i, i32 0, i480 %p_Result_i_290" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'zext' 'zext_ln174' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (doh_state_load == 4)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_588_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 99 'partselect' 'p_Result_588_i' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_589_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63"   --->   Operation 100 'partselect' 'p_Result_589_i' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%xor_ln174_1 = xor i1 %tmp_343, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'xor' 'xor_ln174_1' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln174_102 = zext i1 %xor_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'zext' 'zext_ln174_102' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_07 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352, i436 0, i12 %zext_ln174_102, i20 %p_Result_591_i, i44 %p_Result_589_i, i160 %trunc_ln674_8, i352 %p_Result_588_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'bitconcatenate' 'p_07' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_07" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 105 [1/1] (0.45ns)   --->   "%store_ln161 = store i512 %currWord_data_V_5, i512 %prevWord_data_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:161]   --->   Operation 105 'store' 'store_ln161' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.45>
ST_2 : Operation 106 [1/1] (0.45ns)   --->   "%store_ln161 = store i64 %currWord_keep_V_1, i64 %prevWord_keep_V_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:161]   --->   Operation 106 'store' 'store_ln161' <Predicate = (doh_state_load == 5 & tmp_52_i)> <Delay = 0.45>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 107 'partselect' 'p_Result_i' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_584_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63"   --->   Operation 108 'partselect' 'p_Result_584_i' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.12ns)   --->   "%xor_ln174 = xor i1 %tmp, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'xor' 'xor_ln174' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln174_101 = zext i1 %xor_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'zext' 'zext_ln174_101' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_08 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480, i420 0, i28 %zext_ln174_101, i4 %p_Result_586_i, i60 %p_Result_584_i, i32 %trunc_ln674, i480 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'bitconcatenate' 'p_08' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_08" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 113 [1/1] (0.45ns)   --->   "%store_ln140 = store i512 %currWord_data_V, i512 %prevWord_data_V_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:140]   --->   Operation 113 'store' 'store_ln140' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.45>
ST_2 : Operation 114 [1/1] (0.45ns)   --->   "%store_ln140 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = (doh_state_load == 3 & tmp_51_i)> <Delay = 0.45>
ST_2 : Operation 115 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %rxEng_dataBuffer0_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (doh_state_load == 2 & tmp_50_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 116 [1/1] (0.45ns)   --->   "%store_ln145 = store i512 %trunc_ln145, i512 %prevWord_data_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'store' 'store_ln145' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.45>
ST_2 : Operation 117 [1/1] (0.45ns)   --->   "%store_ln145 = store i64 %trunc_ln145_s, i64 %prevWord_keep_V_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'store' 'store_ln145' <Predicate = (doh_state_load == 1 & tmp_i_289)> <Delay = 0.45>
ST_2 : Operation 118 [1/1] (0.45ns)   --->   "%store_ln145 = store i512 %trunc_ln145_26, i512 %prevWord_data_V_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'store' 'store_ln145' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.45>
ST_2 : Operation 119 [1/1] (0.45ns)   --->   "%store_ln145 = store i64 %trunc_ln145_92, i64 %prevWord_keep_V_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'store' 'store_ln145' <Predicate = (doh_state_load == 0 & tmp_i & tmp_53_i & icmp_ln870)> <Delay = 0.45>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ doh_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rx_process2dropLengthFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng_dataBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng_dataBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
doh_state_load                 (load          ) [ 011]
switch_ln69                    (switch        ) [ 000]
store_ln188                    (store         ) [ 000]
br_ln189                       (br            ) [ 000]
store_ln179                    (store         ) [ 000]
br_ln180                       (br            ) [ 000]
tmp_52_i                       (nbreadreq     ) [ 011]
br_ln152                       (br            ) [ 000]
rxEng_dataBuffer0_read_3       (read          ) [ 000]
currWord_data_V_5              (trunc         ) [ 011]
currWord_keep_V_1              (partselect    ) [ 011]
currWord_last_V_10             (bitselect     ) [ 010]
trunc_ln674_8                  (trunc         ) [ 011]
p_Result_591_i                 (partselect    ) [ 011]
tmp_343                        (bitselect     ) [ 011]
br_ln162                       (br            ) [ 000]
store_ln164                    (store         ) [ 000]
br_ln165                       (br            ) [ 000]
br_ln166                       (br            ) [ 000]
store_ln168                    (store         ) [ 000]
br_ln169                       (br            ) [ 000]
tmp_51_i                       (nbreadreq     ) [ 011]
br_ln131                       (br            ) [ 000]
rxEng_dataBuffer0_read_2       (read          ) [ 000]
currWord_data_V                (trunc         ) [ 011]
currWord_keep_V                (partselect    ) [ 011]
currWord_last_V_9              (bitselect     ) [ 010]
trunc_ln674                    (trunc         ) [ 011]
p_Result_586_i                 (partselect    ) [ 011]
tmp                            (bitselect     ) [ 011]
br_ln141                       (br            ) [ 000]
store_ln143                    (store         ) [ 000]
br_ln144                       (br            ) [ 000]
br_ln145                       (br            ) [ 000]
store_ln147                    (store         ) [ 000]
br_ln148                       (br            ) [ 000]
tmp_50_i                       (nbreadreq     ) [ 011]
br_ln120                       (br            ) [ 000]
rxEng_dataBuffer0_read_1       (read          ) [ 011]
currWord_last_V                (bitselect     ) [ 010]
br_ln124                       (br            ) [ 000]
store_ln126                    (store         ) [ 000]
br_ln127                       (br            ) [ 000]
tmp_i_289                      (nbreadreq     ) [ 011]
br_ln106                       (br            ) [ 000]
rxEng_dataBuffer0_read         (read          ) [ 000]
trunc_ln145                    (trunc         ) [ 011]
trunc_ln145_s                  (partselect    ) [ 011]
length_V_load                  (load          ) [ 010]
add_ln692                      (add           ) [ 000]
store_ln692                    (store         ) [ 000]
switch_ln110                   (switch        ) [ 000]
store_ln115                    (store         ) [ 000]
br_ln116                       (br            ) [ 000]
store_ln112                    (store         ) [ 000]
br_ln113                       (br            ) [ 000]
tmp_i                          (nbreadreq     ) [ 011]
br_ln72                        (br            ) [ 000]
tmp_53_i                       (nbreadreq     ) [ 011]
br_ln72                        (br            ) [ 000]
rx_process2dropLengthFifo_read (read          ) [ 000]
store_ln145                    (store         ) [ 000]
icmp_ln870                     (icmp          ) [ 011]
br_ln93                        (br            ) [ 000]
rxEng_dataBuffer0_read_4       (read          ) [ 000]
trunc_ln145_26                 (trunc         ) [ 011]
trunc_ln145_92                 (partselect    ) [ 011]
tmp_344                        (bitselect     ) [ 000]
select_ln97                    (select        ) [ 000]
store_ln97                     (store         ) [ 000]
br_ln101                       (br            ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specinterface_ln0              (specinterface ) [ 000]
specpipeline_ln54              (specpipeline  ) [ 000]
p_Val2_s                       (load          ) [ 000]
p_Val2_62                      (load          ) [ 000]
p_Result_582_i                 (partselect    ) [ 000]
p_Result_583_i                 (partselect    ) [ 000]
or_ln174_s                     (bitconcatenate) [ 000]
zext_ln174_100                 (zext          ) [ 000]
write_ln174                    (write         ) [ 000]
p_Result_i_290                 (partselect    ) [ 000]
p_Result_581_i                 (partselect    ) [ 000]
or_ln                          (bitconcatenate) [ 000]
zext_ln174                     (zext          ) [ 000]
write_ln174                    (write         ) [ 000]
p_Result_588_i                 (partselect    ) [ 000]
p_Result_589_i                 (partselect    ) [ 000]
xor_ln174_1                    (xor           ) [ 000]
zext_ln174_102                 (zext          ) [ 000]
p_07                           (bitconcatenate) [ 000]
write_ln174                    (write         ) [ 000]
store_ln161                    (store         ) [ 000]
store_ln161                    (store         ) [ 000]
p_Result_i                     (partselect    ) [ 000]
p_Result_584_i                 (partselect    ) [ 000]
xor_ln174                      (xor           ) [ 000]
zext_ln174_101                 (zext          ) [ 000]
p_08                           (bitconcatenate) [ 000]
write_ln174                    (write         ) [ 000]
store_ln140                    (store         ) [ 000]
store_ln140                    (store         ) [ 000]
write_ln174                    (write         ) [ 000]
store_ln145                    (store         ) [ 000]
store_ln145                    (store         ) [ 000]
store_ln145                    (store         ) [ 000]
store_ln145                    (store         ) [ 000]
ret_ln0                        (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="doh_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doh_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rx_process2dropLengthFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_process2dropLengthFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rxEng_dataBuffer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="length_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rxEng_dataBuffer4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng_dataBuffer4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i352.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i480.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="grp_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_52_i/1 tmp_51_i/1 tmp_50_i/1 tmp_i_289/1 tmp_53_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1024" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="0"/>
<pin id="131" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng_dataBuffer0_read_3/1 rxEng_dataBuffer0_read_2/1 rxEng_dataBuffer0_read_1/1 rxEng_dataBuffer0_read/1 rxEng_dataBuffer0_read_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_i_nbreadreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rx_process2dropLengthFifo_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rx_process2dropLengthFifo_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="1024" slack="0"/>
<pin id="151" dir="0" index="2" bw="1024" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 store_ln179/1 store_ln164/1 store_ln143/1 store_ln126/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1024" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="0" index="3" bw="11" slack="0"/>
<pin id="166" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V_1/1 currWord_keep_V/1 trunc_ln145_s/1 trunc_ln145_92/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1024" slack="0"/>
<pin id="174" dir="0" index="2" bw="11" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_10/1 currWord_last_V_9/1 currWord_last_V/1 tmp_344/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="352" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="0" index="3" bw="10" slack="0"/>
<pin id="184" dir="1" index="4" bw="352" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_582_i/2 p_Result_588_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="44" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_583_i/2 p_Result_589_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="480" slack="0"/>
<pin id="199" dir="0" index="1" bw="512" slack="0"/>
<pin id="200" dir="0" index="2" bw="7" slack="0"/>
<pin id="201" dir="0" index="3" bw="10" slack="0"/>
<pin id="202" dir="1" index="4" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_290/2 p_Result_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="60" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="7" slack="0"/>
<pin id="211" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_581_i/2 p_Result_584_i/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="currWord_keep_V_1 currWord_keep_V trunc_ln145_s trunc_ln145_92 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 store_ln140/2 store_ln145/2 store_ln145/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="doh_state_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="doh_state_load/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="currWord_data_V_5_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1024" slack="0"/>
<pin id="231" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V_5/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln674_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1024" slack="0"/>
<pin id="235" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_8/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Result_591_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="20" slack="0"/>
<pin id="239" dir="0" index="1" bw="1024" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="0" index="3" bw="11" slack="0"/>
<pin id="242" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_591_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_343_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1024" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_343/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln168_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="currWord_data_V_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1024" slack="0"/>
<pin id="263" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln674_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1024" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_586_i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1024" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="0" index="3" bw="11" slack="0"/>
<pin id="274" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_586_i/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1024" slack="0"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln147_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln145_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1024" slack="0"/>
<pin id="295" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="length_V_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="length_V_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln692_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln692_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln115_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln112_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln145_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln870_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln145_26_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1024" slack="0"/>
<pin id="339" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_26/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln97_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="0"/>
<pin id="345" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln97/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln97_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_Val2_s_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="512" slack="0"/>
<pin id="357" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Val2_62_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_62/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln174_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="577" slack="0"/>
<pin id="369" dir="0" index="1" bw="21" slack="0"/>
<pin id="370" dir="0" index="2" bw="44" slack="0"/>
<pin id="371" dir="0" index="3" bw="1" slack="0"/>
<pin id="372" dir="0" index="4" bw="352" slack="0"/>
<pin id="373" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln174_100_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="577" slack="0"/>
<pin id="381" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_100/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="577" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="0" index="2" bw="60" slack="0"/>
<pin id="388" dir="0" index="3" bw="1" slack="0"/>
<pin id="389" dir="0" index="4" bw="480" slack="0"/>
<pin id="390" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln174_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="577" slack="0"/>
<pin id="398" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln174_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln174_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln174_102_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_102/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_07_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1024" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="0" index="3" bw="20" slack="1"/>
<pin id="415" dir="0" index="4" bw="44" slack="0"/>
<pin id="416" dir="0" index="5" bw="160" slack="1"/>
<pin id="417" dir="0" index="6" bw="352" slack="0"/>
<pin id="418" dir="1" index="7" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_07/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln161_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="512" slack="1"/>
<pin id="427" dir="0" index="1" bw="512" slack="0"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln174_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln174/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln174_101_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_101/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_08_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1024" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="0" index="3" bw="4" slack="1"/>
<pin id="444" dir="0" index="4" bw="60" slack="0"/>
<pin id="445" dir="0" index="5" bw="32" slack="1"/>
<pin id="446" dir="0" index="6" bw="480" slack="0"/>
<pin id="447" dir="1" index="7" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_08/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln140_store_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="512" slack="1"/>
<pin id="456" dir="0" index="1" bw="512" slack="0"/>
<pin id="457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln145_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="512" slack="1"/>
<pin id="461" dir="0" index="1" bw="512" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln145_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="512" slack="1"/>
<pin id="466" dir="0" index="1" bw="512" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="doh_state_load_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="1"/>
<pin id="471" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="doh_state_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_52_i_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52_i "/>
</bind>
</comp>

<comp id="477" class="1005" name="currWord_data_V_5_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="512" slack="1"/>
<pin id="479" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln674_8_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="160" slack="1"/>
<pin id="487" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_8 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_Result_591_i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="1"/>
<pin id="492" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_591_i "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_343_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_343 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_51_i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51_i "/>
</bind>
</comp>

<comp id="504" class="1005" name="currWord_data_V_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="1"/>
<pin id="506" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln674_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_Result_586_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="1"/>
<pin id="519" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_586_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_50_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="531" class="1005" name="rxEng_dataBuffer0_read_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1024" slack="1"/>
<pin id="533" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="rxEng_dataBuffer0_read_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_i_289_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_289 "/>
</bind>
</comp>

<comp id="543" class="1005" name="trunc_ln145_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="512" slack="1"/>
<pin id="545" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="551" class="1005" name="tmp_i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_53_i_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_53_i "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln870_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="563" class="1005" name="trunc_ln145_26_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="512" slack="1"/>
<pin id="565" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="128" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="128" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="88" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="203"><net_src comp="98" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="100" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="82" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="212"><net_src comp="102" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="218"><net_src comp="161" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="128" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="128" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="128" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="128" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="128" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="128" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="128" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="128" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="128" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="56" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="18" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="142" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="142" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="128" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="171" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="2" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="364"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="92" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="188" pin="4"/><net_sink comp="367" pin=2"/></net>

<net id="377"><net_src comp="94" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="378"><net_src comp="179" pin="4"/><net_sink comp="367" pin=4"/></net>

<net id="382"><net_src comp="367" pin="5"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="391"><net_src comp="106" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="108" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="206" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="395"><net_src comp="197" pin="4"/><net_sink comp="384" pin=4"/></net>

<net id="399"><net_src comp="384" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="405"><net_src comp="110" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="419"><net_src comp="112" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="114" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="188" pin="4"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="179" pin="4"/><net_sink comp="410" pin=6"/></net>

<net id="424"><net_src comp="410" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="110" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="448"><net_src comp="116" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="118" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="206" pin="4"/><net_sink comp="439" pin=4"/></net>

<net id="452"><net_src comp="197" pin="4"/><net_sink comp="439" pin=6"/></net>

<net id="453"><net_src comp="439" pin="7"/><net_sink comp="148" pin=2"/></net>

<net id="458"><net_src comp="2" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="2" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="225" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="120" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="229" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="488"><net_src comp="233" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="410" pin=5"/></net>

<net id="493"><net_src comp="237" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="498"><net_src comp="247" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="503"><net_src comp="120" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="261" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="515"><net_src comp="265" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="439" pin=5"/></net>

<net id="520"><net_src comp="269" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="439" pin=3"/></net>

<net id="525"><net_src comp="279" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="530"><net_src comp="120" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="128" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="542"><net_src comp="120" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="293" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="554"><net_src comp="134" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="120" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="331" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="337" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="464" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: doh_state | {1 }
	Port: prevWord_data_V_2 | {2 }
	Port: prevWord_keep_V_5 | {2 }
	Port: rx_process2dropLengthFifo | {}
	Port: rxEng_dataBuffer0 | {}
	Port: length_V | {1 }
	Port: rxEng_dataBuffer4 | {2 }
 - Input state : 
	Port: drop_optional_ip_header<512> : doh_state | {1 }
	Port: drop_optional_ip_header<512> : prevWord_data_V_2 | {2 }
	Port: drop_optional_ip_header<512> : prevWord_keep_V_5 | {2 }
	Port: drop_optional_ip_header<512> : rx_process2dropLengthFifo | {1 }
	Port: drop_optional_ip_header<512> : rxEng_dataBuffer0 | {1 }
	Port: drop_optional_ip_header<512> : length_V | {1 }
	Port: drop_optional_ip_header<512> : rxEng_dataBuffer4 | {}
  - Chain level:
	State 1
		switch_ln69 : 1
		br_ln162 : 1
		br_ln166 : 1
		br_ln141 : 1
		br_ln145 : 1
		br_ln124 : 1
		add_ln692 : 1
		store_ln692 : 2
		switch_ln110 : 1
		br_ln93 : 1
		select_ln97 : 1
		store_ln97 : 2
	State 2
		p_Result_582_i : 1
		p_Result_583_i : 1
		or_ln174_s : 2
		zext_ln174_100 : 3
		write_ln174 : 4
		p_Result_i_290 : 1
		p_Result_581_i : 1
		or_ln : 2
		zext_ln174 : 3
		write_ln174 : 4
		p_Result_588_i : 1
		p_Result_589_i : 1
		p_07 : 1
		write_ln174 : 2
		p_Result_i : 1
		p_Result_584_i : 1
		p_08 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|    add   |              add_ln692_fu_301              |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln870_fu_331             |    0    |    9    |
|----------|--------------------------------------------|---------|---------|
|    xor   |             xor_ln174_1_fu_401             |    0    |    2    |
|          |              xor_ln174_fu_430              |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln97_fu_341             |    0    |    3    |
|----------|--------------------------------------------|---------|---------|
| nbreadreq|            grp_nbreadreq_fu_120            |    0    |    0    |
|          |           tmp_i_nbreadreq_fu_134           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   read   |               grp_read_fu_128              |    0    |    0    |
|          | rx_process2dropLengthFifo_read_read_fu_142 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |              grp_write_fu_148              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_161                 |    0    |    0    |
|          |                 grp_fu_179                 |    0    |    0    |
|          |                 grp_fu_188                 |    0    |    0    |
|partselect|                 grp_fu_197                 |    0    |    0    |
|          |                 grp_fu_206                 |    0    |    0    |
|          |            p_Result_591_i_fu_237           |    0    |    0    |
|          |            p_Result_586_i_fu_269           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                 grp_fu_171                 |    0    |    0    |
| bitselect|               tmp_343_fu_247               |    0    |    0    |
|          |                 tmp_fu_279                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |          currWord_data_V_5_fu_229          |    0    |    0    |
|          |            trunc_ln674_8_fu_233            |    0    |    0    |
|   trunc  |           currWord_data_V_fu_261           |    0    |    0    |
|          |             trunc_ln674_fu_265             |    0    |    0    |
|          |             trunc_ln145_fu_293             |    0    |    0    |
|          |            trunc_ln145_26_fu_337           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              or_ln174_s_fu_367             |    0    |    0    |
|bitconcatenate|                or_ln_fu_384                |    0    |    0    |
|          |                 p_07_fu_410                |    0    |    0    |
|          |                 p_08_fu_439                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |            zext_ln174_100_fu_379           |    0    |    0    |
|   zext   |              zext_ln174_fu_396             |    0    |    0    |
|          |            zext_ln174_102_fu_406           |    0    |    0    |
|          |            zext_ln174_101_fu_435           |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    28   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    currWord_data_V_5_reg_477   |   512  |
|     currWord_data_V_reg_504    |   512  |
|     doh_state_load_reg_469     |    3   |
|       icmp_ln870_reg_559       |    1   |
|     p_Result_586_i_reg_517     |    4   |
|     p_Result_591_i_reg_490     |   20   |
|             reg_215            |   64   |
|rxEng_dataBuffer0_read_1_reg_531|  1024  |
|         tmp_343_reg_495        |    1   |
|        tmp_50_i_reg_527        |    1   |
|        tmp_51_i_reg_500        |    1   |
|        tmp_52_i_reg_473        |    1   |
|        tmp_53_i_reg_555        |    1   |
|        tmp_i_289_reg_539       |    1   |
|          tmp_i_reg_551         |    1   |
|           tmp_reg_522          |    1   |
|     trunc_ln145_26_reg_563     |   512  |
|       trunc_ln145_reg_543      |   512  |
|      trunc_ln674_8_reg_485     |   160  |
|       trunc_ln674_reg_512      |   32   |
+--------------------------------+--------+
|              Total             |  3364  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_148 |  p2  |   5  | 1024 |  5120  ||    26   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  5120  || 0.485571||    26   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |  3364  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3364  |   54   |
+-----------+--------+--------+--------+
