// Seed: 3645444559
module module_0;
  assign id_1 = 1;
  wire id_2, id_3;
  assign id_2 = id_2;
  assign id_1 = id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input wor id_3,
    input supply0 id_4
);
  wor id_6 = {-1, id_4};
  assign id_0 = -1;
  always @(posedge id_1, posedge -1'b0) id_0 = ~-1'b0;
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
