{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666817394587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666817394588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:49:54 2022 " "Processing started: Wed Oct 26 15:49:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666817394588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666817394588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRACTICA2 -c PRACTICA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666817394588 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666817394996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica2-p2 " "Found design unit 1: practica2-p2" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666817395481 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666817395481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666817395481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRACTICA2 " "Elaborating entity \"PRACTICA2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666817395515 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outx PRACTICA2.vhd(16) " "VHDL Process Statement warning at PRACTICA2.vhd(16): inferring latch(es) for signal or variable \"outx\", which holds its previous value in one or more paths through the process" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1666817395518 "|PRACTICA2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg PRACTICA2.vhd(16) " "VHDL Process Statement warning at PRACTICA2.vhd(16): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1666817395518 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[0\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395518 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[1\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395518 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[2\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[3\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[4\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[5\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[6\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] PRACTICA2.vhd(16) " "Inferred latch for \"seg\[7\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[0\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[0\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[1\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[1\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395519 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[2\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[2\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395520 "|PRACTICA2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outx\[3\] PRACTICA2.vhd(16) " "Inferred latch for \"outx\[3\]\" at PRACTICA2.vhd(16)" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666817395520 "|PRACTICA2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[0\]\$latch " "Latch outx\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666817396020 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666817396020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[1\]\$latch " "Latch outx\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[0\] " "Ports D and ENA on the latch are fed by the same signal mode\[0\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666817396020 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666817396020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[2\]\$latch " "Latch outx\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mode\[2\] " "Ports D and ENA on the latch are fed by the same signal mode\[2\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666817396021 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666817396021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outx\[3\]\$latch " "Latch outx\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inx\[3\] " "Ports D and ENA on the latch are fed by the same signal inx\[3\]" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1666817396021 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1666817396021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666817396042 "|practica2|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666817396042 "|practica2|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666817396042 "|practica2|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666817396042 "|practica2|dig[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666817396042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666817396159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666817396415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666817396415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666817396475 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666817396475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666817396475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666817396475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666817396512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:49:56 2022 " "Processing ended: Wed Oct 26 15:49:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666817396512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666817396512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666817396512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666817396512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666817398066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666817398067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:49:57 2022 " "Processing started: Wed Oct 26 15:49:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666817398067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666817398067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666817398067 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666817398160 ""}
{ "Info" "0" "" "Project  = PRACTICA2" {  } {  } 0 0 "Project  = PRACTICA2" 0 0 "Fitter" 0 0 1666817398160 ""}
{ "Info" "0" "" "Revision = PRACTICA2" {  } {  } 0 0 "Revision = PRACTICA2" 0 0 "Fitter" 0 0 1666817398160 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1666817398230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRACTICA2 EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"PRACTICA2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666817398241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666817398303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666817398303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666817398303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666817398386 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666817398402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666817398614 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666817398614 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666817398617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666817398617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666817398617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666817398617 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666817398617 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666817398617 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666817398619 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1666817399218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRACTICA2.sdc " "Synopsys Design Constraints File file not found: 'PRACTICA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666817399220 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666817399221 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666817399223 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1666817399224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666817399224 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux19~0  " "Automatically promoted node Mux19~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666817399232 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666817399232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux25~3  " "Automatically promoted node Mux25~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666817399232 ""}  } { { "PRACTICA2.vhd" "" { Text "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/PRACTICA2.vhd" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux25~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666817399232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666817399519 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666817399519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666817399519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666817399520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666817399520 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666817399520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666817399521 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666817399521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666817399521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1666817399521 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666817399521 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666817399540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666817400512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666817400560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666817400568 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666817400753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666817400753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666817401053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1666817401528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666817401528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666817401649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1666817401649 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1666817401649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666817401649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1666817401658 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666817401730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666817401910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666817401984 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666817402198 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666817402629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/output_files/PRACTICA2.fit.smsg " "Generated suppressed messages file C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/output_files/PRACTICA2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666817403011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666817403372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:50:03 2022 " "Processing ended: Wed Oct 26 15:50:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666817403372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666817403372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666817403372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666817403372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666817404739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666817404740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:50:04 2022 " "Processing started: Wed Oct 26 15:50:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666817404740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666817404740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666817404740 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666817405393 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666817405418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666817405728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:50:05 2022 " "Processing ended: Wed Oct 26 15:50:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666817405728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666817405728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666817405728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666817405728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666817406327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666817407235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:50:06 2022 " "Processing started: Wed Oct 26 15:50:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666817407236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666817407236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PRACTICA2 -c PRACTICA2 " "Command: quartus_sta PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666817407236 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1666817407334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666817407495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Core supply voltage is 1.0V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666817407496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666817407551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666817407551 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1666817407712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRACTICA2.sdc " "Synopsys Design Constraints File file not found: 'PRACTICA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1666817407796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1666817407797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode\[0\] mode\[0\] " "create_clock -period 1.000 -name mode\[0\] mode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407797 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407797 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1666817407798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407799 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1666817407800 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Quartus II" 0 0 1666817407810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666817407816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666817407816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.132 " "Worst-case setup slack is -0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.261 mode\[0\]  " "   -0.132              -0.261 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817407819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.476 " "Worst-case hold slack is -1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476              -5.827 mode\[0\]  " "   -1.476              -5.827 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817407823 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817407826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817407829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 mode\[0\]  " "   -3.000              -3.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817407832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817407832 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Quartus II" 0 0 1666817407871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1666817407897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1666817408287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666817408353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666817408353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.210 " "Worst-case setup slack is -0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.417 mode\[0\]  " "   -0.210              -0.417 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.340 " "Worst-case hold slack is -1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340              -5.188 mode\[0\]  " "   -1.340              -5.188 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817408377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817408383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 mode\[0\]  " "   -3.000              -3.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408392 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Quartus II" 0 0 1666817408439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.067 " "Worst-case setup slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 mode\[0\]  " "    0.067               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666817408653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666817408653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.940 " "Worst-case hold slack is -0.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -3.642 mode\[0\]  " "   -0.940              -3.642 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817408669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666817408678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 mode\[0\]  " "   -3.000              -3.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666817408684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666817408684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666817409114 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666817409114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666817409206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:50:09 2022 " "Processing ended: Wed Oct 26 15:50:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666817409206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666817409206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666817409206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666817409206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666817410618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666817410619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 15:50:10 2022 " "Processing started: Wed Oct 26 15:50:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666817410619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666817410619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PRACTICA2 -c PRACTICA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666817410619 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_8l_1000mv_85c_slow.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_8l_1000mv_85c_slow.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411063 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_8l_1000mv_0c_slow.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_8l_1000mv_0c_slow.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411090 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_min_1000mv_0c_fast.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_min_1000mv_0c_fast.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2.vho C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2.vho in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_8l_1000mv_85c_vhd_slow.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_8l_1000mv_85c_vhd_slow.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_8l_1000mv_0c_vhd_slow.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_8l_1000mv_0c_vhd_slow.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_min_1000mv_0c_vhd_fast.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_min_1000mv_0c_vhd_fast.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PRACTICA2_vhd.sdo C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/ simulation " "Generated file PRACTICA2_vhd.sdo in folder \"C:/Users/sergio/Documents/GitHub/CIRCUITOSLOGICOS/PRACTICA 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666817411257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666817411315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 15:50:11 2022 " "Processing ended: Wed Oct 26 15:50:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666817411315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666817411315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666817411315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666817411315 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666817411921 ""}
