-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\conno\Documents\NIH-GitHub\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_subFilter.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DSBF_subFilter
-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC interpolation compensator/FilterBank/subFilter
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.DSBF_dataplane_pkg.ALL;

ENTITY DSBF_subFilter IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        dinReg2_0_re                      :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En23
        coefIn                            :   IN    vector_of_std_logic_vector16(0 TO 18);  -- sfix16_En15 [19]
        dinRegVld                         :   IN    std_logic;
        syncReset                         :   IN    std_logic;
        dout_1_re                         :   OUT   std_logic_vector(23 DOWNTO 0)  -- sfix24_En21
        );
END DSBF_subFilter;


ARCHITECTURE rtl OF DSBF_subFilter IS

  -- Component Declarations
  COMPONENT DSBF_FilterTapSystolicPreAddWvlIn
    PORT( clk                             :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          dinReg2_0_re                    :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En23
          dinPreAdd                       :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En23
          coefIn_0                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          addin                           :   IN    std_logic_vector(43 DOWNTO 0);  -- sfix44_En38
          dinRegVld                       :   IN    std_logic;
          syncReset                       :   IN    std_logic;
          dinDly2                         :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En23
          tapout                          :   OUT   std_logic_vector(43 DOWNTO 0)  -- sfix44_En38
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : DSBF_FilterTapSystolicPreAddWvlIn
    USE ENTITY work.DSBF_FilterTapSystolicPreAddWvlIn(rtl);

  -- Signals
  SIGNAL intdelay_reg                     : std_logic_vector(0 TO 13);  -- ufix1 [14]
  SIGNAL vldShift                         : std_logic;
  SIGNAL vldOutTmp                        : std_logic;
  SIGNAL addin                            : signed(43 DOWNTO 0);  -- sfix44_En38
  SIGNAL dinPreAdd                        : signed(23 DOWNTO 0);  -- sfix24_En23
  SIGNAL dinDly2                          : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL dinDly2_signed                   : signed(23 DOWNTO 0);  -- sfix24_En23
  SIGNAL dinDly2_1                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout                           : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_2                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_1                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_3                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_2                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_4                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_3                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_5                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_4                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_6                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_5                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_7                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_6                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL dinDly2_8                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_7                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL tapout_8                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL ZERO                             : signed(23 DOWNTO 0);  -- sfix24_En23
  SIGNAL dinDly2_9                        : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL tapout_9                         : std_logic_vector(43 DOWNTO 0);  -- ufix44
  SIGNAL tapout_signed                    : signed(43 DOWNTO 0);  -- sfix44_En38
  SIGNAL ZERO_OUT                         : signed(23 DOWNTO 0);  -- sfix24_En21
  SIGNAL foutDly                          : signed(43 DOWNTO 0);  -- sfix44_En38
  SIGNAL dout_cast                        : signed(23 DOWNTO 0);  -- sfix24_En21
  SIGNAL muxOut                           : signed(23 DOWNTO 0);  -- sfix24_En21
  SIGNAL dout_1_re_tmp                    : signed(23 DOWNTO 0);  -- sfix24_En21

BEGIN
  u_FilterTap_1 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinReg2_0_re,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(0),  -- sfix16_En15
              addin => std_logic_vector(addin),  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_1,  -- sfix24_En23
              tapout => tapout  -- sfix44_En38
              );

  u_FilterTap_2 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_1,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(1),  -- sfix16_En15
              addin => tapout,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_2,  -- sfix24_En23
              tapout => tapout_1  -- sfix44_En38
              );

  u_FilterTap_3 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_2,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(2),  -- sfix16_En15
              addin => tapout_1,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_3,  -- sfix24_En23
              tapout => tapout_2  -- sfix44_En38
              );

  u_FilterTap_4 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_3,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(3),  -- sfix16_En15
              addin => tapout_2,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_4,  -- sfix24_En23
              tapout => tapout_3  -- sfix44_En38
              );

  u_FilterTap_5 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_4,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(4),  -- sfix16_En15
              addin => tapout_3,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_5,  -- sfix24_En23
              tapout => tapout_4  -- sfix44_En38
              );

  u_FilterTap_6 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_5,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(5),  -- sfix16_En15
              addin => tapout_4,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_6,  -- sfix24_En23
              tapout => tapout_5  -- sfix44_En38
              );

  u_FilterTap_7 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_6,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(6),  -- sfix16_En15
              addin => tapout_5,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_7,  -- sfix24_En23
              tapout => tapout_6  -- sfix44_En38
              );

  u_FilterTap_8 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_7,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(7),  -- sfix16_En15
              addin => tapout_6,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_8,  -- sfix24_En23
              tapout => tapout_7  -- sfix44_En38
              );

  u_FilterTap_9 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2_8,  -- sfix24_En23
              dinPreAdd => std_logic_vector(dinPreAdd),  -- sfix24_En23
              coefIn_0 => coefIn(8),  -- sfix16_En15
              addin => tapout_7,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2,  -- sfix24_En23
              tapout => tapout_8  -- sfix44_En38
              );

  u_FilterTap_10 : DSBF_FilterTapSystolicPreAddWvlIn
    PORT MAP( clk => clk,
              enb_1_2048_0 => enb_1_2048_0,
              dinReg2_0_re => dinDly2,  -- sfix24_En23
              dinPreAdd => std_logic_vector(ZERO),  -- sfix24_En23
              coefIn_0 => coefIn(9),  -- sfix16_En15
              addin => tapout_8,  -- sfix44_En38
              dinRegVld => dinRegVld,
              syncReset => syncReset,
              dinDly2 => dinDly2_9,  -- sfix24_En23
              tapout => tapout_9  -- sfix44_En38
              );

  intdelay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      intdelay_reg <= (OTHERS => '0');
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        IF syncReset = '1' THEN
          intdelay_reg <= (OTHERS => '0');
        ELSIF dinRegVld = '1' THEN
          intdelay_reg(0) <= dinRegVld;
          intdelay_reg(1 TO 13) <= intdelay_reg(0 TO 12);
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_process;

  vldShift <= intdelay_reg(13);

  vldOutTmp <= dinRegVld AND vldShift;

  addin <= to_signed(0, 44);

  dinDly2_signed <= signed(dinDly2);

  intdelay_1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dinPreAdd <= to_signed(16#000000#, 24);
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        IF syncReset = '1' THEN
          dinPreAdd <= to_signed(16#000000#, 24);
        ELSIF dinRegVld = '1' THEN
          dinPreAdd <= dinDly2_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_1_process;


  ZERO <= to_signed(16#000000#, 24);

  tapout_signed <= signed(tapout_9);

  ZERO_OUT <= to_signed(16#000000#, 24);

  intdelay_2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      foutDly <= to_signed(0, 44);
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        IF syncReset = '1' THEN
          foutDly <= to_signed(0, 44);
        ELSIF dinRegVld = '1' THEN
          foutDly <= tapout_signed;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_2_process;


  dout_cast <= foutDly(40 DOWNTO 17);

  
  muxOut <= ZERO_OUT WHEN vldOutTmp = '0' ELSE
      dout_cast;

  intdelay_3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      dout_1_re_tmp <= to_signed(16#000000#, 24);
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        IF syncReset = '1' THEN
          dout_1_re_tmp <= to_signed(16#000000#, 24);
        ELSE 
          dout_1_re_tmp <= muxOut;
        END IF;
      END IF;
    END IF;
  END PROCESS intdelay_3_process;


  dout_1_re <= std_logic_vector(dout_1_re_tmp);

END rtl;

