--
--	Conversion of Voltron Main.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Sep 13 23:37:50 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Pin_TIA4_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__Pin_TIA4_net_0 : bit;
TERMINAL Net_8170 : bit;
SIGNAL tmpIO_0__Pin_TIA4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA4_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA4_net_0 : bit;
TERMINAL Net_259 : bit;
TERMINAL \Opamp_2:Net_29\ : bit;
TERMINAL Net_157 : bit;
TERMINAL Net_6576 : bit;
TERMINAL Net_155 : bit;
SIGNAL \PGA_Inv_2:Net_36\ : bit;
SIGNAL \PGA_Inv_2:Net_40\ : bit;
SIGNAL \PGA_Inv_2:Net_37\ : bit;
SIGNAL \PGA_Inv_2:Net_38\ : bit;
SIGNAL \PGA_Inv_2:Net_30\ : bit;
TERMINAL Net_6577 : bit;
SIGNAL \PGA_Inv_1:Net_36\ : bit;
SIGNAL \PGA_Inv_1:Net_40\ : bit;
SIGNAL \PGA_Inv_1:Net_37\ : bit;
SIGNAL \PGA_Inv_1:Net_38\ : bit;
SIGNAL \PGA_Inv_1:Net_30\ : bit;
TERMINAL Net_231 : bit;
SIGNAL tmpOE__Pin_LED_AMPB_net_0 : bit;
SIGNAL tmpFB_0__Pin_LED_AMPB_net_0 : bit;
SIGNAL tmpIO_0__Pin_LED_AMPB_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LED_AMPB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LED_AMPB_net_0 : bit;
SIGNAL \VDAC4:Net_83\ : bit;
SIGNAL \VDAC4:Net_81\ : bit;
SIGNAL \VDAC4:Net_82\ : bit;
TERMINAL Net_45 : bit;
TERMINAL \VDAC4:Net_77\ : bit;
SIGNAL \VDAC3:Net_83\ : bit;
SIGNAL \VDAC3:Net_81\ : bit;
SIGNAL \VDAC3:Net_82\ : bit;
TERMINAL Net_40 : bit;
TERMINAL \VDAC3:Net_77\ : bit;
SIGNAL \VDAC2:Net_83\ : bit;
SIGNAL \VDAC2:Net_81\ : bit;
SIGNAL \VDAC2:Net_82\ : bit;
TERMINAL Net_35 : bit;
TERMINAL \VDAC2:Net_77\ : bit;
SIGNAL \VDAC1:Net_83\ : bit;
SIGNAL \VDAC1:Net_81\ : bit;
SIGNAL \VDAC1:Net_82\ : bit;
TERMINAL Net_30 : bit;
TERMINAL \VDAC1:Net_77\ : bit;
TERMINAL \Opamp_1:Net_29\ : bit;
TERMINAL Net_8093 : bit;
TERMINAL Net_160 : bit;
TERMINAL \Opamp_4:Net_29\ : bit;
TERMINAL Net_156 : bit;
TERMINAL \Opamp_3:Net_29\ : bit;
TERMINAL Net_8097 : bit;
TERMINAL Net_8095 : bit;
TERMINAL Net_8175 : bit;
TERMINAL Net_61 : bit;
TERMINAL Net_8099 : bit;
TERMINAL Net_8098 : bit;
TERMINAL Net_8096 : bit;
TERMINAL Net_8176 : bit;
TERMINAL Net_62 : bit;
TERMINAL Net_8100 : bit;
SIGNAL \USB:Net_1010\ : bit;
SIGNAL \USB:tmpOE__Dm_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USB:Net_597\ : bit;
SIGNAL \USB:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USB:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USB:tmpOE__Dp_net_0\ : bit;
SIGNAL \USB:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USB:Net_1000\ : bit;
SIGNAL \USB:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USB:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_5352 : bit;
SIGNAL \USB:Net_1889\ : bit;
SIGNAL \USB:Net_1876\ : bit;
SIGNAL \USB:ep_int_8\ : bit;
SIGNAL \USB:ep_int_7\ : bit;
SIGNAL \USB:ep_int_6\ : bit;
SIGNAL \USB:ep_int_5\ : bit;
SIGNAL \USB:ep_int_4\ : bit;
SIGNAL \USB:ep_int_3\ : bit;
SIGNAL \USB:ep_int_2\ : bit;
SIGNAL \USB:ep_int_1\ : bit;
SIGNAL \USB:ep_int_0\ : bit;
SIGNAL \USB:Net_95\ : bit;
SIGNAL \USB:dma_request_7\ : bit;
SIGNAL \USB:dma_request_6\ : bit;
SIGNAL \USB:dma_request_5\ : bit;
SIGNAL \USB:dma_request_4\ : bit;
SIGNAL \USB:dma_request_3\ : bit;
SIGNAL \USB:dma_request_2\ : bit;
SIGNAL \USB:dma_request_1\ : bit;
SIGNAL \USB:dma_request_0\ : bit;
SIGNAL \USB:dma_terminate\ : bit;
SIGNAL \USB:dma_complete_0\ : bit;
SIGNAL \USB:Net_1922\ : bit;
SIGNAL \USB:dma_complete_1\ : bit;
SIGNAL \USB:Net_1921\ : bit;
SIGNAL \USB:dma_complete_2\ : bit;
SIGNAL \USB:Net_1920\ : bit;
SIGNAL \USB:dma_complete_3\ : bit;
SIGNAL \USB:Net_1919\ : bit;
SIGNAL \USB:dma_complete_4\ : bit;
SIGNAL \USB:Net_1918\ : bit;
SIGNAL \USB:dma_complete_5\ : bit;
SIGNAL \USB:Net_1917\ : bit;
SIGNAL \USB:dma_complete_6\ : bit;
SIGNAL \USB:Net_1916\ : bit;
SIGNAL \USB:dma_complete_7\ : bit;
SIGNAL \USB:Net_1915\ : bit;
SIGNAL tmpOE__Pin_VDDAdiv2_net_0 : bit;
SIGNAL tmpFB_0__Pin_VDDAdiv2_net_0 : bit;
SIGNAL tmpIO_0__Pin_VDDAdiv2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_VDDAdiv2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_VDDAdiv2_net_0 : bit;
SIGNAL Net_8232 : bit;
SIGNAL Net_6689 : bit;
SIGNAL Net_6690 : bit;
SIGNAL Net_6692 : bit;
SIGNAL tmpOE__Pin_DAC1_net_0 : bit;
SIGNAL tmpFB_0__Pin_DAC1_net_0 : bit;
SIGNAL tmpIO_0__Pin_DAC1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_DAC1_net_0 : bit;
TERMINAL Net_90 : bit;
SIGNAL tmpINTERRUPT_0__Pin_DAC1_net_0 : bit;
SIGNAL tmpOE__Pin_DAC2_net_0 : bit;
SIGNAL tmpFB_0__Pin_DAC2_net_0 : bit;
SIGNAL tmpIO_0__Pin_DAC2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_DAC2_net_0 : bit;
TERMINAL Net_169 : bit;
SIGNAL tmpINTERRUPT_0__Pin_DAC2_net_0 : bit;
SIGNAL tmpOE__Pin_DAC3_net_0 : bit;
SIGNAL tmpFB_0__Pin_DAC3_net_0 : bit;
SIGNAL tmpIO_0__Pin_DAC3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_DAC3_net_0 : bit;
TERMINAL Net_171 : bit;
SIGNAL tmpINTERRUPT_0__Pin_DAC3_net_0 : bit;
SIGNAL tmpOE__Pin_DAC4_net_0 : bit;
SIGNAL tmpFB_0__Pin_DAC4_net_0 : bit;
SIGNAL tmpIO_0__Pin_DAC4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_DAC4_net_0 : bit;
TERMINAL Net_173 : bit;
SIGNAL tmpINTERRUPT_0__Pin_DAC4_net_0 : bit;
SIGNAL tmpOE__SPI_SS_net_0 : bit;
SIGNAL Net_74 : bit;
SIGNAL tmpIO_0__SPI_SS_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_SS_net_0 : bit;
SIGNAL tmpOE__Pin_LED_PWMB_net_0 : bit;
SIGNAL Net_4245 : bit;
SIGNAL tmpFB_0__Pin_LED_PWMB_net_0 : bit;
SIGNAL tmpIO_0__Pin_LED_PWMB_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LED_PWMB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LED_PWMB_net_0 : bit;
SIGNAL \SPIS:BSPIS:cnt_reset\ : bit;
SIGNAL Net_2247 : bit;
SIGNAL \SPIS:BSPIS:inv_ss\ : bit;
SIGNAL \SPIS:BSPIS:tx_load\ : bit;
SIGNAL \SPIS:BSPIS:load\ : bit;
SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk_src\ : bit;
SIGNAL Net_17 : bit;
SIGNAL \SPIS:BSPIS:dp_clk_src\ : bit;
SIGNAL \SPIS:Net_81\ : bit;
SIGNAL \SPIS:BSPIS:clock_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk\ : bit;
SIGNAL \SPIS:BSPIS:dp_clock\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:mosi_fin\ : bit;
SIGNAL \SPIS:Net_75\ : bit;
SIGNAL \SPIS:BSPIS:control_7\ : bit;
SIGNAL \SPIS:BSPIS:control_6\ : bit;
SIGNAL \SPIS:BSPIS:control_5\ : bit;
SIGNAL \SPIS:BSPIS:control_4\ : bit;
SIGNAL \SPIS:BSPIS:control_3\ : bit;
SIGNAL \SPIS:BSPIS:control_2\ : bit;
SIGNAL \SPIS:BSPIS:control_1\ : bit;
SIGNAL \SPIS:BSPIS:control_0\ : bit;
SIGNAL \SPIS:Net_182\ : bit;
SIGNAL \SPIS:BSPIS:count_6\ : bit;
SIGNAL \SPIS:BSPIS:count_5\ : bit;
SIGNAL \SPIS:BSPIS:count_4\ : bit;
SIGNAL \SPIS:BSPIS:count_3\ : bit;
SIGNAL \SPIS:BSPIS:count_2\ : bit;
SIGNAL \SPIS:BSPIS:count_1\ : bit;
SIGNAL \SPIS:BSPIS:count_0\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_zero\ : bit;
SIGNAL Net_2244 : bit;
SIGNAL Net_7906 : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
SIGNAL \SPIS:BSPIS:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_16 : bit;
SIGNAL \SPIS:Net_176\ : bit;
SIGNAL Net_1821 : bit;
SIGNAL tmpOE__SPI_MISO_net_0 : bit;
SIGNAL tmpFB_0__SPI_MISO_net_0 : bit;
SIGNAL tmpIO_0__SPI_MISO_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_MISO_net_0 : bit;
SIGNAL tmpOE__Pin_LED_PWMA_net_0 : bit;
SIGNAL Net_4221 : bit;
SIGNAL tmpFB_0__Pin_LED_PWMA_net_0 : bit;
SIGNAL tmpIO_0__Pin_LED_PWMA_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LED_PWMA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LED_PWMA_net_0 : bit;
SIGNAL tmpOE__Pin_TIA2_net_0 : bit;
SIGNAL tmpFB_0__Pin_TIA2_net_0 : bit;
TERMINAL Net_8177 : bit;
SIGNAL tmpIO_0__Pin_TIA2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA2_net_0 : bit;
SIGNAL tmpOE__Pin_TIA1_net_0 : bit;
SIGNAL tmpFB_0__Pin_TIA1_net_0 : bit;
TERMINAL Net_8166 : bit;
SIGNAL tmpIO_0__Pin_TIA1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA1_net_0 : bit;
SIGNAL tmpOE__Pin_TIA3P5_net_0 : bit;
SIGNAL tmpFB_0__Pin_TIA3P5_net_0 : bit;
SIGNAL tmpIO_0__Pin_TIA3P5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA3P5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA3P5_net_0 : bit;
SIGNAL tmpOE__Pin_TIA1P5_net_0 : bit;
SIGNAL tmpFB_0__Pin_TIA1P5_net_0 : bit;
SIGNAL tmpIO_0__Pin_TIA1P5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA1P5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA1P5_net_0 : bit;
SIGNAL tmpOE__Pin_LED_AMPA_net_0 : bit;
SIGNAL tmpFB_0__Pin_LED_AMPA_net_0 : bit;
SIGNAL tmpIO_0__Pin_LED_AMPA_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_LED_AMPA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_LED_AMPA_net_0 : bit;
SIGNAL Net_8103 : bit;
SIGNAL Net_124 : bit;
SIGNAL Net_8106 : bit;
SIGNAL Net_8212 : bit;
SIGNAL Net_8108 : bit;
SIGNAL Net_7955 : bit;
SIGNAL \Filter:Net_1\ : bit;
SIGNAL \Filter:Net_4\ : bit;
SIGNAL \Filter:Net_5\ : bit;
SIGNAL \Filter:Net_8\ : bit;
SIGNAL \Filter:Net_9\ : bit;
SIGNAL Net_8294 : bit;
SIGNAL Net_8219 : bit;
SIGNAL Net_837 : bit;
SIGNAL Net_850 : bit;
SIGNAL Net_777 : bit;
SIGNAL \PWM2:Net_107\ : bit;
SIGNAL \PWM2:Net_113\ : bit;
SIGNAL Net_6544 : bit;
SIGNAL \PWM2:Net_63\ : bit;
SIGNAL \PWM2:Net_57\ : bit;
SIGNAL \PWM2:Net_54\ : bit;
SIGNAL Net_6548 : bit;
SIGNAL Net_6545 : bit;
SIGNAL \PWM2:Net_114\ : bit;
SIGNAL \PWM1:Net_107\ : bit;
SIGNAL \PWM1:Net_113\ : bit;
SIGNAL Net_6555 : bit;
SIGNAL \PWM1:Net_63\ : bit;
SIGNAL \PWM1:Net_57\ : bit;
SIGNAL \PWM1:Net_54\ : bit;
SIGNAL Net_6559 : bit;
SIGNAL Net_6556 : bit;
SIGNAL \PWM1:Net_114\ : bit;
TERMINAL Net_224 : bit;
SIGNAL tmpOE__SPI_SCLK_net_0 : bit;
SIGNAL tmpIO_0__SPI_SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_SCLK_net_0 : bit;
SIGNAL tmpOE__SPI_MOSI_net_0 : bit;
SIGNAL tmpIO_0__SPI_MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__SPI_MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SPI_MOSI_net_0 : bit;
SIGNAL tmpOE__I2C_Pins_net_1 : bit;
SIGNAL tmpOE__I2C_Pins_net_0 : bit;
SIGNAL tmpFB_1__I2C_Pins_net_1 : bit;
SIGNAL tmpFB_1__I2C_Pins_net_0 : bit;
SIGNAL Net_7 : bit;
SIGNAL Net_6 : bit;
TERMINAL tmpSIOVREF__I2C_Pins_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_Pins_net_0 : bit;
SIGNAL tmpOE__Pin_DACREF_net_0 : bit;
SIGNAL tmpFB_0__Pin_DACREF_net_0 : bit;
SIGNAL tmpIO_0__Pin_DACREF_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_DACREF_net_0 : bit;
TERMINAL Net_6306 : bit;
SIGNAL tmpINTERRUPT_0__Pin_DACREF_net_0 : bit;
SIGNAL \I2C:Net_128\ : bit;
SIGNAL \I2C:Net_175\ : bit;
SIGNAL \I2C:Net_181\ : bit;
SIGNAL \I2C:Net_174\ : bit;
SIGNAL \I2C:Net_173\ : bit;
SIGNAL \I2C:Net_172\ : bit;
SIGNAL \I2C:tmpOE__cy_bufoe_1_net_0\ : bit;
SIGNAL \I2C:Net_190\ : bit;
SIGNAL \I2C:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL \I2C:Net_145\ : bit;
SIGNAL Net_8028 : bit;
SIGNAL Net_8142 : bit;
SIGNAL Net_8031 : bit;
SIGNAL Net_8147 : bit;
SIGNAL tmpOE__Pin_TIA3_net_0 : bit;
SIGNAL tmpFB_0__Pin_TIA3_net_0 : bit;
TERMINAL Net_6630 : bit;
SIGNAL tmpIO_0__Pin_TIA3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_TIA3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_TIA3_net_0 : bit;
TERMINAL \DelSig:Net_690\ : bit;
TERMINAL \DelSig:Net_35\ : bit;
TERMINAL \DelSig:Net_34\ : bit;
TERMINAL \DelSig:Net_677\ : bit;
SIGNAL \DelSig:Net_488\ : bit;
TERMINAL \DelSig:Net_520\ : bit;
SIGNAL \DelSig:Net_481\ : bit;
SIGNAL \DelSig:Net_482\ : bit;
SIGNAL \DelSig:mod_reset\ : bit;
SIGNAL \DelSig:Net_93\ : bit;
TERMINAL \DelSig:Net_573\ : bit;
TERMINAL \DelSig:Net_41\ : bit;
TERMINAL \DelSig:Net_109\ : bit;
SIGNAL \DelSig:aclock\ : bit;
SIGNAL \DelSig:mod_dat_3\ : bit;
SIGNAL \DelSig:mod_dat_2\ : bit;
SIGNAL \DelSig:mod_dat_1\ : bit;
SIGNAL \DelSig:mod_dat_0\ : bit;
SIGNAL \DelSig:Net_245_7\ : bit;
SIGNAL \DelSig:Net_245_6\ : bit;
SIGNAL \DelSig:Net_245_5\ : bit;
SIGNAL \DelSig:Net_245_4\ : bit;
SIGNAL \DelSig:Net_245_3\ : bit;
SIGNAL \DelSig:Net_245_2\ : bit;
SIGNAL \DelSig:Net_245_1\ : bit;
SIGNAL \DelSig:Net_245_0\ : bit;
TERMINAL \DelSig:Net_352\ : bit;
SIGNAL \DelSig:tmpOE__Bypass_P03_net_0\ : bit;
SIGNAL \DelSig:tmpFB_0__Bypass_P03_net_0\ : bit;
TERMINAL \DelSig:Net_248\ : bit;
SIGNAL \DelSig:tmpIO_0__Bypass_P03_net_0\ : bit;
TERMINAL \DelSig:tmpSIOVREF__Bypass_P03_net_0\ : bit;
SIGNAL \DelSig:tmpINTERRUPT_0__Bypass_P03_net_0\ : bit;
TERMINAL \DelSig:Net_257\ : bit;
TERMINAL \DelSig:Net_249\ : bit;
SIGNAL Net_8117 : bit;
SIGNAL \DelSig:Net_250\ : bit;
SIGNAL \DelSig:Net_252\ : bit;
SIGNAL \DelSig:soc\ : bit;
SIGNAL \DelSig:Net_268\ : bit;
SIGNAL \DelSig:Net_270\ : bit;
SIGNAL \FreqDiv_1:not_last_reset\ : bit;
SIGNAL Net_8221 : bit;
SIGNAL Net_8220 : bit;
SIGNAL \FreqDiv_1:count_9\ : bit;
SIGNAL \FreqDiv_1:count_8\ : bit;
SIGNAL \FreqDiv_1:count_7\ : bit;
SIGNAL \FreqDiv_1:count_6\ : bit;
SIGNAL \FreqDiv_1:count_5\ : bit;
SIGNAL \FreqDiv_1:count_4\ : bit;
SIGNAL \FreqDiv_1:count_3\ : bit;
SIGNAL \FreqDiv_1:count_2\ : bit;
SIGNAL \FreqDiv_1:count_1\ : bit;
SIGNAL \FreqDiv_1:count_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:b_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \FreqDiv_1:MODIN1_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \FreqDiv_1:MODIN1_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \FreqDiv_1:MODIN1_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \FreqDiv_1:MODIN1_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \FreqDiv_1:MODIN1_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \FreqDiv_1:MODIN1_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \FreqDiv_1:MODIN1_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \FreqDiv_1:MODIN1_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \FreqDiv_1:MODIN1_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \FreqDiv_1:MODIN1_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \FreqDiv_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
TERMINAL \SAR1:Net_248\ : bit;
TERMINAL \SAR1:Net_233\ : bit;
SIGNAL \SAR1:vp_ctl_0\ : bit;
SIGNAL \SAR1:vp_ctl_2\ : bit;
SIGNAL \SAR1:vn_ctl_1\ : bit;
SIGNAL \SAR1:vn_ctl_3\ : bit;
SIGNAL \SAR1:vp_ctl_1\ : bit;
SIGNAL \SAR1:vp_ctl_3\ : bit;
SIGNAL \SAR1:vn_ctl_0\ : bit;
SIGNAL \SAR1:vn_ctl_2\ : bit;
SIGNAL \SAR1:Net_376\ : bit;
SIGNAL \SAR1:Net_188\ : bit;
SIGNAL \SAR1:Net_221\ : bit;
TERMINAL \SAR1:Net_126\ : bit;
TERMINAL \SAR1:Net_215\ : bit;
TERMINAL \SAR1:Net_257\ : bit;
SIGNAL \SAR1:soc\ : bit;
SIGNAL \SAR1:Net_252\ : bit;
SIGNAL Net_8127 : bit;
SIGNAL \SAR1:Net_207_11\ : bit;
SIGNAL \SAR1:Net_207_10\ : bit;
SIGNAL \SAR1:Net_207_9\ : bit;
SIGNAL \SAR1:Net_207_8\ : bit;
SIGNAL \SAR1:Net_207_7\ : bit;
SIGNAL \SAR1:Net_207_6\ : bit;
SIGNAL \SAR1:Net_207_5\ : bit;
SIGNAL \SAR1:Net_207_4\ : bit;
SIGNAL \SAR1:Net_207_3\ : bit;
SIGNAL \SAR1:Net_207_2\ : bit;
SIGNAL \SAR1:Net_207_1\ : bit;
SIGNAL \SAR1:Net_207_0\ : bit;
TERMINAL \SAR1:Net_210\ : bit;
SIGNAL \SAR1:tmpOE__Bypass_net_0\ : bit;
SIGNAL \SAR1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \SAR1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \SAR1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \SAR1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \SAR1:Net_209\ : bit;
TERMINAL \SAR1:Net_255\ : bit;
TERMINAL \SAR1:Net_368\ : bit;
SIGNAL \SAR1:Net_381\ : bit;
TERMINAL \SAR2:Net_248\ : bit;
TERMINAL \SAR2:Net_233\ : bit;
SIGNAL \SAR2:vp_ctl_0\ : bit;
SIGNAL \SAR2:vp_ctl_2\ : bit;
SIGNAL \SAR2:vn_ctl_1\ : bit;
SIGNAL \SAR2:vn_ctl_3\ : bit;
SIGNAL \SAR2:vp_ctl_1\ : bit;
SIGNAL \SAR2:vp_ctl_3\ : bit;
SIGNAL \SAR2:vn_ctl_0\ : bit;
SIGNAL \SAR2:vn_ctl_2\ : bit;
SIGNAL \SAR2:Net_376\ : bit;
SIGNAL \SAR2:Net_188\ : bit;
SIGNAL \SAR2:Net_221\ : bit;
TERMINAL \SAR2:Net_126\ : bit;
TERMINAL \SAR2:Net_215\ : bit;
TERMINAL \SAR2:Net_257\ : bit;
SIGNAL \SAR2:soc\ : bit;
SIGNAL \SAR2:Net_252\ : bit;
SIGNAL Net_8131 : bit;
SIGNAL \SAR2:Net_207_11\ : bit;
SIGNAL \SAR2:Net_207_10\ : bit;
SIGNAL \SAR2:Net_207_9\ : bit;
SIGNAL \SAR2:Net_207_8\ : bit;
SIGNAL \SAR2:Net_207_7\ : bit;
SIGNAL \SAR2:Net_207_6\ : bit;
SIGNAL \SAR2:Net_207_5\ : bit;
SIGNAL \SAR2:Net_207_4\ : bit;
SIGNAL \SAR2:Net_207_3\ : bit;
SIGNAL \SAR2:Net_207_2\ : bit;
SIGNAL \SAR2:Net_207_1\ : bit;
SIGNAL \SAR2:Net_207_0\ : bit;
TERMINAL \SAR2:Net_210\ : bit;
SIGNAL \SAR2:tmpOE__Bypass_net_0\ : bit;
SIGNAL \SAR2:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \SAR2:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \SAR2:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \SAR2:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \SAR2:Net_209\ : bit;
TERMINAL \SAR2:Net_255\ : bit;
TERMINAL \SAR2:Net_368\ : bit;
SIGNAL \SAR2:Net_381\ : bit;
SIGNAL \ShiftBy2_1:dsignal\ : bit;
SIGNAL \ShiftBy2_1:DP_d0_load\ : bit;
SIGNAL \ShiftBy2_1:DP_d1_load\ : bit;
SIGNAL \ShiftBy2_1:DP_f0_load\ : bit;
SIGNAL \ShiftBy2_1:DP_f1_load\ : bit;
SIGNAL \ShiftBy2_1:DP_route_si\ : bit;
SIGNAL \ShiftBy2_1:DP_route_ci\ : bit;
SIGNAL \ShiftBy2_1:DP_select_0\ : bit;
SIGNAL \ShiftBy2_1:S1_0\ : bit;
SIGNAL \ShiftBy2_1:DP_select_1\ : bit;
SIGNAL \ShiftBy2_1:S1_1\ : bit;
SIGNAL \ShiftBy2_1:DP_select_2\ : bit;
SIGNAL \ShiftBy2_1:DP:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:so_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:so_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:carry\ : bit;
SIGNAL \ShiftBy2_1:DP:sh_right\ : bit;
SIGNAL \ShiftBy2_1:DP:sh_left\ : bit;
SIGNAL \ShiftBy2_1:DP:msb\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_eq_1\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_eq_0\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_lt_1\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_lt_0\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_zero_1\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_zero_0\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_ff_1\ : bit;
SIGNAL \ShiftBy2_1:DP:cmp_ff_0\ : bit;
SIGNAL \ShiftBy2_1:DP:cap_1\ : bit;
SIGNAL \ShiftBy2_1:DP:cap_0\ : bit;
SIGNAL \ShiftBy2_1:DP:cfb\ : bit;
SIGNAL \ShiftBy2_1:DP:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:so_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:so_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_1:DP:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_1:DP:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_8027 : bit;
SIGNAL tmpOE__Pin_test1_net_0 : bit;
SIGNAL tmpFB_0__Pin_test1_net_0 : bit;
SIGNAL tmpIO_0__Pin_test1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_test1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_test1_net_0 : bit;
SIGNAL \ShiftBy2_2:dsignal\ : bit;
SIGNAL \ShiftBy2_2:DP_d0_load\ : bit;
SIGNAL \ShiftBy2_2:DP_d1_load\ : bit;
SIGNAL \ShiftBy2_2:DP_f0_load\ : bit;
SIGNAL \ShiftBy2_2:DP_f1_load\ : bit;
SIGNAL \ShiftBy2_2:DP_route_si\ : bit;
SIGNAL \ShiftBy2_2:DP_route_ci\ : bit;
SIGNAL \ShiftBy2_2:DP_select_0\ : bit;
SIGNAL \ShiftBy2_2:S1_0\ : bit;
SIGNAL \ShiftBy2_2:DP_select_1\ : bit;
SIGNAL \ShiftBy2_2:S1_1\ : bit;
SIGNAL \ShiftBy2_2:DP_select_2\ : bit;
SIGNAL \ShiftBy2_2:DP:ce0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff0_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff0_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff1_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff1_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ov_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:co_msb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cmsb_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:so_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:so_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:so_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:carry\ : bit;
SIGNAL \ShiftBy2_2:DP:sh_right\ : bit;
SIGNAL \ShiftBy2_2:DP:sh_left\ : bit;
SIGNAL \ShiftBy2_2:DP:msb\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_eq_1\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_eq_0\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_lt_1\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_lt_0\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_zero_1\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_zero_0\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_ff_1\ : bit;
SIGNAL \ShiftBy2_2:DP:cmp_ff_0\ : bit;
SIGNAL \ShiftBy2_2:DP:cap_1\ : bit;
SIGNAL \ShiftBy2_2:DP:cap_0\ : bit;
SIGNAL \ShiftBy2_2:DP:cfb\ : bit;
SIGNAL \ShiftBy2_2:DP:ce0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff0_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff0_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff1_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff1_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ov_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:co_msb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cmsb_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:so_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:so_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:z1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:so_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \ShiftBy2_2:DP:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \ShiftBy2_2:DP:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL Net_8030 : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\\D\ : bit;
SIGNAL \FreqDiv_1:not_last_reset\\D\ : bit;
SIGNAL Net_8220D : bit;
SIGNAL \FreqDiv_1:count_9\\D\ : bit;
SIGNAL \FreqDiv_1:count_8\\D\ : bit;
SIGNAL \FreqDiv_1:count_7\\D\ : bit;
SIGNAL \FreqDiv_1:count_6\\D\ : bit;
SIGNAL \FreqDiv_1:count_5\\D\ : bit;
SIGNAL \FreqDiv_1:count_4\\D\ : bit;
SIGNAL \FreqDiv_1:count_3\\D\ : bit;
SIGNAL \FreqDiv_1:count_2\\D\ : bit;
SIGNAL \FreqDiv_1:count_1\\D\ : bit;
SIGNAL \FreqDiv_1:count_0\\D\ : bit;
SIGNAL \ShiftBy2_1:dsignal\\D\ : bit;
SIGNAL \ShiftBy2_1:S1_0\\D\ : bit;
SIGNAL \ShiftBy2_1:S1_1\\D\ : bit;
SIGNAL \ShiftBy2_2:dsignal\\D\ : bit;
SIGNAL \ShiftBy2_2:S1_0\\D\ : bit;
SIGNAL \ShiftBy2_2:S1_1\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Pin_TIA4_net_0 <=  ('1') ;

\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

\SPIS:BSPIS:rx_buf_overrun\ <= ((not \SPIS:BSPIS:mosi_buf_overrun_fin\ and \SPIS:BSPIS:mosi_buf_overrun_reg\));

\SPIS:BSPIS:dp_clk_src\ <= (not Net_17);

Net_20 <= ((not Net_74 and \SPIS:BSPIS:miso_from_dp\));

\SPIS:BSPIS:mosi_buf_overrun\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:dpMOSI_fifo_full\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:tx_status_0\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\ and \SPIS:BSPIS:miso_tx_empty_reg_fin\));

\SPIS:BSPIS:rx_status_4\ <= (not \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

\SPIS:BSPIS:mosi_to_dp\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\ and Net_16)
	OR (not \SPIS:BSPIS:count_0\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_1\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_2\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_3\ and \SPIS:BSPIS:mosi_tmp\));

Net_1821 <= (not Net_74);

Net_8220D <= ((not \FreqDiv_1:count_4\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and Net_8220)
	OR (not \FreqDiv_1:count_1\ and Net_8220)
	OR (Net_8220 and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_5\ and Net_8220)
	OR (not \FreqDiv_1:count_6\ and Net_8220)
	OR (not \FreqDiv_1:count_7\ and Net_8220)
	OR (not \FreqDiv_1:count_8\ and Net_8220)
	OR (Net_8220 and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_4\ and Net_8220)
	OR (Net_8220 and \FreqDiv_1:count_9\)
	OR not \FreqDiv_1:not_last_reset\);

\FreqDiv_1:count_9\\D\ <= ((not \FreqDiv_1:count_9\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_8\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \FreqDiv_1:count_0\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_1\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_2\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:count_8\ and \FreqDiv_1:count_9\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_9\));

\FreqDiv_1:count_8\\D\ <= ((not \FreqDiv_1:count_8\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\)
	OR (not \FreqDiv_1:count_0\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_1\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_2\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:count_9\ and not \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \FreqDiv_1:count_8\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_8\));

\FreqDiv_1:count_7\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_7\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_7\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:count_7\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_7\));

\FreqDiv_1:count_6\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_6\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:count_6\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_6\));

\FreqDiv_1:count_5\\D\ <= ((not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_5\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_4\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_5\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_5\));

\FreqDiv_1:count_4\\D\ <= ((not \FreqDiv_1:count_4\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_4\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\));

\FreqDiv_1:count_3\\D\ <= ((not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_5\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_6\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_7\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_8\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_9\ and not \FreqDiv_1:count_3\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_3\));

\FreqDiv_1:count_2\\D\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_2\));

\FreqDiv_1:count_1\\D\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_1\));

\FreqDiv_1:count_0\\D\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:not_last_reset\)
	OR (not \FreqDiv_1:not_last_reset\ and \FreqDiv_1:count_0\));

\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((\FreqDiv_1:count_7\ and \FreqDiv_1:count_6\ and \FreqDiv_1:count_5\ and \FreqDiv_1:count_4\ and \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

\ShiftBy2_1:dsignal\\D\ <= ((not \ShiftBy2_1:DP_select_0\ and \ShiftBy2_1:DP_select_1\)
	OR (Net_8028 and \ShiftBy2_1:DP_select_1\));

\ShiftBy2_1:S1_1\\D\ <= ((not \ShiftBy2_1:DP_select_1\ and \ShiftBy2_1:DP_select_0\));

\ShiftBy2_1:S1_0\\D\ <= ((not \ShiftBy2_1:DP_select_0\ and not \ShiftBy2_1:DP_select_1\ and Net_8027));

\ShiftBy2_2:dsignal\\D\ <= ((not \ShiftBy2_2:DP_select_0\ and \ShiftBy2_2:DP_select_1\)
	OR (Net_8031 and \ShiftBy2_2:DP_select_1\));

\ShiftBy2_2:S1_1\\D\ <= ((not \ShiftBy2_2:DP_select_1\ and \ShiftBy2_2:DP_select_0\));

\ShiftBy2_2:S1_0\\D\ <= ((not \ShiftBy2_2:DP_select_0\ and not \ShiftBy2_2:DP_select_1\ and Net_8030));

Pin_TIA4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee71237e-cb9b-4c3f-8f8c-4cadfd6cf1bd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA4_net_0),
		analog=>Net_8170,
		io=>(tmpIO_0__Pin_TIA4_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA4_net_0);
\Opamp_2:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_259,
		vminus=>\Opamp_2:Net_29\,
		vout=>Net_157);
\Opamp_2:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_2:Net_29\,
		signal2=>Net_157);
\PGA_Inv_2:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_6576,
		vin=>Net_155,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_Inv_2:Net_30\,
		vout=>Net_259);
\PGA_Inv_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>Net_6576,
		vin=>Net_6577,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_Inv_1:Net_30\,
		vout=>Net_231);
Pin_LED_AMPB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"46ed3073-4638-4558-a032-ae00afa1f307",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_LED_AMPB_net_0),
		analog=>Net_157,
		io=>(tmpIO_0__Pin_LED_AMPB_net_0),
		siovref=>(tmpSIOVREF__Pin_LED_AMPB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LED_AMPB_net_0);
\VDAC4:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_45,
		iout=>\VDAC4:Net_77\);
\VDAC4:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC4:Net_77\);
\VDAC3:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_40,
		iout=>\VDAC3:Net_77\);
\VDAC3:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC3:Net_77\);
\VDAC2:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_35,
		iout=>\VDAC2:Net_77\);
\VDAC2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC2:Net_77\);
\VDAC1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_30,
		iout=>\VDAC1:Net_77\);
\VDAC1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC1:Net_77\);
\Opamp_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_231,
		vminus=>\Opamp_1:Net_29\,
		vout=>Net_8093);
\Opamp_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_1:Net_29\,
		signal2=>Net_8093);
\Opamp_4:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_160,
		vminus=>\Opamp_4:Net_29\,
		vout=>Net_6577);
\Opamp_4:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_4:Net_29\,
		signal2=>Net_6577);
\Opamp_3:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_156,
		vminus=>\Opamp_3:Net_29\,
		vout=>Net_155);
\Opamp_3:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_3:Net_29\,
		signal2=>Net_155);
AMux_DelSig_CYAMUXSIDE_A:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"0000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8097, Net_8095, Net_8175, Net_61),
		hw_ctrl_en=>(others => zero),
		vout=>Net_8099);
AMux_DelSig_CYAMUXSIDE_B:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"0000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_8098, Net_8096, Net_8176, Net_62),
		hw_ctrl_en=>(others => zero),
		vout=>Net_8100);
\USB:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_1010\);
\USB:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7407789-a1bc-4561-a2c0-c490975a4efb/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dm_net_0\),
		analog=>\USB:Net_597\,
		io=>(\USB:tmpIO_0__Dm_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>\USB:tmpINTERRUPT_0__Dm_net_0\);
\USB:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7407789-a1bc-4561-a2c0-c490975a4efb/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(\USB:tmpFB_0__Dp_net_0\),
		analog=>\USB:Net_1000\,
		io=>(\USB:tmpIO_0__Dp_net_0\),
		siovref=>(\USB:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>\USB:Net_1010\);
\USB:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USB:Net_1000\,
		dm=>\USB:Net_597\,
		sof_int=>Net_5352,
		arb_int=>\USB:Net_1889\,
		usb_int=>\USB:Net_1876\,
		ept_int=>(\USB:ep_int_8\, \USB:ep_int_7\, \USB:ep_int_6\, \USB:ep_int_5\,
			\USB:ep_int_4\, \USB:ep_int_3\, \USB:ep_int_2\, \USB:ep_int_1\,
			\USB:ep_int_0\),
		ord_int=>\USB:Net_95\,
		dma_req=>(\USB:dma_request_7\, \USB:dma_request_6\, \USB:dma_request_5\, \USB:dma_request_4\,
			\USB:dma_request_3\, \USB:dma_request_2\, \USB:dma_request_1\, \USB:dma_request_0\),
		dma_termin=>\USB:dma_terminate\);
\USB:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ep_int_1\);
\USB:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:ep_int_0\);
\USB:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_1876\);
\USB:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\USB:Net_1889\);
Pin_VDDAdiv2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bf71f6c-9dc1-4eb4-ae60-6da2a7ef9a3e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_VDDAdiv2_net_0),
		analog=>Net_6576,
		io=>(tmpIO_0__Pin_VDDAdiv2_net_0),
		siovref=>(tmpSIOVREF__Pin_VDDAdiv2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_VDDAdiv2_net_0);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_6576);
FILTER2RAM1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_8232,
		trq=>zero,
		nrq=>Net_6689);
FILTER2RAM2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_6690,
		trq=>zero,
		nrq=>Net_6692);
Pin_DAC1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07f43df2-f233-4e3c-9f35-e55d45a7544f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_DAC1_net_0),
		analog=>Net_30,
		io=>(tmpIO_0__Pin_DAC1_net_0),
		siovref=>(tmpSIOVREF__Pin_DAC1_net_0),
		annotation=>Net_90,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_DAC1_net_0);
Pin_DAC2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0d288a9-6aca-4e91-9652-6cf5c7322661",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_DAC2_net_0),
		analog=>Net_35,
		io=>(tmpIO_0__Pin_DAC2_net_0),
		siovref=>(tmpSIOVREF__Pin_DAC2_net_0),
		annotation=>Net_169,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_DAC2_net_0);
Pin_DAC3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6c91499-1859-4078-8733-7b53d70a5b74",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_DAC3_net_0),
		analog=>Net_40,
		io=>(tmpIO_0__Pin_DAC3_net_0),
		siovref=>(tmpSIOVREF__Pin_DAC3_net_0),
		annotation=>Net_171,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_DAC3_net_0);
Pin_DAC4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd4433c4-3353-4136-ad88-9d96c6cfae08",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_DAC4_net_0),
		analog=>Net_45,
		io=>(tmpIO_0__Pin_DAC4_net_0),
		siovref=>(tmpSIOVREF__Pin_DAC4_net_0),
		annotation=>Net_173,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_DAC4_net_0);
SPI_SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3601605a-2d7f-4c17-842b-94ee8268d56f",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>Net_74,
		analog=>(open),
		io=>(tmpIO_0__SPI_SS_net_0),
		siovref=>(tmpSIOVREF__SPI_SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_SS_net_0);
Pin_LED_PWMB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f4f07616-d9da-4b06-bb9f-81d93ecf08b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>Net_4245,
		fb=>(tmpFB_0__Pin_LED_PWMB_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_LED_PWMB_net_0),
		siovref=>(tmpSIOVREF__Pin_LED_PWMB_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LED_PWMB_net_0);
\SPIS:BSPIS:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS:Net_81\,
		enable=>tmpOE__Pin_TIA4_net_0,
		clock_out=>\SPIS:BSPIS:clock_fin\);
\SPIS:BSPIS:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_17,
		enable=>tmpOE__Pin_TIA4_net_0,
		clock_out=>\SPIS:BSPIS:prc_clk\);
\SPIS:BSPIS:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS:BSPIS:dp_clk_src\,
		enable=>tmpOE__Pin_TIA4_net_0,
		clock_out=>\SPIS:BSPIS:dp_clock\);
\SPIS:BSPIS:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:tx_load\,
		sc_out=>\SPIS:BSPIS:dpcounter_one_fin\);
\SPIS:BSPIS:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		sc_out=>\SPIS:BSPIS:miso_tx_empty_reg_fin\);
\SPIS:BSPIS:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:mosi_buf_overrun\,
		sc_out=>\SPIS:BSPIS:mosi_buf_overrun_reg\);
\SPIS:BSPIS:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		sc_out=>\SPIS:BSPIS:dpMOSI_fifo_full_reg\);
\SPIS:BSPIS:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS:BSPIS:dp_clock\,
		reset=>Net_74,
		load=>zero,
		enable=>Net_1821,
		count=>(\SPIS:BSPIS:count_6\, \SPIS:BSPIS:count_5\, \SPIS:BSPIS:count_4\, \SPIS:BSPIS:count_3\,
			\SPIS:BSPIS:count_2\, \SPIS:BSPIS:count_1\, \SPIS:BSPIS:count_0\),
		tc=>open);
\SPIS:BSPIS:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:byte_complete\, zero, zero, zero,
			\SPIS:BSPIS:miso_tx_empty_reg_fin\, \SPIS:BSPIS:tx_status_1\, \SPIS:BSPIS:tx_status_0\),
		interrupt=>Net_2244);
\SPIS:BSPIS:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:dpMOSI_fifo_full_reg\, \SPIS:BSPIS:rx_buf_overrun\, \SPIS:BSPIS:rx_status_4\, \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_7906);
\SPIS:BSPIS:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(Net_1821, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:miso_from_dp\,
		f0_bus_stat=>\SPIS:BSPIS:tx_status_1\,
		f0_blk_stat=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS:BSPIS:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7cc94224-6408-4653-9386-90558f8d2e67/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS:Net_81\,
		dig_domain_out=>open);
SPI_MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"1",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_1821),
		y=>Net_20,
		fb=>(tmpFB_0__SPI_MISO_net_0),
		analog=>(open),
		io=>(tmpIO_0__SPI_MISO_net_0),
		siovref=>(tmpSIOVREF__SPI_MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_MISO_net_0);
Pin_LED_PWMA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"1",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>Net_4221,
		fb=>(tmpFB_0__Pin_LED_PWMA_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_LED_PWMA_net_0),
		siovref=>(tmpSIOVREF__Pin_LED_PWMA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LED_PWMA_net_0);
Pin_TIA2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"358c8d0b-9421-4f00-9f90-9d0dbb804108",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA2_net_0),
		analog=>Net_8177,
		io=>(tmpIO_0__Pin_TIA2_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA2_net_0);
Pin_TIA1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA1_net_0),
		analog=>Net_8166,
		io=>(tmpIO_0__Pin_TIA1_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA1_net_0);
Pin_TIA3P5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d1cbe27a-dd6c-48d8-b00e-4baa570b780e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA3P5_net_0),
		analog=>Net_156,
		io=>(tmpIO_0__Pin_TIA3P5_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA3P5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA3P5_net_0);
Pin_TIA1P5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"200ca8a8-5c3d-4148-9728-24a55a3e3e9e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA1P5_net_0),
		analog=>Net_160,
		io=>(tmpIO_0__Pin_TIA1P5_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA1P5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA1P5_net_0);
Pin_LED_AMPA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"60b95381-025d-4fb7-9962-aba1cc1ba6d4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_LED_AMPA_net_0),
		analog=>Net_8093,
		io=>(tmpIO_0__Pin_LED_AMPA_net_0),
		siovref=>(tmpSIOVREF__Pin_LED_AMPA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_LED_AMPA_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"136a0538-4afd-451e-af14-55ac5ebba12a",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8103,
		dig_domain_out=>open);
SAR2FILTER1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_124,
		trq=>zero,
		nrq=>Net_8106);
SAR2FILTER2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_8212,
		trq=>zero,
		nrq=>Net_8108);
isr_spi_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_7955);
\Filter:DFB\:cy_psoc3_dfb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>zero,
		in_1=>zero,
		in_2=>zero,
		out_1=>\Filter:Net_8\,
		out_2=>\Filter:Net_9\,
		dmareq_1=>Net_8232,
		dmareq_2=>Net_6690,
		interrupt=>Net_8294);
SPI2RAM:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_7906,
		trq=>zero,
		nrq=>Net_7955);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"acc7b307-e731-4eb2-98df-99416a158909",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_777,
		dig_domain_out=>open);
\PWM2:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_777,
		kill=>zero,
		enable=>tmpOE__Pin_TIA4_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM2:Net_63\,
		compare=>Net_4245,
		interrupt=>\PWM2:Net_54\);
\PWM1:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_777,
		kill=>zero,
		enable=>tmpOE__Pin_TIA4_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM1:Net_63\,
		compare=>Net_4221,
		interrupt=>\PWM1:Net_54\);
vRef_4:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_224);
SPI_SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42a1c22f-6008-4c86-b67d-059696ab6bd0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>Net_17,
		analog=>(open),
		io=>(tmpIO_0__SPI_SCLK_net_0),
		siovref=>(tmpSIOVREF__SPI_SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_SCLK_net_0);
SPI_MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>Net_16,
		analog=>(open),
		io=>(tmpIO_0__SPI_MOSI_net_0),
		siovref=>(tmpSIOVREF__SPI_MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SPI_MOSI_net_0);
I2C_Pins:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34cfed22-c960-4363-8ecf-2f6fc0d15200",
		drive_mode=>"100100",
		ibuf_enabled=>"11",
		init_dr_st=>"11",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"scl,sda",
		pin_mode=>"BB",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"11",
		sio_ibuf=>"0",
		sio_info=>"1011",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"11",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0, tmpOE__Pin_TIA4_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__I2C_Pins_net_1, tmpFB_1__I2C_Pins_net_0),
		analog=>(open, open),
		io=>(Net_7, Net_6),
		siovref=>(tmpSIOVREF__I2C_Pins_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I2C_Pins_net_0);
Pin_DACREF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e638ed0b-ded7-4fed-9496-00dc9543c911",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_DACREF_net_0),
		analog=>Net_224,
		io=>(tmpIO_0__Pin_DACREF_net_0),
		siovref=>(tmpSIOVREF__Pin_DACREF_net_0),
		annotation=>Net_6306,
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_DACREF_net_0);
\I2C:I2C_Prim\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>zero,
		scl_in=>\I2C:Net_175\,
		sda_in=>\I2C:Net_181\,
		scl_out=>\I2C:Net_174\,
		sda_out=>\I2C:Net_173\,
		interrupt=>\I2C:Net_172\);
\I2C:cy_bufoe_1\:cy_bufoe
	PORT MAP(x=>\I2C:Net_173\,
		oe=>tmpOE__Pin_TIA4_net_0,
		y=>Net_7,
		yfb=>\I2C:Net_181\);
\I2C:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>\I2C:Net_174\,
		oe=>tmpOE__Pin_TIA4_net_0,
		y=>Net_6,
		yfb=>\I2C:Net_175\);
\I2C:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\I2C:Net_172\);
SHIFT2FILTER1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_8028,
		trq=>zero,
		nrq=>Net_8142);
SHIFT2FILTER2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_8031,
		trq=>zero,
		nrq=>Net_8147);
Pin_TIA3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6880953-7c10-47c1-8310-3eada72d5b82",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_TIA3_net_0),
		analog=>Net_6630,
		io=>(tmpIO_0__Pin_TIA3_net_0),
		siovref=>(tmpSIOVREF__Pin_TIA3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_TIA3_net_0);
\DelSig:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_690\,
		signal2=>\DelSig:Net_35\);
\DelSig:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DelSig:Net_34\);
\DelSig:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_677\,
		signal2=>\DelSig:Net_34\);
\DelSig:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>20)
	PORT MAP(aclock=>\DelSig:Net_488\,
		vplus=>Net_8099,
		vminus=>\DelSig:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\DelSig:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\DelSig:Net_93\,
		ext_pin_1=>\DelSig:Net_573\,
		ext_pin_2=>\DelSig:Net_41\,
		ext_vssa=>\DelSig:Net_109\,
		qtz_ref=>\DelSig:Net_677\,
		dec_clock=>\DelSig:aclock\,
		mod_dat=>(\DelSig:mod_dat_3\, \DelSig:mod_dat_2\, \DelSig:mod_dat_1\, \DelSig:mod_dat_0\),
		dout_udb=>(\DelSig:Net_245_7\, \DelSig:Net_245_6\, \DelSig:Net_245_5\, \DelSig:Net_245_4\,
			\DelSig:Net_245_3\, \DelSig:Net_245_2\, \DelSig:Net_245_1\, \DelSig:Net_245_0\));
\DelSig:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DelSig:Net_352\);
\DelSig:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_109\,
		signal2=>\DelSig:Net_352\);
\DelSig:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76b1ab4f-1c1c-49e7-8330-bd9f86106c6c/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\DelSig:Net_93\,
		dig_domain_out=>open);
\DelSig:Bypass_P03\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76b1ab4f-1c1c-49e7-8330-bd9f86106c6c/20681f4c-d171-47ae-a1cb-d832cd711191",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(\DelSig:tmpFB_0__Bypass_P03_net_0\),
		analog=>\DelSig:Net_248\,
		io=>(\DelSig:tmpIO_0__Bypass_P03_net_0\),
		siovref=>(\DelSig:tmpSIOVREF__Bypass_P03_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>\DelSig:tmpINTERRUPT_0__Bypass_P03_net_0\);
\DelSig:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DelSig:Net_257\);
\DelSig:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\DelSig:Net_249\);
\DelSig:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_41\,
		signal2=>\DelSig:Net_257\);
\DelSig:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_573\,
		signal2=>\DelSig:Net_248\);
\DelSig:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\DelSig:Net_520\,
		signal2=>Net_8100);
\DelSig:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8117);
\DelSig:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"76b1ab4f-1c1c-49e7-8330-bd9f86106c6c/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"5434782608.69565",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\DelSig:Net_488\,
		dig_domain_out=>open);
\DelSig:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\DelSig:aclock\,
		mod_dat=>(\DelSig:mod_dat_3\, \DelSig:mod_dat_2\, \DelSig:mod_dat_1\, \DelSig:mod_dat_0\),
		ext_start=>tmpOE__Pin_TIA4_net_0,
		mod_reset=>\DelSig:mod_reset\,
		interrupt=>Net_8117);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\SAR1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR1:Net_248\,
		signal2=>\SAR1:Net_233\);
\SAR1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_124);
\SAR1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"03d0974e-a878-40d8-a741-5a726141c585/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"55555555.5555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SAR1:Net_376\,
		dig_domain_out=>open);
\SAR1:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_8166,
		vminus=>\SAR1:Net_126\,
		ext_pin=>\SAR1:Net_215\,
		vrefhi_out=>\SAR1:Net_257\,
		vref=>\SAR1:Net_248\,
		clock=>\SAR1:Net_376\,
		pump_clock=>\SAR1:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\SAR1:Net_252\,
		next_out=>Net_8127,
		data_out=>(\SAR1:Net_207_11\, \SAR1:Net_207_10\, \SAR1:Net_207_9\, \SAR1:Net_207_8\,
			\SAR1:Net_207_7\, \SAR1:Net_207_6\, \SAR1:Net_207_5\, \SAR1:Net_207_4\,
			\SAR1:Net_207_3\, \SAR1:Net_207_2\, \SAR1:Net_207_1\, \SAR1:Net_207_0\),
		eof_udb=>Net_124);
\SAR1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR1:Net_215\,
		signal2=>\SAR1:Net_210\);
\SAR1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"03d0974e-a878-40d8-a741-5a726141c585/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(\SAR1:tmpFB_0__Bypass_net_0\),
		analog=>\SAR1:Net_210\,
		io=>(\SAR1:tmpIO_0__Bypass_net_0\),
		siovref=>(\SAR1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>\SAR1:tmpINTERRUPT_0__Bypass_net_0\);
\SAR1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR1:Net_126\,
		signal2=>Net_8177);
\SAR1:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR1:Net_209\);
\SAR1:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\SAR1:Net_233\);
\SAR1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR1:Net_257\,
		signal2=>\SAR1:Net_255\);
\SAR1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR1:Net_255\);
\SAR1:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR1:Net_368\);
\SAR2:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR2:Net_248\,
		signal2=>\SAR2:Net_233\);
\SAR2:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_8212);
\SAR2:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d7242b6f-6a40-4608-ad27-029ad3dc9f79/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"55555555.5555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SAR2:Net_376\,
		dig_domain_out=>open);
\SAR2:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_6630,
		vminus=>\SAR2:Net_126\,
		ext_pin=>\SAR2:Net_215\,
		vrefhi_out=>\SAR2:Net_257\,
		vref=>\SAR2:Net_248\,
		clock=>\SAR2:Net_376\,
		pump_clock=>\SAR2:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\SAR2:Net_252\,
		next_out=>Net_8131,
		data_out=>(\SAR2:Net_207_11\, \SAR2:Net_207_10\, \SAR2:Net_207_9\, \SAR2:Net_207_8\,
			\SAR2:Net_207_7\, \SAR2:Net_207_6\, \SAR2:Net_207_5\, \SAR2:Net_207_4\,
			\SAR2:Net_207_3\, \SAR2:Net_207_2\, \SAR2:Net_207_1\, \SAR2:Net_207_0\),
		eof_udb=>Net_8212);
\SAR2:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR2:Net_215\,
		signal2=>\SAR2:Net_210\);
\SAR2:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d7242b6f-6a40-4608-ad27-029ad3dc9f79/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>(zero),
		fb=>(\SAR2:tmpFB_0__Bypass_net_0\),
		analog=>\SAR2:Net_210\,
		io=>(\SAR2:tmpIO_0__Bypass_net_0\),
		siovref=>(\SAR2:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>\SAR2:tmpINTERRUPT_0__Bypass_net_0\);
\SAR2:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR2:Net_126\,
		signal2=>Net_8170);
\SAR2:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR2:Net_209\);
\SAR2:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\SAR2:Net_233\);
\SAR2:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\SAR2:Net_257\,
		signal2=>\SAR2:Net_255\);
\SAR2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR2:Net_255\);
\SAR2:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SAR2:Net_368\);
isr_filter_ready1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_6689);
\ShiftBy2_1:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_8103,
		cs_addr=>(zero, \ShiftBy2_1:DP_select_1\, \ShiftBy2_1:DP_select_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftBy2_1:DP:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftBy2_1:DP:sh_right\,
		sol=>\ShiftBy2_1:DP:sh_left\,
		msbi=>\ShiftBy2_1:DP:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftBy2_1:DP:cmp_eq_1\, \ShiftBy2_1:DP:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ShiftBy2_1:DP:cmp_lt_1\, \ShiftBy2_1:DP:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ShiftBy2_1:DP:cmp_zero_1\, \ShiftBy2_1:DP:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ShiftBy2_1:DP:cmp_ff_1\, \ShiftBy2_1:DP:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ShiftBy2_1:DP:cap_1\, \ShiftBy2_1:DP:cap_0\),
		cfbi=>zero,
		cfbo=>\ShiftBy2_1:DP:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftBy2_1:DP:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_8103,
		cs_addr=>(zero, \ShiftBy2_1:DP_select_1\, \ShiftBy2_1:DP_select_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftBy2_1:DP:carry\,
		co=>open,
		sir=>\ShiftBy2_1:DP:sh_left\,
		sor=>\ShiftBy2_1:DP:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftBy2_1:DP:msb\,
		cei=>(\ShiftBy2_1:DP:cmp_eq_1\, \ShiftBy2_1:DP:cmp_eq_0\),
		ceo=>open,
		cli=>(\ShiftBy2_1:DP:cmp_lt_1\, \ShiftBy2_1:DP:cmp_lt_0\),
		clo=>open,
		zi=>(\ShiftBy2_1:DP:cmp_zero_1\, \ShiftBy2_1:DP:cmp_zero_0\),
		zo=>open,
		fi=>(\ShiftBy2_1:DP:cmp_ff_1\, \ShiftBy2_1:DP:cmp_ff_0\),
		fo=>open,
		capi=>(\ShiftBy2_1:DP:cap_1\, \ShiftBy2_1:DP:cap_0\),
		capo=>open,
		cfbi=>\ShiftBy2_1:DP:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Pin_test1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9737cd6b-90d4-4bcb-aa8b-6375accff437",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_TIA4_net_0),
		y=>Net_8220,
		fb=>(tmpFB_0__Pin_test1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_test1_net_0),
		siovref=>(tmpSIOVREF__Pin_test1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Pin_TIA4_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Pin_TIA4_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_test1_net_0);
isr_filter_ready2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_6692);
\ShiftBy2_2:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000110000000000000000000001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_8103,
		cs_addr=>(zero, \ShiftBy2_2:DP_select_1\, \ShiftBy2_2:DP_select_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\ShiftBy2_2:DP:carry\,
		sir=>zero,
		sor=>open,
		sil=>\ShiftBy2_2:DP:sh_right\,
		sol=>\ShiftBy2_2:DP:sh_left\,
		msbi=>\ShiftBy2_2:DP:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\ShiftBy2_2:DP:cmp_eq_1\, \ShiftBy2_2:DP:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\ShiftBy2_2:DP:cmp_lt_1\, \ShiftBy2_2:DP:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\ShiftBy2_2:DP:cmp_zero_1\, \ShiftBy2_2:DP:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\ShiftBy2_2:DP:cmp_ff_1\, \ShiftBy2_2:DP:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\ShiftBy2_2:DP:cap_1\, \ShiftBy2_2:DP:cap_0\),
		cfbi=>zero,
		cfbo=>\ShiftBy2_2:DP:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\ShiftBy2_2:DP:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000010001000000010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011110000001100000000111111110001000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_8103,
		cs_addr=>(zero, \ShiftBy2_2:DP_select_1\, \ShiftBy2_2:DP_select_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\ShiftBy2_2:DP:carry\,
		co=>open,
		sir=>\ShiftBy2_2:DP:sh_left\,
		sor=>\ShiftBy2_2:DP:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\ShiftBy2_2:DP:msb\,
		cei=>(\ShiftBy2_2:DP:cmp_eq_1\, \ShiftBy2_2:DP:cmp_eq_0\),
		ceo=>open,
		cli=>(\ShiftBy2_2:DP:cmp_lt_1\, \ShiftBy2_2:DP:cmp_lt_0\),
		clo=>open,
		zi=>(\ShiftBy2_2:DP:cmp_zero_1\, \ShiftBy2_2:DP:cmp_zero_0\),
		zo=>open,
		fi=>(\ShiftBy2_2:DP:cmp_ff_1\, \ShiftBy2_2:DP:cmp_ff_0\),
		fo=>open,
		capi=>(\ShiftBy2_2:DP:cap_1\, \ShiftBy2_2:DP:cap_0\),
		capo=>open,
		cfbi=>\ShiftBy2_2:DP:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SAR2SHIFT1:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_124,
		trq=>zero,
		nrq=>Net_8027);
SAR2SHIFT2:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>Net_8212,
		trq=>zero,
		nrq=>Net_8030);
\SPIS:BSPIS:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:dpcounter_one_fin\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:dpcounter_one_reg\);
\SPIS:BSPIS:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:mosi_buf_overrun_reg\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:mosi_buf_overrun_fin\);
\SPIS:BSPIS:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_16,
		clk=>\SPIS:BSPIS:prc_clk\,
		q=>\SPIS:BSPIS:mosi_tmp\);
\FreqDiv_1:not_last_reset\:cy_dff
	PORT MAP(d=>tmpOE__Pin_TIA4_net_0,
		clk=>Net_6689,
		q=>\FreqDiv_1:not_last_reset\);
Net_8220:cy_dff
	PORT MAP(d=>Net_8220D,
		clk=>Net_6689,
		q=>Net_8220);
\FreqDiv_1:count_9\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_9\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_9\);
\FreqDiv_1:count_8\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_8\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_8\);
\FreqDiv_1:count_7\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_7\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_7\);
\FreqDiv_1:count_6\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_6\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_6\);
\FreqDiv_1:count_5\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_5\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_5\);
\FreqDiv_1:count_4\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_4\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_4\);
\FreqDiv_1:count_3\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_3\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_3\);
\FreqDiv_1:count_2\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_2\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_2\);
\FreqDiv_1:count_1\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_1\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_1\);
\FreqDiv_1:count_0\:cy_dff
	PORT MAP(d=>\FreqDiv_1:count_0\\D\,
		clk=>Net_6689,
		q=>\FreqDiv_1:count_0\);
\ShiftBy2_1:dsignal\:cy_dff
	PORT MAP(d=>\ShiftBy2_1:dsignal\\D\,
		clk=>Net_8103,
		q=>Net_8028);
\ShiftBy2_1:S1_0\:cy_dff
	PORT MAP(d=>\ShiftBy2_1:S1_0\\D\,
		clk=>Net_8103,
		q=>\ShiftBy2_1:DP_select_0\);
\ShiftBy2_1:S1_1\:cy_dff
	PORT MAP(d=>\ShiftBy2_1:S1_1\\D\,
		clk=>Net_8103,
		q=>\ShiftBy2_1:DP_select_1\);
\ShiftBy2_2:dsignal\:cy_dff
	PORT MAP(d=>\ShiftBy2_2:dsignal\\D\,
		clk=>Net_8103,
		q=>Net_8031);
\ShiftBy2_2:S1_0\:cy_dff
	PORT MAP(d=>\ShiftBy2_2:S1_0\\D\,
		clk=>Net_8103,
		q=>\ShiftBy2_2:DP_select_0\);
\ShiftBy2_2:S1_1\:cy_dff
	PORT MAP(d=>\ShiftBy2_2:S1_1\\D\,
		clk=>Net_8103,
		q=>\ShiftBy2_2:DP_select_1\);

END R_T_L;
