{
  "module_name": "nv35.c",
  "hash_id": "2a865e384cca961f5b42550b6251987fba123821611f278fc1057e8d157fe240",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/nv35.c",
  "human_readable_source": "\n#include \"nv20.h\"\n#include \"regs.h\"\n\n#include <core/gpuobj.h>\n#include <engine/fifo.h>\n#include <engine/fifo/chan.h>\n\n \n\nstatic const struct nvkm_object_func\nnv35_gr_chan = {\n\t.dtor = nv20_gr_chan_dtor,\n\t.init = nv20_gr_chan_init,\n\t.fini = nv20_gr_chan_fini,\n};\n\nstatic int\nnv35_gr_chan_new(struct nvkm_gr *base, struct nvkm_chan *fifoch,\n\t\t const struct nvkm_oclass *oclass, struct nvkm_object **pobject)\n{\n\tstruct nv20_gr *gr = nv20_gr(base);\n\tstruct nv20_gr_chan *chan;\n\tint ret, i;\n\n\tif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tnvkm_object_ctor(&nv35_gr_chan, oclass, &chan->object);\n\tchan->gr = gr;\n\tchan->chid = fifoch->id;\n\t*pobject = &chan->object;\n\n\tret = nvkm_memory_new(gr->base.engine.subdev.device,\n\t\t\t      NVKM_MEM_TARGET_INST, 0x577c, 16, true,\n\t\t\t      &chan->inst);\n\tif (ret)\n\t\treturn ret;\n\n\tnvkm_kmap(chan->inst);\n\tnvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));\n\tnvkm_wo32(chan->inst, 0x040c, 0x00000101);\n\tnvkm_wo32(chan->inst, 0x0420, 0x00000111);\n\tnvkm_wo32(chan->inst, 0x0424, 0x00000060);\n\tnvkm_wo32(chan->inst, 0x0440, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x0444, 0xffff0000);\n\tnvkm_wo32(chan->inst, 0x0448, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x045c, 0x44400000);\n\tnvkm_wo32(chan->inst, 0x0488, 0xffff0000);\n\tfor (i = 0x04dc; i < 0x04e4; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x04e8, 0x00011100);\n\tfor (i = 0x0504; i < 0x0544; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x07ff0000);\n\tnvkm_wo32(chan->inst, 0x054c, 0x4b7fffff);\n\tnvkm_wo32(chan->inst, 0x0588, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x058c, 0x30201000);\n\tnvkm_wo32(chan->inst, 0x0590, 0x70605040);\n\tnvkm_wo32(chan->inst, 0x0594, 0xb8a89888);\n\tnvkm_wo32(chan->inst, 0x0598, 0xf8e8d8c8);\n\tnvkm_wo32(chan->inst, 0x05ac, 0xb0000000);\n\tfor (i = 0x0604; i < 0x0644; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00010588);\n\tfor (i = 0x0644; i < 0x0684; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00030303);\n\tfor (i = 0x06c4; i < 0x0704; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0008aae4);\n\tfor (i = 0x0704; i < 0x0744; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x01012000);\n\tfor (i = 0x0744; i < 0x0784; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080008);\n\tnvkm_wo32(chan->inst, 0x0860, 0x00040000);\n\tnvkm_wo32(chan->inst, 0x0864, 0x00010000);\n\tfor (i = 0x0868; i < 0x0878; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00040004);\n\tfor (i = 0x1f1c; i <= 0x308c ; i += 16) {\n\t\tnvkm_wo32(chan->inst, i + 0, 0x10700ff9);\n\t\tnvkm_wo32(chan->inst, i + 4, 0x0436086c);\n\t\tnvkm_wo32(chan->inst, i + 8, 0x000c001b);\n\t}\n\tfor (i = 0x30bc; i < 0x30cc; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0000ffff);\n\tnvkm_wo32(chan->inst, 0x3450, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x380c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3820, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x384c, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x3850, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3854, 0x3f000000);\n\tnvkm_wo32(chan->inst, 0x385c, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x3860, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3868, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x3870, 0xbf800000);\n\tnvkm_done(chan->inst);\n\treturn 0;\n}\n\n \n\nstatic const struct nvkm_gr_func\nnv35_gr = {\n\t.dtor = nv20_gr_dtor,\n\t.oneinit = nv20_gr_oneinit,\n\t.init = nv30_gr_init,\n\t.intr = nv20_gr_intr,\n\t.tile = nv20_gr_tile,\n\t.chan_new = nv35_gr_chan_new,\n\t.sclass = {\n\t\t{ -1, -1, 0x0012, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0019, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0030, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0039, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0043, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0044, &nv04_gr_object },  \n\t\t{ -1, -1, 0x004a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0062, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0072, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0089, &nv04_gr_object },  \n\t\t{ -1, -1, 0x008a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009f, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0362, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0389, &nv04_gr_object },  \n\t\t{ -1, -1, 0x038a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x039e, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0497, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0597, &nv04_gr_object },  \n\t\t{}\n\t}\n};\n\nint\nnv35_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn nv20_gr_new_(&nv35_gr, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}