Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 21:52:24 2024
| Host         : Desktop-NUC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sine_top_control_sets_placed.rpt
| Design       : sine_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   377 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |             375 |          107 |
| No           | Yes                   | No                     |            1098 |          334 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |           19 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                        Enable Signal                                        |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dds_cordic_inst/phase_input_reg[1]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[1]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[6]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[5]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[5]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[7]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[2]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[2]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[3]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[3]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[8]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[8]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[9]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[9]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[4]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[4]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[10]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[10]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[0]_LDC_i_1_n_0  |                                                                                             | dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[16]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[16]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[17]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[15]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[15]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[12]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[11]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[11]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[13]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[13]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  dds_cordic_inst/phase_input_reg[14]_LDC_i_1_n_0 |                                                                                             | dds_cordic_inst/phase_input_reg[14]_LDC_i_2_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[8]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[9]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | sw_rst_IBUF                                                                                                   |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[4]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[10]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[16]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[17]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[15]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[12]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[11]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[13]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[14]_LDC_i_1_n_0                                                               |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[0]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[1]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[6]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[5]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[7]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[2]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/phase_input[17]_P_i_1_n_0                                                   | dds_cordic_inst/phase_input_reg[3]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  clk_pll_inst/inst/clk_out_100                   | mode0                                                                                       | sw_rst_IBUF                                                                                                   |                1 |              2 |         2.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[1]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[8]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[7]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[5]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[6]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[4]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[3]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[9]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[2]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[13]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[12]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[17]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[16]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[0]_LDC_i_2_n_0                                                                |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[10]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[15]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[11]_LDC_i_2_n_0                                                               |                1 |              3 |         3.00 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_input_reg[14]_LDC_i_2_n_0                                                               |                2 |              5 |         2.50 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             |                                                                                                               |                6 |             12 |         2.00 |
|  clk_pll_inst/inst/clk_out_100                   | dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/CE | dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q |                5 |             17 |         3.40 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/sin_cos_flag_delay_delay_inst/shift_reg[20]_i_1_n_0                                           |                5 |             21 |         4.20 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/phase_tvalid_i_1_n_0                                                                          |               82 |            297 |         3.62 |
|  clk_pll_inst/inst/clk_out_100                   |                                                                                             | dds_cordic_inst/sine_cordic_inst/cordic_sin_ip_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q |              316 |           1080 |         3.42 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


