INFO-FLOW: Workspace E:/Vivado/Project_Vitis_HLS/AirLight/solution1 opened at Mon Sep 05 11:57:26 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.136 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/Vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/Vivado/Vivado/2020.2/data;E:/Vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 3.476 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.143 sec.
Command       add_library done; 0.323 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.882 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip
Execute     config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.448 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/Vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/Vivado/Vivado/2020.2/data;E:/Vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Command     add_library done; 0.243 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.323 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip -rtl verilog 
Execute   source ./AirLight/solution1/directives.tcl 
Execute     set_directive_top -name AirLight AirLight 
INFO: [HLS 200-1510] Running: set_directive_top -name AirLight AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 191.871 MB.
INFO: [HLS 200-10] Analyzing design file 'AirLight/source/AirLight.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling AirLight/source/AirLight.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang AirLight/source/AirLight.cpp -foptimization-record-file=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Vivado/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.cpp.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.cpp.err.log 
Command       ap_eval done; 0.407 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top AirLight -name=AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
Execute       source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/.systemc_flag -fix-errors E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.701 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/all.directive.json -fix-errors E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.348 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.434 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 10.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang-tidy.AirLight.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang-tidy.AirLight.pp.0.cpp.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang-tidy.AirLight.pp.0.cpp.err.log 
Command         ap_eval done; 11.073 sec.
Execute         source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 12.553 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/xilinx-dataflow-lawyer.AirLight.pp.0.cpp.diag.yml E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/xilinx-dataflow-lawyer.AirLight.pp.0.cpp.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/xilinx-dataflow-lawyer.AirLight.pp.0.cpp.err.log 
Command       ap_eval done; 4.59 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot -I E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.pp.0.cpp.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.AirLight.pp.0.cpp.err.log 
Command       ap_eval done; 4.4 sec.
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: AirLight/source/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5496] the pragma is not supported and will be ignored: AirLight/source/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': AirLight/source/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': AirLight/source/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': AirLight/source/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': AirLight/source/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': AirLight/source/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': AirLight/source/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': AirLight/source/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': AirLight/source/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-1017] unknown pragma ignored: AirLight/source/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': AirLight/source/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': AirLight/source/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5514] extra token before variable expression is ignored: AirLight/source/hls/hls_video_haar.h:192:43
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 37.994 seconds; current allocated memory: 196.822 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.g.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.0.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc E:/Vivado/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Vivado/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc E:/Vivado/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.883 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.888 sec.
Execute       run_link_or_opt -opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AirLight -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AirLight -reflow-float-conversion -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.126 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.135 sec.
Execute       run_link_or_opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Vivado/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.147 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.152 sec.
Execute       run_link_or_opt -opt -out E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AirLight 
Execute         ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.133 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.141 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Vivado/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=AirLight -mllvm -hls-db-dir -mllvm E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.lto.bc > E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.795 sec.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:293:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:296:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:295:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:294:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (E:/Vivado/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1616:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:20:9)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:25:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:24:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>::read()' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:21:15)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'AirLight(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul>, 0>&, int&, int&, int&)' (AirLight/source/AirLight.cpp:3:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.102 seconds; current allocated memory: 198.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 198.654 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top AirLight -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.0.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.259 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 219.935 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.1.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.213 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.156 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 255.603 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.g.1.bc to E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.1.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'AirLight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'AirLight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'AirLight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_3' (AirLight/source/AirLight.cpp:34) in function 'AirLight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_5' (AirLight/source/AirLight.cpp:14) in function 'AirLight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_7' (AirLight/source/AirLight.cpp:14) in function 'AirLight' automatically.
Command         transform done; 0.409 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.269 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 310.206 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.2.bc -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'dictB' 
INFO: [HLS 200-472] Inferring partial write operation for 'dictG' 
INFO: [HLS 200-472] Inferring partial write operation for 'dictR' 
INFO: [HLS 200-472] Inferring partial write operation for 'dictB' (AirLight/source/AirLight.cpp:20:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dictG' (AirLight/source/AirLight.cpp:22:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dictR' (AirLight/source/AirLight.cpp:24:20)
Command         transform done; 0.413 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 324.222 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.272 sec.
Command     elaborate done; 47.64 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'AirLight' ...
Execute       ap_set_top_model AirLight 
Execute       get_model_list AirLight -filter all-wo-channel -topdown 
Execute       preproc_iomode -model AirLight 
Execute       get_model_list AirLight -filter all-wo-channel 
INFO-FLOW: Model list for configure: AirLight
INFO-FLOW: Configuring Module : AirLight ...
Execute       set_default_model AirLight 
Execute       apply_spec_resource_limit AirLight 
INFO-FLOW: Model list for preprocess: AirLight
INFO-FLOW: Preprocessing Module: AirLight ...
Execute       set_default_model AirLight 
Execute       cdfg_preprocess -model AirLight 
Execute       rtl_gen_preprocess AirLight 
INFO-FLOW: Model list for synthesis: AirLight
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AirLight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AirLight 
Execute       schedule -model AirLight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 5, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_34_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_45_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_51_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.583 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 325.107 MB.
Execute       syn_report -verbosereport -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.526 sec.
Execute       db_write -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.sched.adb -f 
INFO-FLOW: Finish scheduling AirLight.
Execute       set_default_model AirLight 
Execute       bind -model AirLight 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.525 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.225 seconds; current allocated memory: 326.176 MB.
Execute       syn_report -verbosereport -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.315 sec.
Execute       db_write -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.bind.adb -f 
INFO-FLOW: Finish binding AirLight.
Execute       get_model_list AirLight -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AirLight 
INFO-FLOW: Model list for RTL generation: AirLight
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AirLight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AirLight -top_prefix  -sub_prefix AirLight_ -mg_file E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/B_A' to 'ap_vld' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/G_A' to 'ap_vld' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AirLight/R_A' to 'ap_vld' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'AirLight' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port B_A. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port G_A. It is not an AXI-Stream interface.
WARNING: [RTGEN 206-101] Cannot apply register mode option on port R_A. It is not an AXI-Stream interface.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AirLight'.
Command       create_rtl_model done; 0.264 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.792 seconds; current allocated memory: 328.865 MB.
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute       gen_rtl AirLight -istop -style xilinx -f -lang vhdl -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/syn/vhdl/AirLight 
Command       gen_rtl done; 0.134 sec.
Execute       gen_rtl AirLight -istop -style xilinx -f -lang vlog -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/syn/verilog/AirLight 
Execute       syn_report -csynth -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/syn/report/AirLight_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/syn/report/AirLight_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.383 sec.
Execute       db_write -model AirLight -f -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.adb 
Command       db_write done; 0.126 sec.
Execute       gen_tb_info AirLight -p E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight 
Execute       export_constraint_db -f -tool general -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
Execute       syn_report -designview -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.design.xml 
Command       syn_report done; 0.127 sec.
Execute       syn_report -csynthDesign -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model AirLight -o E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks AirLight 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain AirLight 
INFO-FLOW: Model list for RTL component generation: AirLight
INFO-FLOW: Handling components in module [AirLight] ... 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
INFO-FLOW: Found component AirLight_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model AirLight_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component AirLight_sitodp_32ns_64_6_no_dsp_1.
INFO-FLOW: Append model AirLight_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: Found component AirLight_mul_32s_32s_32_2_1.
INFO-FLOW: Append model AirLight_mul_32s_32s_32_2_1
INFO-FLOW: Found component AirLight_sdiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model AirLight_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component AirLight_dictB.
INFO-FLOW: Append model AirLight_dictB
INFO-FLOW: Found component AirLight_control_s_axi.
INFO-FLOW: Append model AirLight_control_s_axi
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Found component AirLight_regslice_both.
INFO-FLOW: Append model AirLight_regslice_both
INFO-FLOW: Append model AirLight
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: AirLight_dmul_64ns_64ns_64_7_max_dsp_1 AirLight_sitodp_32ns_64_6_no_dsp_1 AirLight_mul_32s_32s_32_2_1 AirLight_sdiv_32ns_32ns_32_36_seq_1 AirLight_dictB AirLight_control_s_axi AirLight_regslice_both AirLight_regslice_both AirLight_regslice_both AirLight_regslice_both AirLight_regslice_both AirLight_regslice_both AirLight_regslice_both AirLight
INFO-FLOW: To file: write model AirLight_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model AirLight_sitodp_32ns_64_6_no_dsp_1
INFO-FLOW: To file: write model AirLight_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model AirLight_sdiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model AirLight_dictB
INFO-FLOW: To file: write model AirLight_control_s_axi
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight_regslice_both
INFO-FLOW: To file: write model AirLight
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): AirLight
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/Vivado/Project_Vitis_HLS/AirLight/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'AirLight_mul_32s_32s_32_2_1_Multiplier_0'
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'AirLight_sdiv_32ns_32ns_32_36_seq_1_div'
INFO: [RTMG 210-278] Implementing memory 'AirLight_dictB_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.641 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/Vivado/Project_Vitis_HLS/AirLight/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=AirLight xml_exists=0
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.134 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.334 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=14 #gSsdmPorts=20
Execute       source E:/Vivado/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.dataonly.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.dataonly.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
Execute       sc_get_clocks AirLight 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/impl/misc/AirLight_ap_dmul_5_max_dsp_64_ip.tcl 
Execute       source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/impl/misc/AirLight_ap_sitodp_4_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.118 seconds; current allocated memory: 338.408 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AirLight.
INFO: [VLOG 209-307] Generating Verilog RTL for AirLight.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model AirLight -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 143.92 MHz
Command     autosyn done; 8.076 sec.
Command   csynth_design done; 55.741 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 3 seconds. Elapsed time: 55.884 seconds; current allocated memory: 338.641 MB.
Command ap_source done; 60.729 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Vivado/Project_Vitis_HLS/AirLight/solution1 opened at Mon Sep 05 11:59:26 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
Execute     import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/Vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/Vivado/Vivado/2020.2/data;E:/Vivado/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: E:/Vivado/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Vivado/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 3.008 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z020:-clg400:-1 
Execute         import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.135 sec.
Command       add_library done; 0.288 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.379 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip
Execute     config_export -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.773 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=E:/Vivado/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=E:/Vivado/Vivado/2020.2/data;E:/Vivado/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z020:-clg400:-1 
Execute       import_lib E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
Command     add_library done; 0.226 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.3 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip -rtl verilog 
Execute   source ./AirLight/solution1/directives.tcl 
Execute     set_directive_top -name AirLight AirLight 
INFO: [HLS 200-1510] Running: set_directive_top -name AirLight AirLight 
INFO-FLOW: Setting directive 'TOP' name=AirLight 
Execute   export_design -rtl verilog -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=E:/Vivado/Project_Vitis_HLS/AirLight/AirLight.zip -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): AirLight
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.134 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=AirLight xml_exists=1
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.158 sec.
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to AirLight
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.368 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to AirLight
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD:       copying IP vlog from E:/Vivado/Project_Vitis_HLS/AirLight/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from E:/Vivado/Project_Vitis_HLS/AirLight/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=20 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.dataonly.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.compgen.dataonly.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=AirLight
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=AirLight
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.rtl_wrap.cfg.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.constraint.tcl 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/AirLight.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/Vivado/Project_Vitis_HLS/AirLight/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
Execute     source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Vivado/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec E:/Vivado/Project_Vitis_HLS/AirLight/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s AirLight/AirLight.zip 
INFO: [HLS 200-802] Generated output file AirLight/AirLight.zip
Command   export_design done; 33.695 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 33.805 seconds; current allocated memory: 200.599 MB.
Command ap_source done; 37.936 sec.
Execute cleanup_all 
