<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Representation of the CAR registers."><meta name="keywords" content="rust, rustlang, rust-lang, Registers"><title>Registers in libtegra::car - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Registers</a></h2><div class="sidebar-elems"><section><div class="block"><h3 class="sidebar-title"><a href="#fields">Fields</a></h3><ul><li><a href="#structfield.CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0">CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0">CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0">CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0">CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0">CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0">CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0">CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0">CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0">CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0">CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC_0">CLK_RST_CONTROLLER_CLK_CPUG_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPU_MISC_0">CLK_RST_CONTROLLER_CLK_CPU_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_H_SET_0">CLK_RST_CONTROLLER_CLK_ENB_H_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_L_SET_0">CLK_RST_CONTROLLER_CLK_ENB_L_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_U_SET_0">CLK_RST_CONTROLLER_CLK_ENB_U_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_V_SET_0">CLK_RST_CONTROLLER_CLK_ENB_V_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_W_SET_0">CLK_RST_CONTROLLER_CLK_ENB_W_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_X_SET_0">CLK_RST_CONTROLLER_CLK_ENB_X_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0">CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0">CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_MASK_ARM_0">CLK_RST_CONTROLLER_CLK_MASK_ARM_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0">CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0">CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0">CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_APE_0">CLK_RST_CONTROLLER_CLK_SOURCE_APE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0">CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0">CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0">CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0">CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0">CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0">CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0">CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0">CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0">CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0">CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0">CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0">CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0">CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0">CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0">CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0">CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0">CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0">CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0">CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0">CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0">CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_LA_0">CLK_RST_CONTROLLER_CLK_SOURCE_LA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0">CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0">CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0">CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0">CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0">CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0">CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0">CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0">CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0">CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0">CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0">CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0">CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0">CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0">CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0">CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0">CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0">CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0">CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0">CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0">CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0">CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0">CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0">CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0">CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0">CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0">CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0">CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0">CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0">CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_0">CLK_RST_CONTROLLER_CLK_SOURCE_VI_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0">CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0">CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0">CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0">CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE0_0">CLK_RST_CONTROLLER_CLK_SPARE0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE1_0">CLK_RST_CONTROLLER_CLK_SPARE1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE2_0">CLK_RST_CONTROLLER_CLK_SPARE2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0">CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0">CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0">CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0">CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0">CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_F_0">CLK_RST_CONTROLLER_CPU_FINETRIM_F_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_R_0">CLK_RST_CONTROLLER_CPU_FINETRIM_R_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0">CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0">CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_DFLL_BASE_0">CLK_RST_CONTROLLER_DFLL_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0">CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0">CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0">CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_INTMASK_0">CLK_RST_CONTROLLER_INTMASK_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_INTSTATUS_0">CLK_RST_CONTROLLER_INTSTATUS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0">CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_MISC_CLK_ENB_0">CLK_RST_CONTROLLER_MISC_CLK_ENB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_OSC_CTRL_0">CLK_RST_CONTROLLER_OSC_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_0">CLK_RST_CONTROLLER_OSC_FREQ_DET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0">CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PCIE_PLL_CFG_0">CLK_RST_CONTROLLER_PCIE_PLL_CFG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_BASE_0">CLK_RST_CONTROLLER_PLLA1_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_0_0">CLK_RST_CONTROLLER_PLLA1_MISC_0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_1_0">CLK_RST_CONTROLLER_PLLA1_MISC_1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_2_0">CLK_RST_CONTROLLER_PLLA1_MISC_2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_3_0">CLK_RST_CONTROLLER_PLLA1_MISC_3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA_BASE_0">CLK_RST_CONTROLLER_PLLA_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC1_0">CLK_RST_CONTROLLER_PLLA_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC2_0">CLK_RST_CONTROLLER_PLLA_MISC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC_0">CLK_RST_CONTROLLER_PLLA_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLA_OUT_0">CLK_RST_CONTROLLER_PLLA_OUT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_BASE_0">CLK_RST_CONTROLLER_PLLC2_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_0_0">CLK_RST_CONTROLLER_PLLC2_MISC_0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_1_0">CLK_RST_CONTROLLER_PLLC2_MISC_1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_2_0">CLK_RST_CONTROLLER_PLLC2_MISC_2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_3_0">CLK_RST_CONTROLLER_PLLC2_MISC_3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_BASE_0">CLK_RST_CONTROLLER_PLLC3_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_0_0">CLK_RST_CONTROLLER_PLLC3_MISC_0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_1_0">CLK_RST_CONTROLLER_PLLC3_MISC_1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_2_0">CLK_RST_CONTROLLER_PLLC3_MISC_2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_3_0">CLK_RST_CONTROLLER_PLLC3_MISC_3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_BASE_0">CLK_RST_CONTROLLER_PLLC4_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_MISC_0">CLK_RST_CONTROLLER_PLLC4_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_OUT_0">CLK_RST_CONTROLLER_PLLC4_OUT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_BASE_0">CLK_RST_CONTROLLER_PLLC_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_0">CLK_RST_CONTROLLER_PLLC_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_1_0">CLK_RST_CONTROLLER_PLLC_MISC_1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_2_0">CLK_RST_CONTROLLER_PLLC_MISC_2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_3_0">CLK_RST_CONTROLLER_PLLC_MISC_3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLC_OUT_0">CLK_RST_CONTROLLER_PLLC_OUT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_BASE_0">CLK_RST_CONTROLLER_PLLD2_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_MISC_0">CLK_RST_CONTROLLER_PLLD2_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CFG_0">CLK_RST_CONTROLLER_PLLD2_SS_CFG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0">CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0">CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_BASE_0">CLK_RST_CONTROLLER_PLLDP_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_MISC_0">CLK_RST_CONTROLLER_PLLDP_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CFG_0">CLK_RST_CONTROLLER_PLLDP_SS_CFG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0">CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0">CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD_BASE_0">CLK_RST_CONTROLLER_PLLD_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD_MISC1_0">CLK_RST_CONTROLLER_PLLD_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLD_MISC_0">CLK_RST_CONTROLLER_PLLD_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_AUX1_0">CLK_RST_CONTROLLER_PLLE_AUX1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_AUX_0">CLK_RST_CONTROLLER_PLLE_AUX_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_BASE_0">CLK_RST_CONTROLLER_PLLE_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_MISC1_0">CLK_RST_CONTROLLER_PLLE_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_MISC_0">CLK_RST_CONTROLLER_PLLE_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0">CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0">CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL_0">CLK_RST_CONTROLLER_PLLE_SS_CNTL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLMB_BASE_0">CLK_RST_CONTROLLER_PLLMB_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLMB_MISC1_0">CLK_RST_CONTROLLER_PLLMB_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLM_BASE_0">CLK_RST_CONTROLLER_PLLM_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLM_MISC1_0">CLK_RST_CONTROLLER_PLLM_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLM_MISC2_0">CLK_RST_CONTROLLER_PLLM_MISC2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_BASE_0">CLK_RST_CONTROLLER_PLLP_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_MISC1_0">CLK_RST_CONTROLLER_PLLP_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_MISC_0">CLK_RST_CONTROLLER_PLLP_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTA_0">CLK_RST_CONTROLLER_PLLP_OUTA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTB_0">CLK_RST_CONTROLLER_PLLP_OUTB_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTC_0">CLK_RST_CONTROLLER_PLLP_OUTC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLP_RESHIFT_0">CLK_RST_CONTROLLER_PLLP_RESHIFT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_BASE_0">CLK_RST_CONTROLLER_PLLREFE_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_MISC_0">CLK_RST_CONTROLLER_PLLREFE_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_OUT_0">CLK_RST_CONTROLLER_PLLREFE_OUT_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLU_BASE_0">CLK_RST_CONTROLLER_PLLU_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0">CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLU_MISC1_0">CLK_RST_CONTROLLER_PLLU_MISC1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLU_MISC_0">CLK_RST_CONTROLLER_PLLU_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLU_OUTA_0">CLK_RST_CONTROLLER_PLLU_OUTA_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_BASE_0">CLK_RST_CONTROLLER_PLLX_BASE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0">CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0">CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_0">CLK_RST_CONTROLLER_PLLX_MISC_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_1_0">CLK_RST_CONTROLLER_PLLX_MISC_1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_2_0">CLK_RST_CONTROLLER_PLLX_MISC_2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_3_0">CLK_RST_CONTROLLER_PLLX_MISC_3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_4_0">CLK_RST_CONTROLLER_PLLX_MISC_4_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_5_0">CLK_RST_CONTROLLER_PLLX_MISC_5_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0">CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0">CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0">CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0">CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0">CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_H_0">CLK_RST_CONTROLLER_RST_DEVICES_H_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_L_0">CLK_RST_CONTROLLER_RST_DEVICES_L_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_U_0">CLK_RST_CONTROLLER_RST_DEVICES_U_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_V_0">CLK_RST_CONTROLLER_RST_DEVICES_V_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_W_0">CLK_RST_CONTROLLER_RST_DEVICES_W_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_X_0">CLK_RST_CONTROLLER_RST_DEVICES_X_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_Y_0">CLK_RST_CONTROLLER_RST_DEVICES_Y_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_H_CLR_0">CLK_RST_CONTROLLER_RST_DEV_H_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_H_SET_0">CLK_RST_CONTROLLER_RST_DEV_H_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_L_CLR_0">CLK_RST_CONTROLLER_RST_DEV_L_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_L_SET_0">CLK_RST_CONTROLLER_RST_DEV_L_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_U_CLR_0">CLK_RST_CONTROLLER_RST_DEV_U_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_U_SET_0">CLK_RST_CONTROLLER_RST_DEV_U_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_V_CLR_0">CLK_RST_CONTROLLER_RST_DEV_V_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_V_SET_0">CLK_RST_CONTROLLER_RST_DEV_V_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_W_CLR_0">CLK_RST_CONTROLLER_RST_DEV_W_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_W_SET_0">CLK_RST_CONTROLLER_RST_DEV_W_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_X_CLR_0">CLK_RST_CONTROLLER_RST_DEV_X_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_X_SET_0">CLK_RST_CONTROLLER_RST_DEV_X_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0">CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_Y_SET_0">CLK_RST_CONTROLLER_RST_DEV_Y_SET_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_RST_SOURCE_0">CLK_RST_CONTROLLER_RST_SOURCE_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG0_0">CLK_RST_CONTROLLER_SATA_PLL_CFG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG1_0">CLK_RST_CONTROLLER_SATA_PLL_CFG1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0">CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0">CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SPARE_REG0_0">CLK_RST_CONTROLLER_SPARE_REG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0">CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0">CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0">CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0">CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0">CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0">CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0">CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0">CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0">CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0">CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0">CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0">CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0">CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0</a></li><li><a href="#structfield.CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0">CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0</a></li></ul></div><div class="block"><h3 class="sidebar-title"><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul><li><a href="#impl-RefUnwindSafe">!RefUnwindSafe</a></li><li><a href="#impl-Send">Send</a></li><li><a href="#impl-Sync">!Sync</a></li><li><a href="#impl-Unpin">Unpin</a></li><li><a href="#impl-UnwindSafe">UnwindSafe</a></li></ul></div><div class="block"><h3 class="sidebar-title"><a href="#blanket-implementations">Blanket Implementations</a></h3><ul><li><a href="#impl-Any">Any</a></li><li><a href="#impl-Borrow%3CT%3E">Borrow&lt;T&gt;</a></li><li><a href="#impl-BorrowMut%3CT%3E">BorrowMut&lt;T&gt;</a></li><li><a href="#impl-From%3CT%3E">From&lt;T&gt;</a></li><li><a href="#impl-Into%3CU%3E">Into&lt;U&gt;</a></li><li><a href="#impl-TryFrom%3CU%3E">TryFrom&lt;U&gt;</a></li><li><a href="#impl-TryInto%3CU%3E">TryInto&lt;U&gt;</a></li></ul></div></section><h2 class="location"><a href="index.html">In libtegra::car</a></h2><div id="sidebar-vars" data-name="Registers" data-ty="struct" data-relpath=""></div><script defer src="sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Struct <a href="../index.html">libtegra</a>::<wbr><a href="index.html">car</a>::<wbr><a class="struct" href="#">Registers</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/libtegra/car/registers.rs.html#8-372">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><div class="docblock item-decl"><pre class="rust struct"><code><div class="code-attribute">#[repr(C)]</div>pub struct Registers {<details class="rustdoc-toggle type-contents-toggle"><summary class="hideme"><span>Show 305 fields</span></summary>
    pub CLK_RST_CONTROLLER_RST_SOURCE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_L_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_H_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_U_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_MASK_ARM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_MISC_CLK_ENB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_OSC_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_OSC_FREQ_DET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_SS_CNTL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLM_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLM_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLM_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_OUTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_OUTB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLU_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLU_OUTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLU_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLU_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_LA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SPARE2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_X_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_X_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_X_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_Y_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_Y_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_DFLL_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_L_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_L_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_H_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_H_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_U_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_U_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_L_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_H_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_U_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_V_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEVICES_W_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_V_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_V_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_W_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_DEV_W_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_V_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_W_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_INTSTATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_INTMASK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_AUX_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SATA_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SATA_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PCIE_PLL_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD2_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD2_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLREFE_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLREFE_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLREFE_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_F_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CPU_FINETRIM_R_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC2_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC2_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC2_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC2_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC2_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC3_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC3_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC3_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC3_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC3_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLE_AUX1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_RESHIFT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPU_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SPARE_REG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD2_SS_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLDP_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLDP_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLDP_SS_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC4_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC4_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SPARE0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SPARE1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLC4_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLMB_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLMB_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLX_MISC_5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_OUTC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLP_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA1_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA1_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA1_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA1_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_PLLA1_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_APE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    pub CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;,
    /* private fields */
</details>}</code></pre></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Representation of the CAR registers.</p>
</div></details><h2 id="fields" class="fields small-section-header">Fields<a href="#fields" class="anchor"></a></h2><span id="structfield.CLK_RST_CONTROLLER_RST_SOURCE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_SOURCE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_SOURCE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_L_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_L_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_L_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_H_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_H_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_H_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_U_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_U_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_U_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_MASK_ARM_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_MASK_ARM_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_MASK_ARM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_MISC_CLK_ENB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_MISC_CLK_ENB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_MISC_CLK_ENB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_OSC_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_OSC_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_OSC_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_OSC_FREQ_DET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_SS_CNTL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_OUT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_OUT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_MISC_1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLM_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLM_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLM_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLM_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLM_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLM_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLM_MISC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLM_MISC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLM_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_OUTA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_OUTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_OUTB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_OUTB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA_OUT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA_OUT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLU_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLU_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLU_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLU_OUTA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLU_OUTA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLU_OUTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLU_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLU_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLU_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLU_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLU_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLU_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_VI_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_LA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_LA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_LA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SPARE2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SPARE2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_X_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_X_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_X_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_X_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_X_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_X_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_X_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_X_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_X_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_X_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_X_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_Y_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_Y_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_Y_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_Y_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_Y_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_Y_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_DFLL_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_DFLL_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_DFLL_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_L_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_L_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_L_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_L_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_L_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_L_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_H_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_H_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_H_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_H_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_H_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_H_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_U_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_U_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_U_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_U_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_U_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_U_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_L_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_L_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_L_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_H_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_H_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_H_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_U_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_U_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_U_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_V_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_V_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_V_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEVICES_W_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEVICES_W_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEVICES_W_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_V_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_V_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_V_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_V_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_V_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_V_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_W_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_W_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_W_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_DEV_W_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_DEV_W_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_DEV_W_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_V_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_V_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_V_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_W_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_W_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_W_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_INTSTATUS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_INTSTATUS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_INTSTATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_INTMASK_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_INTMASK_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_INTMASK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_AUX_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_AUX_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_AUX_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SATA_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SATA_PLL_CFG1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SATA_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PCIE_PLL_CFG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PCIE_PLL_CFG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PCIE_PLL_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD2_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD2_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD2_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD2_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLREFE_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLREFE_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLREFE_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLREFE_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLREFE_OUT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLREFE_OUT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLREFE_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_F_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_F_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_F_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_R_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CPU_FINETRIM_R_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CPU_FINETRIM_R_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC2_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC2_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC2_MISC_0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC2_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC2_MISC_1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC2_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC2_MISC_2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC2_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC2_MISC_3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC2_MISC_3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC2_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC3_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC3_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC3_MISC_0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC3_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC3_MISC_1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC3_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC3_MISC_2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC3_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC3_MISC_3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC3_MISC_3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC3_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLE_AUX1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLE_AUX1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLE_AUX1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_RESHIFT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_RESHIFT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_RESHIFT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPU_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPU_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPU_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadOnly.html" title="struct tock_registers::registers::ReadOnly">ReadOnly</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SPARE_REG0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SPARE_REG0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SPARE_REG0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD2_SS_CFG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CFG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD2_SS_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLDP_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLDP_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLDP_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLDP_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLDP_SS_CFG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CFG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLDP_SS_CFG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC4_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC4_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC4_MISC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_MISC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC4_MISC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SPARE0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SPARE0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SPARE1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SPARE1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SPARE1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_MISC_2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC_MISC_3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC_MISC_3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA_MISC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA_MISC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLC4_OUT_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLC4_OUT_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLC4_OUT_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLMB_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLMB_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLMB_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLMB_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLMB_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLMB_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_4_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_4_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_4_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLX_MISC_5_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLX_MISC_5_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLX_MISC_5_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_OUTC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_OUTC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_OUTC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLP_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLP_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLP_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA1_BASE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_BASE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA1_BASE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA1_MISC_0_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_0_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA1_MISC_0_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA1_MISC_1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA1_MISC_1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA1_MISC_2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA1_MISC_2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_PLLA1_MISC_3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_PLLA1_MISC_3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_PLLA1_MISC_3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_APE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_APE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_APE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><span id="structfield.CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0" class="structfield small-section-header"><a href="#structfield.CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0" class="anchor field"></a><code>CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0: <a class="struct" href="../../tock_registers/registers/struct.ReadWrite.html" title="struct tock_registers::registers::ReadWrite">ReadWrite</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt;</code></span><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor"></a></h2><div id="synthetic-implementations-list"><section id="impl-RefUnwindSafe" class="impl has-srclink"><a href="#impl-RefUnwindSafe" class="anchor"></a><h3 class="code-header in-band">impl !<a class="trait" href="https://doc.rust-lang.org/nightly/core/panic/unwind_safe/trait.RefUnwindSafe.html" title="trait core::panic::unwind_safe::RefUnwindSafe">RefUnwindSafe</a> for <a class="struct" href="struct.Registers.html" title="struct libtegra::car::Registers">Registers</a></h3></section><section id="impl-Send" class="impl has-srclink"><a href="#impl-Send" class="anchor"></a><h3 class="code-header in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="struct" href="struct.Registers.html" title="struct libtegra::car::Registers">Registers</a></h3></section><section id="impl-Sync" class="impl has-srclink"><a href="#impl-Sync" class="anchor"></a><h3 class="code-header in-band">impl !<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="struct" href="struct.Registers.html" title="struct libtegra::car::Registers">Registers</a></h3></section><section id="impl-Unpin" class="impl has-srclink"><a href="#impl-Unpin" class="anchor"></a><h3 class="code-header in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="struct" href="struct.Registers.html" title="struct libtegra::car::Registers">Registers</a></h3></section><section id="impl-UnwindSafe" class="impl has-srclink"><a href="#impl-UnwindSafe" class="anchor"></a><h3 class="code-header in-band">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/panic/unwind_safe/trait.UnwindSafe.html" title="trait core::panic::unwind_safe::UnwindSafe">UnwindSafe</a> for <a class="struct" href="struct.Registers.html" title="struct libtegra::car::Registers">Registers</a></h3></section></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor"></a></h2><div id="blanket-implementations-list"><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-Any" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#203-207">source</a></span><a href="#impl-Any" class="anchor"></a><h3 class="code-header in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#204">source</a></span><a href="#method.type_id" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id" class="fnname">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/nightly/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></h4></section></summary><div class='docblock'><p>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id">Read more</a></p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#209-214">source</a></span><a href="#impl-Borrow%3CT%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/91522" title="Tracking issue for const_borrow">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#211">source</a></span><a href="#method.borrow" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow" class="fnname">borrow</a>(&amp;self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;</a>T</h4></section></summary><div class='docblock'><p>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#218-222">source</a></span><a href="#impl-BorrowMut%3CT%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/91522" title="Tracking issue for const_borrow">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#219">source</a></span><a href="#method.borrow_mut" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fnname">borrow_mut</a>(&amp;mut self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;mut </a>T</h4></section></summary><div class='docblock'><p>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-From%3CT%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#557-562">source</a></span><a href="#impl-From%3CT%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="rustdoc-toggle method-toggle" open><summary><section id="method.from" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#559">source</a></span><a href="#method.from" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html#tymethod.from" class="fnname">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#541-552">source</a></span><a href="#impl-Into%3CU%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle method-toggle" open><summary><section id="method.into" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#549">source</a></span><a href="#method.into" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html#tymethod.into" class="fnname">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code><a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="From">From</a>&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#598-607">source</a></span><a href="#impl-TryFrom%3CU%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl has-srclink"><a href="#associatedtype.Error" class="anchor"></a><h4 class="code-header">type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" class="associatedtype">Error</a> = <a class="enum" href="https://doc.rust-lang.org/nightly/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></h4></section></summary><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div></details><details class="rustdoc-toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#604">source</a></span><a href="#method.try_from" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#tymethod.try_from" class="fnname">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'><p>Performs the conversion.</p>
</div></details></div></details><details class="rustdoc-toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E" class="impl has-srclink"><span class="rightside"><a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#583-592">source</a></span><a href="#impl-TryInto%3CU%3E" class="anchor"></a><h3 class="code-header in-band">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T <span class="where fmt-newline">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,&nbsp;</span></h3></section></summary><div class="impl-items"><details class="rustdoc-toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl has-srclink"><a href="#associatedtype.Error-1" class="anchor"></a><h4 class="code-header">type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#associatedtype.Error" class="associatedtype">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></h4></section></summary><div class='docblock'><p>The type returned in the event of a conversion error.</p>
</div></details><details class="rustdoc-toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl has-srclink"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#589">source</a></span><a href="#method.try_into" class="anchor"></a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#tymethod.try_into" class="fnname">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'><p>Performs the conversion.</p>
</div></details></div></details></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>