--------------- Build Started: 10/08/2016 19:25:54 Project: PSOC_USBUART, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Tommi\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "G:\Users\Tommi\Documents\PSoC Creator\PSOC_USBUART\PSOC_USBUART.cydsn\PSOC_USBUART.cyprj" -d CY8C5888LTI-LP097 -s "G:\Users\Tommi\Documents\PSoC Creator\PSOC_USBUART\PSOC_USBUART.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "ADC_DelSig.vminus" on TopDesign is unconnected.
 * G:\Users\Tommi\Documents\PSoC Creator\PSOC_USBUART\PSOC_USBUART.cydsn\TopDesign\TopDesign.cysch (Signal: Net_69)
 * G:\Users\Tommi\Documents\PSoC Creator\PSOC_USBUART\PSOC_USBUART.cydsn\TopDesign\TopDesign.cysch (Shape_1.5)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dp(0)\, Analog_In(0)
Analog Placement ...
Info: apr.M0002: Analog signal "Net_69" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 97% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 10/08/2016 19:26:03 ---------------
