// Seed: 831036794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1;
  wor id_1;
  supply1 id_2;
  supply1 id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3
  );
  assign id_3 = 1;
  assign id_3 = 1;
  id_4(
      id_2, 1'b0, 1, {1{1 + id_1}}, 1'b0, 1, 1 > 1, id_2, 1
  );
endmodule
