{"vcs1":{"timestamp_begin":1703700524.314271891, "rt":0.79, "ut":0.31, "st":0.15}}
{"vcselab":{"timestamp_begin":1703700525.186822681, "rt":0.73, "ut":0.32, "st":0.10}}
{"link":{"timestamp_begin":1703700525.975250087, "rt":0.26, "ut":0.18, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703700523.868523187}
{"VCS_COMP_START_TIME": 1703700523.868523187}
{"VCS_COMP_END_TIME": 1703700527.678254113}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338300}}
{"vcselab": {"peak_mem": 210712}}
