vhdl xil_defaultlib  \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_processing_system7_0_0/sc7z010_demo_processing_system7_0_0_sim_netlist.vhdl" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_axi_gpio_0_0/sim/sc7z010_demo_axi_gpio_0_0.vhd" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_axi_bram_ctrl_0_0/sc7z010_demo_axi_bram_ctrl_0_0_sim_netlist.vhdl" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_blk_mem_gen_0_0/sc7z010_demo_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_rst_ps7_0_50M_0/sim/sc7z010_demo_rst_ps7_0_50M_0.vhd" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_xbar_0/sc7z010_demo_xbar_0_sim_netlist.vhdl" \
"../../../bd/sc7z010_demo/sim/sc7z010_demo.vhd" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_auto_pc_0/sc7z010_demo_auto_pc_0_sim_netlist.vhdl" \
"../../../bd/sc7z010_demo/ip/sc7z010_demo_auto_pc_1/sc7z010_demo_auto_pc_1_sim_netlist.vhdl" \

nosort
