// Seed: 292984633
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7,
    input uwire id_8,
    input wor module_0,
    input uwire id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    output uwire id_15,
    input uwire id_16,
    output uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input uwire id_20,
    input tri id_21,
    output wand id_22,
    input supply1 id_23,
    input wand id_24,
    output wire id_25
    , id_27
);
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
);
  assign id_0 = 1 == 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
