Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 13 15:07:28 2024
| Host         : LAPTOP-EI9NHOKJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.567        0.000                      0                  175        0.165        0.000                      0                  175        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.567        0.000                      0                  175        0.165        0.000                      0                  175        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.848ns (46.119%)  route 2.159ns (53.881%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.430     8.586    hex_display/clear
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[4]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.352    14.153    hex_display/one_milli_reg[4]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.848ns (46.119%)  route 2.159ns (53.881%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.430     8.586    hex_display/clear
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[5]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.352    14.153    hex_display/one_milli_reg[5]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.848ns (46.119%)  route 2.159ns (53.881%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.430     8.586    hex_display/clear
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[6]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.352    14.153    hex_display/one_milli_reg[6]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.848ns (46.119%)  route 2.159ns (53.881%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.430     8.586    hex_display/clear
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y25         FDRE                                         r  hex_display/one_milli_reg[7]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.352    14.153    hex_display/one_milli_reg[7]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.848ns (46.144%)  route 2.157ns (53.856%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.427     8.584    hex_display/clear
    SLICE_X58Y28         FDRE                                         r  hex_display/one_milli_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.318    14.318    hex_display/CLK
    SLICE_X58Y28         FDRE                                         r  hex_display/one_milli_reg[16]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X58Y28         FDRE (Setup_fdre_C_R)       -0.352    14.156    hex_display/one_milli_reg[16]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.848ns (45.803%)  route 2.187ns (54.197%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.457     8.614    hex_display/clear
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[0]/C
                         clock pessimism              0.264    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.352    14.192    hex_display/one_milli_reg[0]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.848ns (45.803%)  route 2.187ns (54.197%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.457     8.614    hex_display/clear
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
                         clock pessimism              0.264    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.352    14.192    hex_display/one_milli_reg[1]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.848ns (45.803%)  route 2.187ns (54.197%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.457     8.614    hex_display/clear
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[2]/C
                         clock pessimism              0.264    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.352    14.192    hex_display/one_milli_reg[2]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.848ns (45.803%)  route 2.187ns (54.197%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.457     8.614    hex_display/clear
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.315    14.315    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[3]/C
                         clock pessimism              0.264    14.579    
                         clock uncertainty           -0.035    14.544    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.352    14.192    hex_display/one_milli_reg[3]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 hex_display/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/one_milli_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.848ns (46.239%)  route 2.149ns (53.761%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.420     4.579    hex_display/CLK
    SLICE_X58Y24         FDRE                                         r  hex_display/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.379     4.958 r  hex_display/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.564     5.522    hex_display/one_milli_reg[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.067 r  hex_display/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.067    hex_display/one_milli_reg[0]_i_9_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.165 r  hex_display/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.165    hex_display/one_milli_reg[0]_i_12_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.263 r  hex_display/one_milli_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.263    hex_display/one_milli_reg[0]_i_10_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.361 r  hex_display/one_milli_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.361    hex_display/one_milli_reg[0]_i_11_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.577 f  hex_display/one_milli_reg[0]_i_13/CO[0]
                         net (fo=1, routed)           0.615     7.192    hex_display/enable1[17]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.309     7.501 f  hex_display/one_milli[0]_i_7/O
                         net (fo=1, routed)           0.551     8.051    hex_display/one_milli[0]_i_7_n_0
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.105     8.156 r  hex_display/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.419     8.576    hex_display/clear
    SLICE_X58Y27         FDRE                                         r  hex_display/one_milli_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.318    14.318    hex_display/CLK
    SLICE_X58Y27         FDRE                                         r  hex_display/one_milli_reg[12]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X58Y27         FDRE (Setup_fdre_C_R)       -0.352    14.156    hex_display/one_milli_reg[12]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  5.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main/for_display/ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/for_display/bcd_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.189ns (66.206%)  route 0.096ns (33.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.583     1.466    main/for_display/CLK
    SLICE_X62Y23         FDRE                                         r  main/for_display/ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  main/for_display/ones_reg[3]/Q
                         net (fo=3, routed)           0.096     1.704    main/for_display/p_1_in[0]
    SLICE_X63Y23         LUT4 (Prop_lut4_I0_O)        0.048     1.752 r  main/for_display/bcd_num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.752    main/for_display/bcd_num[3]
    SLICE_X63Y23         FDRE                                         r  main/for_display/bcd_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/for_display/CLK
    SLICE_X63Y23         FDRE                                         r  main/for_display/bcd_num_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.107     1.586    main/for_display/bcd_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 main/for_display/bcd_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/dig2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.082%)  route 0.124ns (39.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    main/for_display/CLK
    SLICE_X62Y21         FDRE                                         r  main/for_display/bcd_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  main/for_display/bcd_num_reg[4]/Q
                         net (fo=7, routed)           0.124     1.733    main/for_display/sel0[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.778 r  main/for_display/dig2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    hex_display/D[5]
    SLICE_X64Y21         FDRE                                         r  hex_display/dig2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    hex_display/CLK
    SLICE_X64Y21         FDRE                                         r  hex_display/dig2_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.602    hex_display/dig2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main/for_display/binary_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/for_display/binary_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    main/for_display/CLK
    SLICE_X63Y25         FDRE                                         r  main/for_display/binary_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  main/for_display/binary_reg_reg[2]/Q
                         net (fo=1, routed)           0.097     1.703    main/for_display/binary_reg_reg_n_0_[2]
    SLICE_X62Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  main/for_display/binary_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    main/for_display/binary_reg[3]
    SLICE_X62Y25         FDRE                                         r  main/for_display/binary_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.850     1.977    main/for_display/CLK
    SLICE_X62Y25         FDRE                                         r  main/for_display/binary_reg_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.570    main/for_display/binary_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main/for_display/bcd_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_display/dig3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.192%)  route 0.151ns (44.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.583     1.466    main/for_display/CLK
    SLICE_X63Y23         FDRE                                         r  main/for_display/bcd_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  main/for_display/bcd_num_reg[1]/Q
                         net (fo=7, routed)           0.151     1.758    main/for_display/bcd_num_reg_n_0_[1]
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  main/for_display/dig3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    hex_display/dig3_reg[6]_0[6]
    SLICE_X64Y23         FDRE                                         r  hex_display/dig3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    hex_display/CLK
    SLICE_X64Y23         FDRE                                         r  hex_display/dig3_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.599    hex_display/dig3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main/count_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/count_bits_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.246ns (75.662%)  route 0.079ns (24.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.584     1.467    main/CLK
    SLICE_X60Y27         FDRE                                         r  main/count_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  main/count_bits_reg[1]/Q
                         net (fo=6, routed)           0.079     1.694    main/count_bits_reg_n_0_[1]
    SLICE_X60Y27         LUT3 (Prop_lut3_I1_O)        0.098     1.792 r  main/count_bits[2]_i_3/O
                         net (fo=1, routed)           0.000     1.792    main/count_bits[2]_i_3_n_0
    SLICE_X60Y27         FDSE                                         r  main/count_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/CLK
    SLICE_X60Y27         FDSE                                         r  main/count_bits_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDSE (Hold_fdse_C_D)         0.121     1.588    main/count_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 main/accumulator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.020%)  route 0.124ns (39.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    main/CLK
    SLICE_X62Y29         FDRE                                         r  main/accumulator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  main/accumulator_reg[3]/Q
                         net (fo=5, routed)           0.124     1.734    main/accumulator_reg_n_0_[3]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.779 r  main/accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    main/accumulator[2]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  main/accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    main/CLK
    SLICE_X62Y28         FDRE                                         r  main/accumulator_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.091     1.573    main/accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 main/for_display/ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/for_display/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.479%)  route 0.149ns (44.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.584     1.467    main/for_display/CLK
    SLICE_X61Y22         FDRE                                         r  main/for_display/ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  main/for_display/ones_reg[0]/Q
                         net (fo=7, routed)           0.149     1.757    main/for_display/ones_reg_n_0_[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  main/for_display/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    main/for_display/ones[3]
    SLICE_X62Y23         FDRE                                         r  main/for_display/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/for_display/CLK
    SLICE_X62Y23         FDRE                                         r  main/for_display/ones_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091     1.591    main/for_display/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main/for_display/count_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/for_display/count_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.251ns (68.443%)  route 0.116ns (31.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.584     1.467    main/for_display/CLK
    SLICE_X60Y22         FDRE                                         r  main/for_display/count_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  main/for_display/count_bits_reg[1]/Q
                         net (fo=5, routed)           0.116     1.731    main/for_display/count_bits_reg_n_0_[1]
    SLICE_X60Y22         LUT5 (Prop_lut5_I1_O)        0.103     1.834 r  main/for_display/count_bits[3]_i_2/O
                         net (fo=1, routed)           0.000     1.834    main/for_display/count_bits[3]
    SLICE_X60Y22         FDRE                                         r  main/for_display/count_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/for_display/CLK
    SLICE_X60Y22         FDRE                                         r  main/for_display/count_bits_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.131     1.598    main/for_display/count_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 main/for_display/ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/for_display/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.891%)  route 0.141ns (43.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.584     1.467    main/for_display/CLK
    SLICE_X61Y22         FDRE                                         r  main/for_display/ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  main/for_display/ones_reg[2]/Q
                         net (fo=7, routed)           0.141     1.749    main/for_display/ones_reg_n_0_[2]
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  main/for_display/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    main/for_display/ones[1]
    SLICE_X61Y22         FDRE                                         r  main/for_display/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/for_display/CLK
    SLICE_X61Y22         FDRE                                         r  main/for_display/ones_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDRE (Hold_fdre_C_D)         0.091     1.558    main/for_display/ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 main/count_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/r_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.990%)  route 0.134ns (39.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.584     1.467    main/CLK
    SLICE_X60Y27         FDRE                                         r  main/count_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  main/count_bits_reg[0]/Q
                         net (fo=7, routed)           0.134     1.765    main/count_bits_reg_n_0_[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  main/r_valid_i_1/O
                         net (fo=1, routed)           0.000     1.810    main/r_valid_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  main/r_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    main/CLK
    SLICE_X61Y27         FDRE                                         r  main/r_valid_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     1.571    main/r_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   hex_display/AN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   hex_display/AN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   hex_display/AN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   hex_display/AN_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   hex_display/dig1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   hex_display/dig1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   hex_display/dig2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   hex_display/dig2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   hex_display/dig2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   hex_display/AN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   hex_display/AN_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   hex_display/dig2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   hex_display/dig2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   hex_display/dig2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   hex_display/dig2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   hex_display/dig3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   hex_display/dig3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   hex_display/dig3_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   hex_display/dig3_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   hex_display/enable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   hex_display/one_milli_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   hex_display/one_milli_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   hex_display/one_milli_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   hex_display/one_milli_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hex_display/one_milli_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hex_display/one_milli_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hex_display/one_milli_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hex_display/one_milli_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   main/for_display/binary_reg_reg[5]/C



