Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Test_Processor_isim_beh.exe" -prj "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Test_Processor_beh.prj" "work.Test_Processor" "work.glbl" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/bram16.v" into library work
WARNING:HDLCompiler:693 - "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/bram16.v" Line 17: Parameter declaration becomes local in bram16 with formal parameter declaration list
WARNING:HDLCompiler:693 - "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/bram16.v" Line 18: Parameter declaration becomes local in bram16 with formal parameter declaration list
Analyzing Verilog file "/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Register.vhd" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/../ULA.vhd" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/ROM.vhd" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/RegisterBank.vhd" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Decoder.vhd" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/../PipeLine.vhdl" into library work
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Processor.vhd" into library work
WARNING:HDLCompiler:946 - "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Processor.vhd" Line 225: Actual for formal port a is neither a static name nor a globally static expression
Parsing VHDL file "/home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Test_Processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98256 KB
Fuse CPU Usage: 910 ms
Compiling module glbl
Compiling module bram16("none",11)
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vl_types
Compiling architecture behavioral of entity ROM [rom_default]
Compiling architecture behavioral of entity Decoder [decoder_default]
Compiling architecture a_pipeline of entity PipeLine [pipeline_default]
Compiling architecture a_reg16bits of entity reg16bits [reg16bits_default]
Compiling architecture a_bancoreg of entity bancoreg [bancoreg_default]
Compiling architecture a_ula of entity ULA [ula_default]
Compiling architecture behavioral of entity Processor [processor_default]
Compiling architecture behavior of entity test_processor
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Compiled 2 Verilog Units
Built simulation executable /home/mendesfe/Bureau/ProjSysInfo/VHDL/Projet_Sys_VHDL/Test_Processor_isim_beh.exe
Fuse Memory Usage: 679216 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 110 ms
