Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  7 08:03:13 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (9468)
8. checking generated_clocks (0)
9. checking loops (29)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9468)
---------------------------------
 There are 9468 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (29)
----------------------
 There are 29 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.040        0.000                      0                20235        0.017        0.000                      0                20219        3.000        0.000                       0                  9476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 100.000}      200.000         5.000           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         21.040        0.000                      0                12507        0.185        0.000                      0                12507       18.822        0.000                       0                  6301  
  o_clk_5mhz_clk_wiz_0          41.360        0.000                      0                 7356        0.060        0.000                      0                 7356       13.360        0.000                       0                  3171  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       21.045        0.000                      0                12507        0.185        0.000                      0                12507       18.822        0.000                       0                  6301  
  o_clk_5mhz_clk_wiz_0_1        41.369        0.000                      0                 7356        0.069        0.000                      0                 7356       13.360        0.000                       0                  3171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        198.648        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         21.040        0.000                      0                12507        0.047        0.000                      0                12507  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        198.648        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          38.329        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          38.329        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          41.360        0.000                      0                 7356        0.017        0.000                      0                 7356  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       21.040        0.000                      0                12507        0.047        0.000                      0                12507  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      198.648        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      198.648        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        38.329        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        41.360        0.000                      0                 7356        0.017        0.000                      0                 7356  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        38.329        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.426        0.000                      0                   61        0.573        0.000                      0                   61  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.426        0.000                      0                   61        0.436        0.000                      0                   61  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.426        0.000                      0                   61        0.436        0.000                      0                   61  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.431        0.000                      0                   61        0.573        0.000                      0                   61  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          93.168        0.000                      0                  295        1.175        0.000                      0                  295  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          93.168        0.000                      0                  295        0.990        0.000                      0                  295  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        93.168        0.000                      0                  295        0.990        0.000                      0                  295  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        93.177        0.000                      0                  295        1.175        0.000                      0                  295  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.040ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 2.454ns (13.431%)  route 15.818ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.818    17.389    debuggerTop/video_output/D[9]
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X67Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[131][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 21.040    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 2.454ns (13.436%)  route 15.810ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.810    17.382    debuggerTop/video_output/D[9]
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[136][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[140][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[130][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 2.454ns (13.543%)  route 15.666ns (86.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.666    17.238    debuggerTop/video_output/D[9]
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[142][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.202ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 2.454ns (13.551%)  route 15.656ns (86.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.656    17.227    debuggerTop/video_output/D[9]
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[143][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 21.202    

Slack (MET) :             21.216ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 2.454ns (13.545%)  route 15.664ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.664    17.235    debuggerTop/video_output/D[9]
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.045    38.451    debuggerTop/video_output/r_linebuffer1_reg[137][21]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                 21.216    

Slack (MET) :             21.294ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.490    38.073    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/C
                         clock pessimism              0.560    38.633    
                         clock uncertainty           -0.138    38.495    
    SLICE_X71Y115        FDCE (Setup_fdce_C_D)       -0.067    38.428    debuggerTop/video_output/r_linebuffer1_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.294    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)       -0.028    38.468    debuggerTop/video_output/r_linebuffer1_reg[133][21]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.342ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 2.454ns (13.657%)  route 15.515ns (86.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.515    17.087    debuggerTop/video_output/D[9]
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[129][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 21.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y104        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.070    -0.516    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.477 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.425    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X57Y105        LUT3 (Prop_lut3_I0_O)        0.098    -0.327 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.092    -0.513    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.071    -0.531    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.338    -0.124    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.175    -0.300    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.133    -0.470    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.141    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.832    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.011    -0.554    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.199%)  route 0.342ns (70.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.342    -0.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.858%)  route 0.141ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.334    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X47Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X47Y126        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.716%)  route 0.303ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.303    -0.171    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.300%)  route 0.179ns (48.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.179    -0.296    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT4 (Prop_lut4_I2_O)        0.048    -0.248 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y42     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y120    debuggerTop/video_output/r_linebuffer1_reg[236][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.360ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.026ns  (logic 9.275ns (15.984%)  route 48.751ns (84.016%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.297   157.114    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -157.115    
  -------------------------------------------------------------------
                         slack                                 41.360    

Slack (MET) :             41.688ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.699ns  (logic 9.275ns (16.075%)  route 48.424ns (83.925%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.283   156.787    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.787    
  -------------------------------------------------------------------
                         slack                                 41.688    

Slack (MET) :             41.693ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.688ns  (logic 9.275ns (16.078%)  route 48.413ns (83.922%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.959   156.776    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.777    
  -------------------------------------------------------------------
                         slack                                 41.693    

Slack (MET) :             42.035ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.346ns  (logic 9.275ns (16.174%)  route 48.071ns (83.826%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.931   156.435    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.435    
  -------------------------------------------------------------------
                         slack                                 42.035    

Slack (MET) :             42.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.129ns  (logic 9.023ns (15.794%)  route 48.106ns (84.206%))
  Logic Levels:           54  (LUT2=7 LUT3=7 LUT4=2 LUT5=6 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.382   146.809    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124   146.933 r  debuggerTop/nes/ppu/r_ir[7]_i_9/O
                         net (fo=2, routed)           0.922   147.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[7]_3
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124   147.979 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=2, routed)           0.665   148.645    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124   148.769 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.718   149.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X62Y88         LUT5 (Prop_lut5_I1_O)        0.124   149.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2__0/O
                         net (fo=8, routed)           1.141   150.752    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_0
    SLICE_X62Y83         LUT3 (Prop_lut3_I2_O)        0.150   150.902 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[7]_i_2/O
                         net (fo=4, routed)           0.911   151.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[7][4]
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.328   152.141 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[7]_i_1/O
                         net (fo=2, routed)           0.695   152.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][7]
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124   152.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_11/O
                         net (fo=16, routed)          3.257   156.217    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.217    
  -------------------------------------------------------------------
                         slack                                 42.257    

Slack (MET) :             42.292ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.101ns  (logic 9.275ns (16.243%)  route 47.826ns (83.757%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.372   156.190    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -156.190    
  -------------------------------------------------------------------
                         slack                                 42.292    

Slack (MET) :             42.376ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.969ns  (logic 9.275ns (16.281%)  route 47.694ns (83.719%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 198.698 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.240   156.057    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.718   198.698    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.185    
                         clock uncertainty           -0.185   199.000    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                        -156.058    
  -------------------------------------------------------------------
                         slack                                 42.376    

Slack (MET) :             42.421ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.924ns  (logic 9.275ns (16.294%)  route 47.649ns (83.706%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.194   156.012    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.185   198.999    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.433    
                         arrival time                        -156.012    
  -------------------------------------------------------------------
                         slack                                 42.421    

Slack (MET) :             42.486ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.911ns  (logic 9.275ns (16.297%)  route 47.636ns (83.703%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.181   155.999    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.769   198.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.236    
                         clock uncertainty           -0.185   199.051    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.485    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.485    
                         arrival time                        -155.999    
  -------------------------------------------------------------------
                         slack                                 42.486    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.877ns  (logic 9.275ns (16.307%)  route 47.602ns (83.693%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.461   155.965    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -155.965    
  -------------------------------------------------------------------
                         slack                                 42.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.750ns  (logic 0.116ns (6.628%)  route 1.634ns (93.372%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y84         LUT4 (Prop_lut4_I0_O)        0.045    99.673 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.343   100.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X67Y84         LUT4 (Prop_lut4_I0_O)        0.045   100.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[10]_i_1/O
                         net (fo=1, routed)           0.000   100.061    debuggerTop/profiler/r_sample_data_write_reg[31]_0[10]
    SLICE_X67Y84         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    99.161    debuggerTop/profiler/o_clk_5mhz
    SLICE_X67Y84         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.185    99.903    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.098   100.001    debuggerTop/profiler/r_sample_data_write_reg[10]
  -------------------------------------------------------------------
                         required time                       -100.001    
                         arrival time                         100.061    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.823ns  (logic 0.116ns (6.364%)  route 1.707ns (93.636%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.707    99.543    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.045    99.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_2/O
                         net (fo=3, routed)           0.501   100.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.045   100.134 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_1/O
                         net (fo=1, routed)           0.000   100.134    debuggerTop/profiler/r_sample_data_write_reg[31]_0[11]
    SLICE_X62Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.829    99.156    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.185    99.898    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.125   100.023    debuggerTop/profiler/r_sample_data_write_reg[11]
  -------------------------------------------------------------------
                         required time                       -100.023    
                         arrival time                         100.134    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.827ns  (logic 0.116ns (6.348%)  route 1.711ns (93.652%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 99.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.697    99.533    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.045    99.578 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.515   100.094    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X69Y90         LUT6 (Prop_lut6_I4_O)        0.045   100.139 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.139    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X69Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.839    99.166    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X69Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.722    
                         clock uncertainty            0.185    99.908    
    SLICE_X69Y90         FDCE (Hold_fdce_C_D)         0.098   100.006    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                       -100.006    
                         arrival time                         100.139    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.116ns (6.326%)  route 1.718ns (93.674%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.791    -0.372    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4/O
                         net (fo=8, routed)           0.427     0.100    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4_n_2
    SLICE_X65Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.145    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X65Y89         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X65Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.185    -0.093    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.091    -0.002    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.819ns  (logic 0.116ns (6.376%)  route 1.703ns (93.624%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 99.163 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    99.541    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.045    99.586 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.324    99.910    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.045    99.955 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=7, routed)           0.176   100.131    debuggerTop/nes/cpu2A03/cpu6502/s/D[7]
    SLICE_X65Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.836    99.163    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X65Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.719    
                         clock uncertainty            0.185    99.905    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.077    99.982    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.982    
                         arrival time                         100.131    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.116ns (6.387%)  route 1.700ns (93.613%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    -0.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.414 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=5, routed)           0.224    -0.191    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=9, routed)           0.273     0.127    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.185    -0.101    
    SLICE_X61Y83         FDCE (Hold_fdce_C_D)         0.070    -0.031    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.206ns (10.960%)  route 1.674ns (89.040%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=2, routed)           0.150    -0.179    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.134 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_18/O
                         net (fo=2, routed)           0.112    -0.022    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_18_n_2
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_4/O
                         net (fo=4, routed)           0.123     0.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_4_n_2
    SLICE_X66Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_1/O
                         net (fo=1, routed)           0.000     0.191    debuggerTop/nes/cpu2A03/cpu6502/alu/D[7]
    SLICE_X66Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X66Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.185    -0.093    
    SLICE_X66Y89         FDCE (Hold_fdce_C_D)         0.120     0.027    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.882ns  (logic 0.161ns (8.556%)  route 1.721ns (91.444%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    99.541    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045    99.586 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=5, routed)           0.224    99.809    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045    99.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=9, routed)           0.294   100.148    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_5
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.045   100.193 r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl[4]_i_1/O
                         net (fo=1, routed)           0.000   100.193    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl[4]_i_1_n_2
    SLICE_X62Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.835    99.162    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X62Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.718    
                         clock uncertainty            0.185    99.904    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.124   100.028    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]
  -------------------------------------------------------------------
                         required time                       -100.028    
                         arrival time                         100.193    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.338%)  route 1.714ns (93.662%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=2, routed)           0.138    -0.191    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1/O
                         net (fo=4, routed)           0.288     0.141    debuggerTop/nes/cpu2A03/cpu6502/dor/D[4]
    SLICE_X61Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.185    -0.098    
    SLICE_X61Y87         FDCE (Hold_fdce_C_D)         0.070    -0.028    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.218%)  route 1.750ns (93.782%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.791    -0.372    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4/O
                         net (fo=8, routed)           0.459     0.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4_n_2
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.177 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.177    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X64Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X64Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.185    -0.093    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.001    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y8      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y22     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y19     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y11     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y7      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y81     debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y81     debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y85     debuggerTop/nes/ppu/r_oam_reg[97][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.045ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 2.454ns (13.431%)  route 15.818ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.818    17.389    debuggerTop/video_output/D[9]
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X67Y113        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[131][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 21.045    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 2.454ns (13.436%)  route 15.810ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.810    17.382    debuggerTop/video_output/D[9]
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[136][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.058ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[140][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.058    

Slack (MET) :             21.059ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X69Y113        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[130][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.059    

Slack (MET) :             21.197ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 2.454ns (13.543%)  route 15.666ns (86.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.666    17.238    debuggerTop/video_output/D[9]
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X71Y114        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[142][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                 21.197    

Slack (MET) :             21.207ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 2.454ns (13.551%)  route 15.656ns (86.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.656    17.227    debuggerTop/video_output/D[9]
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X69Y114        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[143][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 21.207    

Slack (MET) :             21.221ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 2.454ns (13.545%)  route 15.664ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.664    17.235    debuggerTop/video_output/D[9]
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.045    38.457    debuggerTop/video_output/r_linebuffer1_reg[137][21]
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                 21.221    

Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.490    38.073    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/C
                         clock pessimism              0.560    38.633    
                         clock uncertainty           -0.132    38.501    
    SLICE_X71Y115        FDCE (Setup_fdce_C_D)       -0.067    38.434    debuggerTop/video_output/r_linebuffer1_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.339ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)       -0.028    38.474    debuggerTop/video_output/r_linebuffer1_reg[133][21]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.339    

Slack (MET) :             21.348ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 2.454ns (13.657%)  route 15.515ns (86.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.515    17.087    debuggerTop/video_output/D[9]
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.132    38.502    
    SLICE_X71Y113        FDCE (Setup_fdce_C_D)       -0.067    38.435    debuggerTop/video_output/r_linebuffer1_reg[129][21]
  -------------------------------------------------------------------
                         required time                         38.435    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 21.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y104        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.070    -0.516    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.477 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.425    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X57Y105        LUT3 (Prop_lut3_I0_O)        0.098    -0.327 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.092    -0.513    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.071    -0.531    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.338    -0.124    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.175    -0.300    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.133    -0.470    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.141    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.832    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.011    -0.554    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.199%)  route 0.342ns (70.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.342    -0.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.858%)  route 0.141ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.334    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X47Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X47Y126        FDCE (Hold_fdce_C_D)         0.092    -0.511    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.716%)  route 0.303ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.303    -0.171    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.394    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.300%)  route 0.179ns (48.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.179    -0.296    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT4 (Prop_lut4_I2_O)        0.048    -0.248 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.131    -0.472    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y42     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.604      38.604     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y121    debuggerTop/video_output/r_linebuffer1_reg[235][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y120    debuggerTop/video_output/r_linebuffer1_reg[236][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y122    debuggerTop/video_output/r_linebuffer1_reg[236][5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X66Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X57Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.802      19.302     SLICE_X56Y105    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y144    debuggerTop/video_output/r_linebuffer0_reg[133][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.369ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.026ns  (logic 9.275ns (15.984%)  route 48.751ns (84.016%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.297   157.114    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.176   199.050    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.484    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.484    
                         arrival time                        -157.115    
  -------------------------------------------------------------------
                         slack                                 41.369    

Slack (MET) :             41.697ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.699ns  (logic 9.275ns (16.075%)  route 48.424ns (83.925%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.283   156.787    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.176   199.050    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.484    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.484    
                         arrival time                        -156.787    
  -------------------------------------------------------------------
                         slack                                 41.697    

Slack (MET) :             41.702ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.688ns  (logic 9.275ns (16.078%)  route 48.413ns (83.922%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.959   156.776    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.176   199.045    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.479    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                        -156.777    
  -------------------------------------------------------------------
                         slack                                 41.702    

Slack (MET) :             42.044ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.346ns  (logic 9.275ns (16.174%)  route 48.071ns (83.826%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.931   156.435    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.176   199.045    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.479    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                        -156.435    
  -------------------------------------------------------------------
                         slack                                 42.044    

Slack (MET) :             42.266ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.129ns  (logic 9.023ns (15.794%)  route 48.106ns (84.206%))
  Logic Levels:           54  (LUT2=7 LUT3=7 LUT4=2 LUT5=6 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.382   146.809    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124   146.933 r  debuggerTop/nes/ppu/r_ir[7]_i_9/O
                         net (fo=2, routed)           0.922   147.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[7]_3
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124   147.979 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=2, routed)           0.665   148.645    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124   148.769 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.718   149.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X62Y88         LUT5 (Prop_lut5_I1_O)        0.124   149.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2__0/O
                         net (fo=8, routed)           1.141   150.752    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_0
    SLICE_X62Y83         LUT3 (Prop_lut3_I2_O)        0.150   150.902 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[7]_i_2/O
                         net (fo=4, routed)           0.911   151.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[7][4]
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.328   152.141 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[7]_i_1/O
                         net (fo=2, routed)           0.695   152.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][7]
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124   152.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_11/O
                         net (fo=16, routed)          3.257   156.217    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.176   199.050    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   198.484    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.484    
                         arrival time                        -156.217    
  -------------------------------------------------------------------
                         slack                                 42.266    

Slack (MET) :             42.301ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.101ns  (logic 9.275ns (16.243%)  route 47.826ns (83.757%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.372   156.190    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.176   199.057    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.491    
                         arrival time                        -156.190    
  -------------------------------------------------------------------
                         slack                                 42.301    

Slack (MET) :             42.385ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.969ns  (logic 9.275ns (16.281%)  route 47.694ns (83.719%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 198.698 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.240   156.057    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.718   198.698    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.185    
                         clock uncertainty           -0.176   199.009    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.443    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.443    
                         arrival time                        -156.058    
  -------------------------------------------------------------------
                         slack                                 42.385    

Slack (MET) :             42.430ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.924ns  (logic 9.275ns (16.294%)  route 47.649ns (83.706%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.194   156.012    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.176   199.008    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.442    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.442    
                         arrival time                        -156.012    
  -------------------------------------------------------------------
                         slack                                 42.430    

Slack (MET) :             42.495ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.911ns  (logic 9.275ns (16.297%)  route 47.636ns (83.703%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.181   155.999    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.769   198.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.236    
                         clock uncertainty           -0.176   199.060    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.494    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.494    
                         arrival time                        -155.999    
  -------------------------------------------------------------------
                         slack                                 42.495    

Slack (MET) :             42.525ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.877ns  (logic 9.275ns (16.307%)  route 47.602ns (83.693%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.461   155.965    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.176   199.057    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.491    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.491    
                         arrival time                        -155.965    
  -------------------------------------------------------------------
                         slack                                 42.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.750ns  (logic 0.116ns (6.628%)  route 1.634ns (93.372%))
  Logic Levels:           3  (BUFG=1 LUT4=2)
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 99.161 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.792    99.628    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X68Y84         LUT4 (Prop_lut4_I0_O)        0.045    99.673 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.343   100.016    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X67Y84         LUT4 (Prop_lut4_I0_O)        0.045   100.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[10]_i_1/O
                         net (fo=1, routed)           0.000   100.061    debuggerTop/profiler/r_sample_data_write_reg[31]_0[10]
    SLICE_X67Y84         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    99.161    debuggerTop/profiler/o_clk_5mhz
    SLICE_X67Y84         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.717    
                         clock uncertainty            0.176    99.894    
    SLICE_X67Y84         FDRE (Hold_fdre_C_D)         0.098    99.992    debuggerTop/profiler/r_sample_data_write_reg[10]
  -------------------------------------------------------------------
                         required time                        -99.992    
                         arrival time                         100.061    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_data_write_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.823ns  (logic 0.116ns (6.364%)  route 1.707ns (93.636%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.707    99.543    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.045    99.588 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_2/O
                         net (fo=3, routed)           0.501   100.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[11]
    SLICE_X62Y80         LUT4 (Prop_lut4_I0_O)        0.045   100.134 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[11]_i_1/O
                         net (fo=1, routed)           0.000   100.134    debuggerTop/profiler/r_sample_data_write_reg[31]_0[11]
    SLICE_X62Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.829    99.156    debuggerTop/profiler/o_clk_5mhz
    SLICE_X62Y80         FDRE                                         r  debuggerTop/profiler/r_sample_data_write_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.712    
                         clock uncertainty            0.176    99.889    
    SLICE_X62Y80         FDRE (Hold_fdre_C_D)         0.125   100.014    debuggerTop/profiler/r_sample_data_write_reg[11]
  -------------------------------------------------------------------
                         required time                       -100.014    
                         arrival time                         100.134    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.827ns  (logic 0.116ns (6.348%)  route 1.711ns (93.652%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 99.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.697    99.533    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X72Y97         LUT6 (Prop_lut6_I4_O)        0.045    99.578 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.515   100.094    debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_5_n_2
    SLICE_X69Y90         LUT6 (Prop_lut6_I4_O)        0.045   100.139 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.139    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg_1
    SLICE_X69Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.839    99.166    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X69Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.722    
                         clock uncertainty            0.176    99.899    
    SLICE_X69Y90         FDCE (Hold_fdce_C_D)         0.098    99.997    debuggerTop/nes/cpu2A03/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                        -99.997    
                         arrival time                         100.139    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.116ns (6.326%)  route 1.718ns (93.674%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.791    -0.372    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4/O
                         net (fo=8, routed)           0.427     0.100    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4_n_2
    SLICE_X65Y89         LUT5 (Prop_lut5_I4_O)        0.045     0.145 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_1/O
                         net (fo=1, routed)           0.000     0.145    debuggerTop/nes/cpu2A03/cpu6502/alu/D[6]
    SLICE_X65Y89         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X65Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.176    -0.102    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.091    -0.011    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.819ns  (logic 0.116ns (6.376%)  route 1.703ns (93.624%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 99.163 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    99.541    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.045    99.586 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.324    99.910    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.045    99.955 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_2/O
                         net (fo=7, routed)           0.176   100.131    debuggerTop/nes/cpu2A03/cpu6502/s/D[7]
    SLICE_X65Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.836    99.163    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X65Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.719    
                         clock uncertainty            0.176    99.896    
    SLICE_X65Y87         FDCE (Hold_fdce_C_D)         0.077    99.973    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.973    
                         arrival time                         100.131    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.116ns (6.387%)  route 1.700ns (93.613%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    -0.459    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.414 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=5, routed)           0.224    -0.191    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045    -0.146 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=9, routed)           0.273     0.127    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.176    -0.110    
    SLICE_X61Y83         FDCE (Hold_fdce_C_D)         0.070    -0.040    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.206ns (10.960%)  route 1.674ns (89.040%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=2, routed)           0.150    -0.179    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.045    -0.134 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_18/O
                         net (fo=2, routed)           0.112    -0.022    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_18_n_2
    SLICE_X65Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_4/O
                         net (fo=4, routed)           0.123     0.146    debuggerTop/nes/cpu2A03/cpu6502/ir/r_avr_out_i_4_n_2
    SLICE_X66Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.191 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_1/O
                         net (fo=1, routed)           0.000     0.191    debuggerTop/nes/cpu2A03/cpu6502/alu/D[7]
    SLICE_X66Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X66Y89         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.176    -0.102    
    SLICE_X66Y89         FDCE (Hold_fdce_C_D)         0.120     0.018    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.882ns  (logic 0.161ns (8.556%)  route 1.721ns (91.444%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 99.162 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.704    99.541    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045    99.586 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_2__0/O
                         net (fo=5, routed)           0.224    99.809    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X61Y86         LUT5 (Prop_lut5_I1_O)        0.045    99.854 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1__0/O
                         net (fo=9, routed)           0.294   100.148    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]_5
    SLICE_X62Y87         LUT6 (Prop_lut6_I3_O)        0.045   100.193 r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl[4]_i_1/O
                         net (fo=1, routed)           0.000   100.193    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl[4]_i_1_n_2
    SLICE_X62Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.835    99.162    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X62Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.718    
                         clock uncertainty            0.176    99.895    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.124   100.019    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[4]
  -------------------------------------------------------------------
                         required time                       -100.019    
                         arrival time                         100.193    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.338%)  route 1.714ns (93.662%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.789    -0.374    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=2, routed)           0.138    -0.191    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X67Y87         LUT5 (Prop_lut5_I4_O)        0.045    -0.146 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1/O
                         net (fo=4, routed)           0.288     0.141    debuggerTop/nes/cpu2A03/cpu6502/dor/D[4]
    SLICE_X61Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y87         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.176    -0.107    
    SLICE_X61Y87         FDCE (Hold_fdce_C_D)         0.070    -0.037    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.116ns (6.218%)  route 1.750ns (93.782%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.791    -0.372    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y90         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4/O
                         net (fo=8, routed)           0.459     0.132    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[6]_i_4_n_2
    SLICE_X64Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.177 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.177    debuggerTop/nes/cpu2A03/cpu6502/alu/D[4]
    SLICE_X64Y88         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.838    -0.835    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X64Y88         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.176    -0.102    
    SLICE_X64Y88         FDCE (Hold_fdce_C_D)         0.092    -0.010    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y8      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y22     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y19     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y20     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y11     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y7      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X0Y9      debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y81     debuggerTop/nes/ppu/r_oam_reg[96][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y81     debuggerTop/nes/ppu/r_oam_reg[96][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y84     debuggerTop/nes/ppu/r_oam_reg[96][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         100.000     99.020     SLICE_X56Y102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y85     debuggerTop/nes/ppu/r_oam_reg[97][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X47Y82     debuggerTop/nes/ppu/r_oam_reg[97][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X57Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X56Y104    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      198.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.648ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.924%)  route 0.610ns (56.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.264   199.736    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                198.648    

Slack (MET) :             198.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.057%)  route 0.583ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.583     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                198.673    

Slack (MET) :             198.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.945%)  route 0.562ns (54.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.265   199.735    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.735    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                198.695    

Slack (MET) :             198.729ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.044%)  route 0.658ns (55.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.176    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                198.729    

Slack (MET) :             198.808ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                198.808    

Slack (MET) :             198.830ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                198.830    

Slack (MET) :             198.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.222   199.778    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                198.851    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.600%)  route 0.486ns (48.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.486     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.045   199.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.040ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 2.454ns (13.431%)  route 15.818ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.818    17.389    debuggerTop/video_output/D[9]
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X67Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[131][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 21.040    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 2.454ns (13.436%)  route 15.810ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.810    17.382    debuggerTop/video_output/D[9]
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[136][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[140][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[130][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 2.454ns (13.543%)  route 15.666ns (86.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.666    17.238    debuggerTop/video_output/D[9]
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[142][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.202ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 2.454ns (13.551%)  route 15.656ns (86.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.656    17.227    debuggerTop/video_output/D[9]
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[143][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 21.202    

Slack (MET) :             21.216ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 2.454ns (13.545%)  route 15.664ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.664    17.235    debuggerTop/video_output/D[9]
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.045    38.451    debuggerTop/video_output/r_linebuffer1_reg[137][21]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                 21.216    

Slack (MET) :             21.294ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.490    38.073    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/C
                         clock pessimism              0.560    38.633    
                         clock uncertainty           -0.138    38.495    
    SLICE_X71Y115        FDCE (Setup_fdce_C_D)       -0.067    38.428    debuggerTop/video_output/r_linebuffer1_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.294    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)       -0.028    38.468    debuggerTop/video_output/r_linebuffer1_reg[133][21]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.342ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 2.454ns (13.657%)  route 15.515ns (86.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.515    17.087    debuggerTop/video_output/D[9]
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[129][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 21.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y104        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.138    -0.448    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.070    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.477 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.425    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X57Y105        LUT3 (Prop_lut3_I0_O)        0.098    -0.327 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.092    -0.375    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.071    -0.393    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.338    -0.124    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.175    -0.300    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.133    -0.332    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.141    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.832    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.011    -0.416    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.199%)  route 0.342ns (70.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.342    -0.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.203    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.858%)  route 0.141ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.334    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X47Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X47Y126        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.716%)  route 0.303ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.303    -0.171    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.300%)  route 0.179ns (48.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.179    -0.296    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT4 (Prop_lut4_I2_O)        0.048    -0.248 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.131    -0.334    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      198.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.648ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.924%)  route 0.610ns (56.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.264   199.736    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                198.648    

Slack (MET) :             198.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.057%)  route 0.583ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.583     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                198.673    

Slack (MET) :             198.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.945%)  route 0.562ns (54.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.265   199.735    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.735    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                198.695    

Slack (MET) :             198.729ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.044%)  route 0.658ns (55.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.176    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                198.729    

Slack (MET) :             198.808ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                198.808    

Slack (MET) :             198.830ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                198.830    

Slack (MET) :             198.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.222   199.778    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                198.851    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.600%)  route 0.486ns (48.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.486     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.045   199.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.366%)  route 0.531ns (52.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.531     1.009    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.181%)  route 0.514ns (51.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.514     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.181%)  route 0.682ns (56.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.682     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 38.357    

Slack (MET) :             38.373ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.454%)  route 0.529ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 38.373    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.770%)  route 0.517ns (55.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.936    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.199%)  route 0.535ns (50.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.535     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.496%)  route 0.529ns (50.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.529     1.047    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.083%)  route 0.534ns (53.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.521    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.366%)  route 0.531ns (52.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.531     1.009    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.181%)  route 0.514ns (51.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.514     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.181%)  route 0.682ns (56.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.682     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 38.357    

Slack (MET) :             38.373ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.454%)  route 0.529ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 38.373    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.770%)  route 0.517ns (55.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.936    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.199%)  route 0.535ns (50.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.535     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.496%)  route 0.529ns (50.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.529     1.047    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.083%)  route 0.534ns (53.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.521    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.360ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        58.026ns  (logic 9.275ns (15.984%)  route 48.751ns (84.016%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.297   157.114    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -157.115    
  -------------------------------------------------------------------
                         slack                                 41.360    

Slack (MET) :             41.688ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.699ns  (logic 9.275ns (16.075%)  route 48.424ns (83.925%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.283   156.787    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.787    
  -------------------------------------------------------------------
                         slack                                 41.688    

Slack (MET) :             41.693ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.688ns  (logic 9.275ns (16.078%)  route 48.413ns (83.922%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.959   156.776    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.777    
  -------------------------------------------------------------------
                         slack                                 41.693    

Slack (MET) :             42.035ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.346ns  (logic 9.275ns (16.174%)  route 48.071ns (83.826%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.931   156.435    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.435    
  -------------------------------------------------------------------
                         slack                                 42.035    

Slack (MET) :             42.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.129ns  (logic 9.023ns (15.794%)  route 48.106ns (84.206%))
  Logic Levels:           54  (LUT2=7 LUT3=7 LUT4=2 LUT5=6 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.382   146.809    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124   146.933 r  debuggerTop/nes/ppu/r_ir[7]_i_9/O
                         net (fo=2, routed)           0.922   147.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[7]_3
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124   147.979 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=2, routed)           0.665   148.645    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124   148.769 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.718   149.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X62Y88         LUT5 (Prop_lut5_I1_O)        0.124   149.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2__0/O
                         net (fo=8, routed)           1.141   150.752    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_0
    SLICE_X62Y83         LUT3 (Prop_lut3_I2_O)        0.150   150.902 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[7]_i_2/O
                         net (fo=4, routed)           0.911   151.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[7][4]
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.328   152.141 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[7]_i_1/O
                         net (fo=2, routed)           0.695   152.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][7]
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124   152.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_11/O
                         net (fo=16, routed)          3.257   156.217    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.217    
  -------------------------------------------------------------------
                         slack                                 42.257    

Slack (MET) :             42.292ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        57.101ns  (logic 9.275ns (16.243%)  route 47.826ns (83.757%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.372   156.190    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -156.190    
  -------------------------------------------------------------------
                         slack                                 42.292    

Slack (MET) :             42.376ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.969ns  (logic 9.275ns (16.281%)  route 47.694ns (83.719%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 198.698 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.240   156.057    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.718   198.698    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.185    
                         clock uncertainty           -0.185   199.000    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                        -156.058    
  -------------------------------------------------------------------
                         slack                                 42.376    

Slack (MET) :             42.421ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.924ns  (logic 9.275ns (16.294%)  route 47.649ns (83.706%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.194   156.012    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.185   198.999    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.433    
                         arrival time                        -156.012    
  -------------------------------------------------------------------
                         slack                                 42.421    

Slack (MET) :             42.486ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.911ns  (logic 9.275ns (16.297%)  route 47.636ns (83.703%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.181   155.999    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.769   198.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.236    
                         clock uncertainty           -0.185   199.051    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.485    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.485    
                         arrival time                        -155.999    
  -------------------------------------------------------------------
                         slack                                 42.486    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        56.877ns  (logic 9.275ns (16.307%)  route 47.602ns (83.693%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.461   155.965    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -155.965    
  -------------------------------------------------------------------
                         slack                                 42.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X56Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.269 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.269    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.185    -0.407    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.121    -0.286    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.502%)  route 0.135ns (41.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_fdce_C_Q)         0.146    99.538 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/Q
                         net (fo=2, routed)           0.135    99.673    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[6]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.045    99.718 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data[7]_i_2__3/O
                         net (fo=1, routed)           0.000    99.718    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/p_1_in[7]
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.825    99.152    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.406    
                         clock uncertainty            0.185    99.591    
    SLICE_X47Y71         FDCE (Hold_fdce_C_D)         0.098    99.689    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.689    
                         arrival time                          99.718    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.349ns  (logic 0.231ns (66.223%)  route 0.118ns (33.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.133    99.525 r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.118    99.643    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[7]_2[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.098    99.741 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[6]_i_1__2/O
                         net (fo=1, routed)           0.000    99.741    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[6]
    SLICE_X45Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.825    99.152    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X45Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.427    
                         clock uncertainty            0.185    99.612    
    SLICE_X45Y72         FDCE (Hold_fdce_C_D)         0.099    99.711    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.711    
                         arrival time                          99.741    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_tile_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.887%)  route 0.139ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 99.390 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.554    99.390    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_tile_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.146    99.536 r  debuggerTop/nes/ppu/r_video_background_tile_reg[2]/Q
                         net (fo=1, routed)           0.139    99.675    debuggerTop/nes/ppu/data2[6]
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.045    99.720 r  debuggerTop/nes/ppu/r_video_address[6]_i_1/O
                         net (fo=1, routed)           0.000    99.720    debuggerTop/nes/ppu/r_video_address[6]_i_1_n_2
    SLICE_X49Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.822    99.149    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.403    
                         clock uncertainty            0.185    99.588    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.099    99.687    debuggerTop/nes/ppu/r_video_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.687    
                         arrival time                          99.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_y_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_y_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.345%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 99.395 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    99.395    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.167    99.562 r  debuggerTop/nes/ppu/r_video_y_reg[2]/Q
                         net (fo=8, routed)           0.117    99.679    debuggerTop/nes/ppu/r_video_y_reg_n_2_[2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.045    99.724 r  debuggerTop/nes/ppu/r_video_y[4]_i_1/O
                         net (fo=1, routed)           0.000    99.724    debuggerTop/nes/ppu/r_video_y[4]_i_1_n_2
    SLICE_X47Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.828    99.155    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.408    
                         clock uncertainty            0.185    99.593    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.098    99.691    debuggerTop/nes/ppu/r_video_y_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.691    
                         arrival time                          99.724    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.635%)  route 0.167ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 99.394 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.558    99.394    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y69         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.146    99.540 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/Q
                         net (fo=2, routed)           0.167    99.707    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[14]
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    99.153    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.407    
                         clock uncertainty            0.185    99.592    
    SLICE_X47Y70         FDCE (Hold_fdce_C_D)         0.079    99.671    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.671    
                         arrival time                          99.707    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.294    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X61Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.185    -0.403    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.070    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.975%)  route 0.172ns (54.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y71         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.146    99.538 r  debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/Q
                         net (fo=2, routed)           0.172    99.709    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/D[0]
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    99.153    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.407    
                         clock uncertainty            0.185    99.592    
    SLICE_X47Y70         FDCE (Hold_fdce_C_D)         0.077    99.669    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.669    
                         arrival time                          99.709    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/D
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.881%)  route 0.154ns (42.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 99.391 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.555    99.391    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y79         FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDCE (Prop_fdce_C_Q)         0.167    99.558 f  debuggerTop/nes/ppu/r_ppuctrl_reg[7]/Q
                         net (fo=2, routed)           0.154    99.712    debuggerTop/nes/ppu/r_ppuctrl_reg[7]_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.045    99.757 r  debuggerTop/nes/ppu/r_nmi_n_i_2/O
                         net (fo=1, routed)           0.000    99.757    debuggerTop/nes/cpu2A03/cpu6502/decoder/w_nmi_n
    SLICE_X54Y80         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.824    99.151    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X54Y80         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.255    99.406    
                         clock uncertainty            0.185    99.591    
    SLICE_X54Y80         FDPE (Hold_fdpe_C_D)         0.124    99.715    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg
  -------------------------------------------------------------------
                         required time                        -99.715    
                         arrival time                          99.757    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.797%)  route 0.151ns (44.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 99.394 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.558    99.394    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.146    99.540 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/Q
                         net (fo=7, routed)           0.151    99.691    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[0]
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.045    99.736 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    99.736    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[1]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.828    99.155    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    99.693    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.693    
                         arrival time                          99.736    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.040ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.272ns  (logic 2.454ns (13.431%)  route 15.818ns (86.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.818    17.389    debuggerTop/video_output/D[9]
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X67Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[131][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X67Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[131][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.389    
  -------------------------------------------------------------------
                         slack                                 21.040    

Slack (MET) :             21.047ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.264ns  (logic 2.454ns (13.436%)  route 15.810ns (86.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.810    17.382    debuggerTop/video_output/D[9]
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[136][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[136][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.382    
  -------------------------------------------------------------------
                         slack                                 21.047    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X68Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[140][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X68Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[140][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 2.454ns (13.440%)  route 15.805ns (86.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.805    17.376    debuggerTop/video_output/D[9]
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[130][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[130][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.376    
  -------------------------------------------------------------------
                         slack                                 21.053    

Slack (MET) :             21.192ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.120ns  (logic 2.454ns (13.543%)  route 15.666ns (86.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.666    17.238    debuggerTop/video_output/D[9]
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[142][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[142][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                 21.192    

Slack (MET) :             21.202ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.110ns  (logic 2.454ns (13.551%)  route 15.656ns (86.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.656    17.227    debuggerTop/video_output/D[9]
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X69Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[143][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X69Y114        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[143][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.227    
  -------------------------------------------------------------------
                         slack                                 21.202    

Slack (MET) :             21.216ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 2.454ns (13.545%)  route 15.664ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.664    17.235    debuggerTop/video_output/D[9]
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[137][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y113        FDCE (Setup_fdce_C_D)       -0.045    38.451    debuggerTop/video_output/r_linebuffer1_reg[137][21]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                 21.216    

Slack (MET) :             21.294ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.490    38.073    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y115        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[138][21]/C
                         clock pessimism              0.560    38.633    
                         clock uncertainty           -0.138    38.495    
    SLICE_X71Y115        FDCE (Setup_fdce_C_D)       -0.067    38.428    debuggerTop/video_output/r_linebuffer1_reg[138][21]
  -------------------------------------------------------------------
                         required time                         38.428    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.294    

Slack (MET) :             21.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 2.454ns (13.621%)  route 15.563ns (86.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.563    17.134    debuggerTop/video_output/D[9]
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X70Y114        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[133][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X70Y114        FDCE (Setup_fdce_C_D)       -0.028    38.468    debuggerTop/video_output/r_linebuffer1_reg[133][21]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 21.334    

Slack (MET) :             21.342ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 2.454ns (13.657%)  route 15.515ns (86.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.657    -0.883    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.454     1.571 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=512, routed)        15.515    17.087    debuggerTop/video_output/D[9]
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.491    38.074    debuggerTop/video_output/o_clk_25mhz
    SLICE_X71Y113        FDCE                                         r  debuggerTop/video_output/r_linebuffer1_reg[129][21]/C
                         clock pessimism              0.560    38.634    
                         clock uncertainty           -0.138    38.496    
    SLICE_X71Y113        FDCE (Setup_fdce_C_D)       -0.067    38.429    debuggerTop/video_output/r_linebuffer1_reg[129][21]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                 21.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.090%)  route 0.130ns (47.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y104        FDSE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDSE (Prop_fdse_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[0]
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.138    -0.448    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.070    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.477 f  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.425    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X57Y105        LUT3 (Prop_lut3_I0_O)        0.098    -0.327 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.327    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.138    -0.467    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.092    -0.375    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.139    -0.322    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.071    -0.393    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.460%)  route 0.338ns (70.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.338    -0.124    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.175    -0.300    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT5 (Prop_lut5_I2_O)        0.048    -0.252 r  debuggerTop/vga_generator/r_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    debuggerTop/vga_generator/r_y[8]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[8]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.133    -0.332    debuggerTop/vga_generator/r_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.141    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.832    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.011    -0.416    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.199%)  route 0.342ns (70.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.342    -0.119    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.203    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.858%)  route 0.141ns (43.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.334    debuggerTop/vga_generator/w_vga_y[1]
    SLICE_X47Y126        LUT6 (Prop_lut6_I4_O)        0.045    -0.289 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X47Y126        FDCE (Hold_fdce_C_D)         0.092    -0.373    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.716%)  route 0.303ns (70.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.303    -0.171    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.874    -0.799    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y42         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.138    -0.386    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.256    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.300%)  route 0.179ns (48.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.548    -0.616    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.475 r  debuggerTop/vga_generator/r_y_reg[5]/Q
                         net (fo=6, routed)           0.179    -0.296    debuggerTop/vga_generator/w_vga_y[5]
    SLICE_X46Y126        LUT4 (Prop_lut4_I2_O)        0.048    -0.248 r  debuggerTop/vga_generator/r_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/vga_generator/r_y[7]_i_1_n_2
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X46Y126        FDCE (Hold_fdce_C_D)         0.131    -0.334    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      198.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.648ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.924%)  route 0.610ns (56.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.264   199.736    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                198.648    

Slack (MET) :             198.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.057%)  route 0.583ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.583     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                198.673    

Slack (MET) :             198.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.945%)  route 0.562ns (54.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.265   199.735    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.735    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                198.695    

Slack (MET) :             198.729ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.044%)  route 0.658ns (55.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.176    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                198.729    

Slack (MET) :             198.808ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                198.808    

Slack (MET) :             198.830ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                198.830    

Slack (MET) :             198.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.222   199.778    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                198.851    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.600%)  route 0.486ns (48.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.486     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.045   199.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      198.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.648ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.924%)  route 0.610ns (56.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.088    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.264   199.736    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.736    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                198.648    

Slack (MET) :             198.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.061ns  (logic 0.478ns (45.057%)  route 0.583ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.583     1.061    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.266   199.734    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        199.734    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                198.673    

Slack (MET) :             198.695ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.945%)  route 0.562ns (54.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.265   199.735    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        199.735    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                198.695    

Slack (MET) :             198.729ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.044%)  route 0.658ns (55.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.176    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X64Y105        FDRE (Setup_fdre_C_D)       -0.095   199.905    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.905    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                198.729    

Slack (MET) :             198.808ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.043   199.957    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        199.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                198.808    

Slack (MET) :             198.830ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.077ns  (logic 0.518ns (48.100%)  route 0.559ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.559     1.077    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X63Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.093   199.907    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        199.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                198.830    

Slack (MET) :             198.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.449     0.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.222   199.778    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.778    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                198.851    

Slack (MET) :             198.951ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        1.004ns  (logic 0.518ns (51.600%)  route 0.486ns (48.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.486     1.004    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X62Y103        FDRE (Setup_fdre_C_D)       -0.045   199.955    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        199.955    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                198.951    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.366%)  route 0.531ns (52.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.531     1.009    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.181%)  route 0.514ns (51.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.514     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.181%)  route 0.682ns (56.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.682     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 38.357    

Slack (MET) :             38.373ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.454%)  route 0.529ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 38.373    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.770%)  route 0.517ns (55.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.936    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.199%)  route 0.535ns (50.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.535     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.496%)  route 0.529ns (50.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.529     1.047    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.083%)  route 0.534ns (53.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.521    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       41.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.360ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        58.026ns  (logic 9.275ns (15.984%)  route 48.751ns (84.016%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          3.297   157.114    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -157.115    
  -------------------------------------------------------------------
                         slack                                 41.360    

Slack (MET) :             41.688ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.699ns  (logic 9.275ns (16.075%)  route 48.424ns (83.925%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          3.283   156.787    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.787    
  -------------------------------------------------------------------
                         slack                                 41.688    

Slack (MET) :             41.693ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.688ns  (logic 9.275ns (16.078%)  route 48.413ns (83.922%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.959   156.776    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.777    
  -------------------------------------------------------------------
                         slack                                 41.693    

Slack (MET) :             42.035ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.346ns  (logic 9.275ns (16.174%)  route 48.071ns (83.826%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 198.734 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.931   156.435    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.754   198.734    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.221    
                         clock uncertainty           -0.185   199.036    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.470    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                        -156.435    
  -------------------------------------------------------------------
                         slack                                 42.035    

Slack (MET) :             42.257ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.129ns  (logic 9.023ns (15.794%)  route 48.106ns (84.206%))
  Logic Levels:           54  (LUT2=7 LUT3=7 LUT4=2 LUT5=6 LUT6=32)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 198.739 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.382   146.809    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124   146.933 r  debuggerTop/nes/ppu/r_ir[7]_i_9/O
                         net (fo=2, routed)           0.922   147.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[7]_3
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124   147.979 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_4/O
                         net (fo=2, routed)           0.665   148.645    debuggerTop/nes/cpu2A03/cpu6502/dl/r_data_reg[7]_1
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.124   148.769 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[7]_i_10__0/O
                         net (fo=4, routed)           0.718   149.487    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_5
    SLICE_X62Y88         LUT5 (Prop_lut5_I1_O)        0.124   149.611 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_2__0/O
                         net (fo=8, routed)           1.141   150.752    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_0
    SLICE_X62Y83         LUT3 (Prop_lut3_I2_O)        0.150   150.902 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[7]_i_2/O
                         net (fo=4, routed)           0.911   151.813    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address_reg[7][4]
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.328   152.141 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[7]_i_1/O
                         net (fo=2, routed)           0.695   152.836    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][7]
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.124   152.960 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_11/O
                         net (fo=16, routed)          3.257   156.217    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.759   198.739    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.226    
                         clock uncertainty           -0.185   199.041    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   198.475    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                        -156.217    
  -------------------------------------------------------------------
                         slack                                 42.257    

Slack (MET) :             42.292ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        57.101ns  (logic 9.275ns (16.243%)  route 47.826ns (83.757%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.372   156.190    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -156.190    
  -------------------------------------------------------------------
                         slack                                 42.292    

Slack (MET) :             42.376ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.969ns  (logic 9.275ns (16.281%)  route 47.694ns (83.719%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 198.698 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.240   156.057    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.718   198.698    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.185    
                         clock uncertainty           -0.185   199.000    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.434    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.434    
                         arrival time                        -156.058    
  -------------------------------------------------------------------
                         slack                                 42.376    

Slack (MET) :             42.421ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.924ns  (logic 9.275ns (16.294%)  route 47.649ns (83.706%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.194   156.012    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.646   198.625    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.185   198.999    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.433    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.433    
                         arrival time                        -156.012    
  -------------------------------------------------------------------
                         slack                                 42.421    

Slack (MET) :             42.486ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.911ns  (logic 9.275ns (16.297%)  route 47.636ns (83.703%))
  Logic Levels:           56  (LUT2=7 LUT3=7 LUT4=3 LUT5=6 LUT6=33)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.844   150.527    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X68Y86         LUT6 (Prop_lut6_I0_O)        0.332   150.859 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2/O
                         net (fo=7, routed)           0.670   151.529    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X68Y84         LUT5 (Prop_lut5_I1_O)        0.124   151.653 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_1/O
                         net (fo=3, routed)           0.180   151.833    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][2]
    SLICE_X68Y84         LUT4 (Prop_lut4_I3_O)        0.124   151.957 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_2/O
                         net (fo=4, routed)           0.850   152.807    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[10]
    SLICE_X62Y79         LUT6 (Prop_lut6_I0_O)        0.124   152.931 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_1/O
                         net (fo=2, routed)           0.763   153.694    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][10]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.818 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_8/O
                         net (fo=16, routed)          2.181   155.999    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.769   198.749    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   199.236    
                         clock uncertainty           -0.185   199.051    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   198.485    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.485    
                         arrival time                        -155.999    
  -------------------------------------------------------------------
                         slack                                 42.486    

Slack (MET) :             42.516ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        56.877ns  (logic 9.275ns (16.307%)  route 47.602ns (83.693%))
  Logic Levels:           56  (LUT2=8 LUT3=8 LUT4=2 LUT5=5 LUT6=33)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 198.746 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.912ns = ( 99.088 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.628    99.088    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDCE (Prop_fdce_C_Q)         0.524    99.612 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_rep/Q
                         net (fo=101, routed)         1.746   101.358    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_avr_out_i_102
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.146   101.504 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_6/O
                         net (fo=22, routed)          1.559   103.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_20_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I2_O)        0.328   103.391 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_13__1/O
                         net (fo=4, routed)           0.641   104.032    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_5
    SLICE_X71Y91         LUT6 (Prop_lut6_I0_O)        0.124   104.156 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_29/O
                         net (fo=4, routed)           1.144   105.300    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]_1
    SLICE_X72Y86         LUT6 (Prop_lut6_I1_O)        0.124   105.424 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27/O
                         net (fo=1, routed)           0.677   106.100    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_27_n_2
    SLICE_X71Y89         LUT6 (Prop_lut6_I0_O)        0.124   106.224 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9/O
                         net (fo=10, routed)          0.937   107.161    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_9_n_2
    SLICE_X64Y86         LUT5 (Prop_lut5_I4_O)        0.124   107.285 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=3, routed)           0.474   107.759    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pch_reg[7][7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124   107.883 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_2__0/O
                         net (fo=22, routed)          1.331   109.215    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7][2]
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.124   109.339 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_1__0/O
                         net (fo=31, routed)          0.657   109.995    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X59Y80         LUT5 (Prop_lut5_I3_O)        0.124   110.119 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[0]_i_2/O
                         net (fo=1, routed)           0.405   110.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[0]_rep
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.124   110.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[0]_i_1/O
                         net (fo=5, routed)           0.798   111.447    debuggerTop/nes/cpu2A03/cpu6502/dl/D[0]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   111.571 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_4__0/O
                         net (fo=5, routed)           0.915   112.485    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.124   112.609 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_2__0/O
                         net (fo=3, routed)           0.683   113.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_8
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.124   113.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1__0/O
                         net (fo=6, routed)           0.917   114.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[1]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   114.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[0]_i_2/O
                         net (fo=8, routed)           0.823   115.280    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[0]
    SLICE_X59Y81         LUT6 (Prop_lut6_I5_O)        0.124   115.404 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17/O
                         net (fo=1, routed)           0.404   115.808    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_17_n_2
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124   115.932 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_7/O
                         net (fo=130, routed)         1.325   117.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[13]
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124   117.381 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2/O
                         net (fo=1, routed)           0.952   118.333    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_2_n_2
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124   118.457 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           1.315   119.772    debuggerTop/nes/cpu2A03/cpu6502/dl/D[6]
    SLICE_X64Y86         LUT3 (Prop_lut3_I2_O)        0.124   119.896 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[6]_i_2__0/O
                         net (fo=4, routed)           0.318   120.214    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[6]_0
    SLICE_X67Y86         LUT6 (Prop_lut6_I4_O)        0.124   120.338 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4/O
                         net (fo=1, routed)           0.581   120.919    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_4_n_2
    SLICE_X68Y86         LUT5 (Prop_lut5_I0_O)        0.150   121.069 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=9, routed)           0.636   121.705    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.332   122.037 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[14]_i_2/O
                         net (fo=4, routed)           0.840   122.877    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[14]
    SLICE_X61Y81         LUT2 (Prop_lut2_I0_O)        0.119   122.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5/O
                         net (fo=23, routed)          1.054   124.050    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_read_data[7]_i_5_n_2
    SLICE_X59Y77         LUT6 (Prop_lut6_I2_O)        0.332   124.382 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10/O
                         net (fo=1, routed)           0.402   124.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_10_n_2
    SLICE_X59Y77         LUT2 (Prop_lut2_I0_O)        0.124   124.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[7]_i_5/O
                         net (fo=12, routed)          0.527   125.435    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I1_O)        0.124   125.559 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_1/O
                         net (fo=4, routed)           1.503   127.062    debuggerTop/nes/cpu2A03/cpu6502/dl/D[5]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   127.212 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[5]_i_2__0/O
                         net (fo=4, routed)           0.626   127.839    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[5]
    SLICE_X67Y87         LUT6 (Prop_lut6_I4_O)        0.326   128.165 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.289   128.454    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X67Y88         LUT5 (Prop_lut5_I0_O)        0.124   128.578 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.634   129.212    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[1]
    SLICE_X63Y84         LUT6 (Prop_lut6_I3_O)        0.124   129.336 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[10]_i_3/O
                         net (fo=24, routed)          0.677   130.012    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[13]
    SLICE_X61Y82         LUT2 (Prop_lut2_I1_O)        0.124   130.136 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7/O
                         net (fo=6, routed)           0.648   130.785    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette[29][7]_i_7_n_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124   130.908 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16/O
                         net (fo=1, routed)           0.426   131.335    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_16_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I1_O)        0.119   131.454 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_6/O
                         net (fo=103, routed)         1.440   132.894    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I5_O)        0.355   133.249 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2/O
                         net (fo=2, routed)           0.799   134.048    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[4]_i_2_n_2
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.124   134.172 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[4]_i_2__0/O
                         net (fo=4, routed)           0.848   135.019    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.124   135.143 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.755   135.899    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_0[0]
    SLICE_X63Y84         LUT6 (Prop_lut6_I4_O)        0.124   136.023 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[12]_i_2/O
                         net (fo=4, routed)           0.692   136.715    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[12]
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124   136.839 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11/O
                         net (fo=1, routed)           0.659   137.498    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_11_n_2
    SLICE_X58Y82         LUT2 (Prop_lut2_I0_O)        0.124   137.622 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_4/O
                         net (fo=45, routed)          0.970   138.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X47Y77         LUT6 (Prop_lut6_I0_O)        0.124   138.716 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2/O
                         net (fo=1, routed)           0.769   139.485    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_2_n_2
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.124   139.609 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[1]_i_1/O
                         net (fo=4, routed)           1.015   140.624    debuggerTop/nes/cpu2A03/cpu6502/dl/D[1]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124   140.748 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4__0/O
                         net (fo=5, routed)           0.998   141.746    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_0
    SLICE_X72Y85         LUT2 (Prop_lut2_I1_O)        0.150   141.896 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0/O
                         net (fo=1, routed)           0.531   142.427    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_2__0_n_2
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.326   142.753 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_1__0/O
                         net (fo=6, routed)           0.961   143.714    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[3]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.150   143.864 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_2/O
                         net (fo=8, routed)           0.801   144.665    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[1]
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.326   144.991 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14/O
                         net (fo=1, routed)           0.312   145.303    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_14_n_2
    SLICE_X58Y79         LUT6 (Prop_lut6_I5_O)        0.124   145.427 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamaddr[7]_i_5/O
                         net (fo=102, routed)         1.210   146.637    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X42Y73         LUT6 (Prop_lut6_I5_O)        0.124   146.761 r  debuggerTop/nes/ppu/r_ir[2]_i_5/O
                         net (fo=1, routed)           0.664   147.425    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]_2
    SLICE_X42Y77         LUT6 (Prop_lut6_I4_O)        0.124   147.549 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2/O
                         net (fo=1, routed)           0.825   148.373    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_2_n_2
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.124   148.497 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[2]_i_1/O
                         net (fo=4, routed)           1.036   149.534    debuggerTop/nes/cpu2A03/cpu6502/dl/D[2]
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.150   149.684 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[2]_i_5__0/O
                         net (fo=6, routed)           0.689   150.372    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[2]_0
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.332   150.704 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0/O
                         net (fo=1, routed)           0.343   151.047    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_2__0_n_2
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.124   151.171 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_1__0/O
                         net (fo=7, routed)           0.495   151.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write_reg[2]_0
    SLICE_X67Y85         LUT3 (Prop_lut3_I1_O)        0.124   151.790 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=8, routed)           0.972   152.762    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_address_cpu[2]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124   152.886 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_1/O
                         net (fo=2, routed)           0.494   153.380    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[10][2]
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124   153.504 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_16/O
                         net (fo=16, routed)          2.461   155.965    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.766   198.746    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   199.233    
                         clock uncertainty           -0.185   199.048    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566   198.482    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.482    
                         arrival time                        -155.965    
  -------------------------------------------------------------------
                         slack                                 42.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X56Y104        LUT4 (Prop_lut4_I1_O)        0.045    -0.269 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000    -0.269    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.185    -0.407    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.121    -0.286    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.502%)  route 0.135ns (41.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X49Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDCE (Prop_fdce_C_Q)         0.146    99.538 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[6]/Q
                         net (fo=2, routed)           0.135    99.673    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[6]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.045    99.718 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data[7]_i_2__3/O
                         net (fo=1, routed)           0.000    99.718    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/p_1_in[7]
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.825    99.152    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X47Y71         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.406    
                         clock uncertainty            0.185    99.591    
    SLICE_X47Y71         FDCE (Hold_fdce_C_D)         0.098    99.689    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.689    
                         arrival time                          99.718    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.349ns  (logic 0.231ns (66.223%)  route 0.118ns (33.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y72         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.133    99.525 r  debuggerTop/nes/ppu/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.118    99.643    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[7]_2[6]
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.098    99.741 r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data[6]_i_1__2/O
                         net (fo=1, routed)           0.000    99.741    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/p_1_in[6]
    SLICE_X45Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.825    99.152    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X45Y72         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    99.427    
                         clock uncertainty            0.185    99.612    
    SLICE_X45Y72         FDCE (Hold_fdce_C_D)         0.099    99.711    debuggerTop/nes/ppu/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.711    
                         arrival time                          99.741    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_tile_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.887%)  route 0.139ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 99.149 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.610ns = ( 99.390 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.554    99.390    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_tile_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.146    99.536 r  debuggerTop/nes/ppu/r_video_background_tile_reg[2]/Q
                         net (fo=1, routed)           0.139    99.675    debuggerTop/nes/ppu/data2[6]
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.045    99.720 r  debuggerTop/nes/ppu/r_video_address[6]_i_1/O
                         net (fo=1, routed)           0.000    99.720    debuggerTop/nes/ppu/r_video_address[6]_i_1_n_2
    SLICE_X49Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.822    99.149    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X49Y76         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.403    
                         clock uncertainty            0.185    99.588    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.099    99.687    debuggerTop/nes/ppu/r_video_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.687    
                         arrival time                          99.720    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_y_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/r_video_y_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.345%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.605ns = ( 99.395 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    99.395    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDCE (Prop_fdce_C_Q)         0.167    99.562 r  debuggerTop/nes/ppu/r_video_y_reg[2]/Q
                         net (fo=8, routed)           0.117    99.679    debuggerTop/nes/ppu/r_video_y_reg_n_2_[2]
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.045    99.724 r  debuggerTop/nes/ppu/r_video_y[4]_i_1/O
                         net (fo=1, routed)           0.000    99.724    debuggerTop/nes/ppu/r_video_y[4]_i_1_n_2
    SLICE_X47Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.828    99.155    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X47Y81         FDCE                                         r  debuggerTop/nes/ppu/r_video_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.408    
                         clock uncertainty            0.185    99.593    
    SLICE_X47Y81         FDCE (Hold_fdce_C_D)         0.098    99.691    debuggerTop/nes/ppu/r_video_y_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.691    
                         arrival time                          99.724    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.313ns  (logic 0.146ns (46.635%)  route 0.167ns (53.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 99.394 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.558    99.394    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X48Y69         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.146    99.540 r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[14]/Q
                         net (fo=2, routed)           0.167    99.707    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg_n_2_[14]
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    99.153    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.407    
                         clock uncertainty            0.185    99.592    
    SLICE_X47Y70         FDCE (Hold_fdce_C_D)         0.079    99.671    debuggerTop/nes/ppu/backgroundShiftPatternTableHigh/r_data_reg[15]
  -------------------------------------------------------------------
                         required time                        -99.671    
                         arrival time                          99.707    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.169    -0.294    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X61Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.831    -0.842    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.185    -0.403    
    SLICE_X61Y105        FDRE (Hold_fdre_C_D)         0.070    -0.333    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.975%)  route 0.172ns (54.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 99.392 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.556    99.392    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X48Y71         FDRE                                         r  debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.146    99.538 r  debuggerTop/nes/ppu/r_video_background_attribute_reg[0]/Q
                         net (fo=2, routed)           0.172    99.709    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/D[0]
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    99.153    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/o_clk_5mhz
    SLICE_X47Y70         FDCE                                         r  debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.407    
                         clock uncertainty            0.185    99.592    
    SLICE_X47Y70         FDCE (Hold_fdce_C_D)         0.077    99.669    debuggerTop/nes/ppu/backgroundShiftAttributeTableLow/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -99.669    
                         arrival time                          99.709    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuctrl_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/D
                            (falling edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.881%)  route 0.154ns (42.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 99.391 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.555    99.391    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X54Y79         FDCE                                         r  debuggerTop/nes/ppu/r_ppuctrl_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDCE (Prop_fdce_C_Q)         0.167    99.558 f  debuggerTop/nes/ppu/r_ppuctrl_reg[7]/Q
                         net (fo=2, routed)           0.154    99.712    debuggerTop/nes/ppu/r_ppuctrl_reg[7]_0
    SLICE_X54Y80         LUT2 (Prop_lut2_I0_O)        0.045    99.757 r  debuggerTop/nes/ppu/r_nmi_n_i_2/O
                         net (fo=1, routed)           0.000    99.757    debuggerTop/nes/cpu2A03/cpu6502/decoder/w_nmi_n
    SLICE_X54Y80         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.824    99.151    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X54Y80         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.255    99.406    
                         clock uncertainty            0.185    99.591    
    SLICE_X54Y80         FDPE (Hold_fdpe_C_D)         0.124    99.715    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_nmi_n_reg
  -------------------------------------------------------------------
                         required time                        -99.715    
                         arrival time                          99.757    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.797%)  route 0.151ns (44.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns = ( 99.394 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.558    99.394    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y80         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.146    99.540 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[0]/Q
                         net (fo=7, routed)           0.151    99.691    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[0]
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.045    99.736 r  debuggerTop/nes/cpu2A03/r_oamdma_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    99.736    debuggerTop/nes/cpu2A03/r_oamdma_counter__0[1]
    SLICE_X59Y81         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.828    99.155    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X59Y81         FDRE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.254    99.409    
                         clock uncertainty            0.185    99.594    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.099    99.693    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.693    
                         arrival time                          99.736    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.329ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.009ns  (logic 0.478ns (47.366%)  route 0.531ns (52.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.531     1.009    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.266    39.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 38.329    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.478ns (48.181%)  route 0.514ns (51.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.514     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.357ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.200ns  (logic 0.518ns (43.181%)  route 0.682ns (56.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.682     1.200    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X60Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                 38.357    

Slack (MET) :             38.373ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.454%)  route 0.529ns (52.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.529     1.007    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X60Y105        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X60Y105        FDRE (Setup_fdre_C_D)       -0.224    39.380    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.380    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 38.373    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.770%)  route 0.517ns (55.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.517     0.936    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.458ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.053ns  (logic 0.518ns (49.199%)  route 0.535ns (50.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.535     1.053    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 38.458    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.496%)  route 0.529ns (50.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.529     1.047    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X61Y103        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y103        FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.990ns  (logic 0.456ns (46.083%)  route 0.534ns (53.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104                                     0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.534     0.990    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y104        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X61Y104        FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                 38.521    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__12/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.864ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.763%)  route 2.511ns (81.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          1.884     2.153    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X59Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.488    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.405    38.017    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.017    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 35.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.689%)  route 0.486ns (72.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.256     0.057    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X50Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.255    -0.602    
    SLICE_X50Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.669    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__12/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.864ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.763%)  route 2.511ns (81.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          1.884     2.153    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X59Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.488    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.405    38.017    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.017    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 35.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.689%)  route 0.486ns (72.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.256     0.057    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X50Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X50Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__12/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.426ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.426    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.432ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.138    38.427    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.108    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.432    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.740ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.138    38.503    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.098    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.740    

Slack (MET) :             35.864ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.763%)  route 2.511ns (81.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          1.884     2.153    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X59Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.488    38.560    
                         clock uncertainty           -0.138    38.422    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.405    38.017    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.017    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 35.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.689%)  route 0.486ns (72.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.256     0.057    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X50Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.138    -0.464    
    SLICE_X50Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.580    
                         clock uncertainty            0.138    -0.442    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.534    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.275    -0.582    
                         clock uncertainty            0.138    -0.444    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.511    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.624    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.431    

Slack (MET) :             35.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__12/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[2]_rep__12
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.431    

Slack (MET) :             35.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__2/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.431    

Slack (MET) :             35.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[3]
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.431    

Slack (MET) :             35.431ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.064%)  route 3.031ns (83.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.404     2.673    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X47Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X47Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.673    
  -------------------------------------------------------------------
                         slack                                 35.431    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.132    38.432    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.580ns (16.048%)  route 3.034ns (83.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.407     2.676    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X58Y143        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.493    38.076    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X58Y143        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.488    38.565    
                         clock uncertainty           -0.132    38.432    
    SLICE_X58Y143        FDCE (Recov_fdce_C_CLR)     -0.319    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.746ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.580ns (17.599%)  route 2.716ns (82.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.081 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          2.089     2.358    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X48Y149        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.498    38.081    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y149        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.641    
                         clock uncertainty           -0.132    38.509    
    SLICE_X48Y149        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                 35.746    

Slack (MET) :             35.869ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.580ns (18.763%)  route 2.511ns (81.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.602    -0.938    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.456    -0.482 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.627     0.145    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.269 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          1.884     2.153    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X59Y135        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X59Y135        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__11/C
                         clock pessimism              0.488    38.560    
                         clock uncertainty           -0.132    38.427    
    SLICE_X59Y135        FDCE (Recov_fdce_C_CLR)     -0.405    38.022    debuggerTop/vga_generator/r_x_reg[1]_rep__11
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 35.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__10/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__10
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.024%)  route 0.557ns (74.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.327     0.128    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X52Y128        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y128        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y128        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.186ns (27.689%)  route 0.486ns (72.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.256     0.057    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X50Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__1/C
                         clock pessimism              0.255    -0.602    
    SLICE_X50Y127        FDCE (Remov_fdce_C_CLR)     -0.067    -0.669    debuggerTop/vga_generator/r_x_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.756%)  route 0.509ns (73.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.279     0.080    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X49Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.275    -0.580    
    SLICE_X49Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.672    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[6]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    debuggerTop/vga_generator/r_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.569%)  route 0.541ns (74.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=14, routed)          0.230    -0.244    debuggerTop/video_output/w_vga_reset_n
    SLICE_X48Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.199 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=61, routed)          0.312     0.112    debuggerTop/vga_generator/r_x_reg[10]_1
    SLICE_X46Y126        FDCE                                         f  debuggerTop/vga_generator/r_y_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=6299, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X46Y126        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[7]/C
                         clock pessimism              0.275    -0.582    
    SLICE_X46Y126        FDCE (Remov_fdce_C_CLR)     -0.067    -0.649    debuggerTop/vga_generator/r_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.761    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.267ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.580ns (9.288%)  route 5.665ns (90.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.048     5.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y88         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.594    98.574    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y88         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.185    98.948    
    SLICE_X77Y88         FDPE (Recov_fdpe_C_PRE)     -0.356    98.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 93.267    

Slack (MET) :             93.408ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 0.580ns (9.502%)  route 5.524ns (90.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.907     5.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y89         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y89         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X77Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    98.593    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 93.408    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.580ns (9.717%)  route 5.389ns (90.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.772     5.049    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y90         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y90         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[12]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.580ns (9.965%)  route 5.241ns (90.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.623     4.901    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y89         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y89         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y89         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 93.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.667%)  route 0.930ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.262     0.511    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y79         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y79         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X59Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.186ns (14.662%)  route 1.083ns (85.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.414     0.663    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X61Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.186ns (13.154%)  route 1.228ns (86.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.560     0.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.627    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.267ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.580ns (9.288%)  route 5.665ns (90.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.048     5.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y88         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.594    98.574    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y88         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.185    98.948    
    SLICE_X77Y88         FDPE (Recov_fdpe_C_PRE)     -0.356    98.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 93.267    

Slack (MET) :             93.408ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 0.580ns (9.502%)  route 5.524ns (90.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.907     5.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y89         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y89         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X77Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    98.593    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 93.408    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.580ns (9.717%)  route 5.389ns (90.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.772     5.049    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y90         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y90         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[12]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.580ns (9.965%)  route 5.241ns (90.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.623     4.901    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y89         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y89         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y89         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 93.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.667%)  route 0.930ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.262     0.511    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y79         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y79         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.185    -0.387    
    SLICE_X59Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.186ns (14.662%)  route 1.083ns (85.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.414     0.663    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X61Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.186ns (13.154%)  route 1.228ns (86.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.560     0.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.168ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.547    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.547    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.168    

Slack (MET) :             93.267ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.580ns (9.288%)  route 5.665ns (90.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.048     5.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y88         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.594    98.574    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y88         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.185    98.948    
    SLICE_X77Y88         FDPE (Recov_fdpe_C_PRE)     -0.356    98.592    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         98.592    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 93.267    

Slack (MET) :             93.408ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 0.580ns (9.502%)  route 5.524ns (90.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.907     5.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y89         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y89         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.185    98.949    
    SLICE_X77Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    98.593    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 93.408    

Slack (MET) :             93.496ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.580ns (9.717%)  route 5.389ns (90.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.772     5.049    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y90         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y90         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[12]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                 93.496    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.522ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.185    98.946    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.544    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.544    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.522    

Slack (MET) :             93.644ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.580ns (9.965%)  route 5.241ns (90.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.623     4.901    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y89         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y89         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.185    98.947    
    SLICE_X72Y89         FDCE (Recov_fdce_C_CLR)     -0.402    98.545    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.545    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 93.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.667%)  route 0.930ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.262     0.511    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y79         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y79         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.185    -0.387    
    SLICE_X59Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.479    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.186ns (14.662%)  route 1.083ns (85.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.414     0.663    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X61Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.185    -0.383    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.475    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.186ns (13.154%)  route 1.228ns (86.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.560     0.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.473    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.185    -0.381    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.448    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.185    -0.380    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.447    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.185    -0.379    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.177ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.176    98.958    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.556    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_bus_db_n_reg
  -------------------------------------------------------------------
                         required time                         98.556    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.177    

Slack (MET) :             93.177ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.580ns (9.208%)  route 5.719ns (90.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.102     5.379    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_hw_interrupt_reg[1]_rep__0_6
    SLICE_X75Y90         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X75Y90         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.176    98.958    
    SLICE_X75Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.556    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_last_acr_reg
  -------------------------------------------------------------------
                         required time                         98.556    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                 93.177    

Slack (MET) :             93.276ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.580ns (9.288%)  route 5.665ns (90.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 98.574 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         4.048     5.325    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y88         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.594    98.574    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y88         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.133    
                         clock uncertainty           -0.176    98.957    
    SLICE_X77Y88         FDPE (Recov_fdpe_C_PRE)     -0.356    98.601    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[1]
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                 93.276    

Slack (MET) :             93.417ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 0.580ns (9.502%)  route 5.524ns (90.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 98.575 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.907     5.184    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sync_reg_0
    SLICE_X77Y89         FDPE                                         f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.595    98.575    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X77Y89         FDPE                                         r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.134    
                         clock uncertainty           -0.176    98.958    
    SLICE_X77Y89         FDPE (Recov_fdpe_C_PRE)     -0.356    98.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]
  -------------------------------------------------------------------
                         required time                         98.602    
                         arrival time                          -5.184    
  -------------------------------------------------------------------
                         slack                                 93.417    

Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 0.580ns (9.717%)  route 5.389ns (90.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.772     5.049    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y90         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y90         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.176    98.956    
    SLICE_X72Y90         FDCE (Recov_fdce_C_CLR)     -0.402    98.554    debuggerTop/profiler/r_sample_write_index_reg[12]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                 93.505    

Slack (MET) :             93.531ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.176    98.955    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.553    debuggerTop/profiler/r_sample_write_index_reg[4]
  -------------------------------------------------------------------
                         required time                         98.553    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.531    

Slack (MET) :             93.531ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.176    98.955    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.553    debuggerTop/profiler/r_sample_write_index_reg[5]
  -------------------------------------------------------------------
                         required time                         98.553    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.531    

Slack (MET) :             93.531ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.176    98.955    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.553    debuggerTop/profiler/r_sample_write_index_reg[6]
  -------------------------------------------------------------------
                         required time                         98.553    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.531    

Slack (MET) :             93.531ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.580ns (9.762%)  route 5.362ns (90.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.745     5.022    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y88         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.592    98.572    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y88         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.131    
                         clock uncertainty           -0.176    98.955    
    SLICE_X72Y88         FDCE (Recov_fdce_C_CLR)     -0.402    98.553    debuggerTop/profiler/r_sample_write_index_reg[7]
  -------------------------------------------------------------------
                         required time                         98.553    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 93.531    

Slack (MET) :             93.653ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.580ns (9.965%)  route 5.241ns (90.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 98.573 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.620    -0.920    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          1.617     1.153    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.124     1.277 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         3.623     4.901    debuggerTop/profiler/r_sample_write_index_reg[0]_0
    SLICE_X72Y89         FDCE                                         f  debuggerTop/profiler/r_sample_write_index_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        1.593    98.573    debuggerTop/profiler/o_clk_5mhz
    SLICE_X72Y89         FDCE                                         r  debuggerTop/profiler/r_sample_write_index_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.132    
                         clock uncertainty           -0.176    98.956    
    SLICE_X72Y89         FDCE (Recov_fdce_C_CLR)     -0.402    98.554    debuggerTop/profiler/r_sample_write_index_reg[10]
  -------------------------------------------------------------------
                         required time                         98.554    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                 93.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.186ns (16.667%)  route 0.930ns (83.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.262     0.511    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X59Y79         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.826    -0.847    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X59Y79         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X59Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.186ns (14.662%)  route 1.083ns (85.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.414     0.663    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X61Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.830    -0.843    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X61Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.186ns (13.154%)  route 1.228ns (86.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.560     0.809    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[0]_0
    SLICE_X61Y86         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y86         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.658    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.186ns (12.902%)  route 1.256ns (87.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.587     0.836    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]_1
    SLICE_X62Y83         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.832    -0.841    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X62Y83         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X62Y83         FDCE (Remov_fdce_C_CLR)     -0.067    -0.633    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.186ns (12.359%)  route 1.319ns (87.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.651     0.900    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X62Y84         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.833    -0.840    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X62Y84         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X62Y84         FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.186ns (11.805%)  route 1.390ns (88.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.559    -0.605    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y79         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=10, routed)          0.668     0.204    debuggerTop/values/w_nes_reset_n
    SLICE_X56Y80         LUT2 (Prop_lut2_I0_O)        0.045     0.249 f  debuggerTop/values/cpu2A03/r_nmi_n_i_3/O
                         net (fo=295, routed)         0.721     0.970    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]_0
    SLICE_X63Y85         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3318, routed)        0.834    -0.839    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X63Y85         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y85         FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  1.627    





