assert_exec_stage/assert_assert_muxa_fw_alu
assert_exec_stage
exec_stage
decode_pipe
forward
mips_sys
mips_core
pipelinedregs
forward_node
wb_we_reg_clr_cls
r5_reg_clr_cls
muxa_ctl_reg_clr_cls
rf_stage
alu_we_reg_clr_cls
rd_sel
ctl_FSM
jack
decoder
mips_dvc
rd_sel_reg_clr_cls
r32_reg_clr_cls
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/stmt_4
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/input_id_cmd
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
decoder/reg_fsm_dly
decoder/reg_alu_we
decoder/reg_muxa_ctl
decoder/input_ins_i
mips_core/input_zz_ins_i
decode_pipe/input_ins_i
mips_sys/input_zz_ins_i
ctl_FSM/always_3/if_1/case_1/stmt_2
ctl_FSM/always_3/if_1
ctl_FSM/always_3
ctl_FSM/reg_delay_counter
ctl_FSM/always_3/if_1/case_1
mips_core/inst_decoder_pipe
mips_core/wire_BUS197
rf_stage/input_id_cmd
decoder/always_1/block_1/case_1/block_1/case_1/block_11
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_5
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
decoder/wire_inst_op
decoder/assign_1_inst_op
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_10/stmt_5
alu_we_reg_clr_cls/always_1
alu_we_reg_clr_cls/reg_alu_we_o
alu_we_reg_clr_cls/input_clr
wb_we_reg_clr_cls/input_wb_we_i
wb_we_reg_clr_cls/reg_wb_we_o
wb_we_reg_clr_cls/always_1
assert_exec_stage/input_muxa_fw_ctl
rf_stage/wire_ra2ex_ctl_clr_o
alu_we_reg_clr_cls/input_alu_we_i
rf_stage/wire_rs_n_o
wb_we_reg_clr_cls/always_1/if_1/if_1
alu_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_we_reg_clr_cls/input_cls
wb_we_reg_clr_cls/always_1/if_1
wb_we_reg_clr_cls/input_clr
wb_we_reg_clr_cls/input_cls
rf_stage/wire_rd_index_o
wb_we_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_we_reg_clr_cls/always_1/if_1/if_1
assert_exec_stage/input_muxa_ctl_i
alu_we_reg_clr_cls/always_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decode_pipe/wire_BUS2086
decode_pipe/wire_BUS2048
decode_pipe/wire_BUS2110
decode_pipe/input_pause
pipelinedregs/input_pause
ctl_FSM/input_rst
mips_core/input_rst
mips_sys/input_rst
rf_stage/input_rst_i
decoder/wire_inst_func
decoder/assign_2_inst_func
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
mips_sys/input_pause
mips_core/input_pause
r5_reg_clr_cls/input_cls
forward/input_pause
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/block_22
pipelinedregs/input_rd_sel_i
decoder/reg_rd_sel
rd_sel_reg_clr_cls/input_rd_sel_i
rd_sel_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_9
decoder/always_1/block_1/case_1/block_1/case_1/block_22/stmt_5
ctl_FSM/input_irq
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/reg_id2ra_ctl_cls
decode_pipe/input_id2ra_ctl_cls
mips_core/wire_NET1572
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_cls
rf_stage/input_pause
ctl_FSM/input_pause
ctl_FSM/always_5/block_1/case_1/block_3/if_1
ctl_FSM/always_5/block_1/case_1/block_3
ctl_FSM/always_3/if_1/case_1/stmt_1
mips_core/wire_NET1640
mips_core/wire_NET767
mips_core/wire_NET1606
mips_core/wire_BUS775
mips_core/wire_BUS748
mips_core/wire_BUS5832
mips_core/wire_BUS371
mips_core/wire_BUS1726
mips_core/inst_iexec_stage
mips_core/inst_rnd_pass0
mips_core/inst_rnd_pass1
mips_core/wire_BUS1724
mips_core/inst_iRF_stage
mips_core/inst_iforward
mips_core/wire_BUS1158
mips_core/input_irq_i
mips_sys/wire_w_irq
pipelinedregs/input_alu_we_i
pipelinedregs/input_muxa_ctl_i
mips_dvc/reg_irq_req_o
mips_sys/inst_imips_dvc
rf_stage/input_irq_i
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_20
decoder/always_1/block_1/case_1/block_10/stmt_6
decoder/always_1/block_1/case_1/block_1/case_1/block_2
decoder/always_1/block_1/case_1/block_1/case_1/block_2/stmt_5
mips_dvc/always_6/stmt_1
mips_dvc/always_6
pipelinedregs/inst_U5
pipelinedregs/wire_rd_sel_o
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
rf_stage/inst_jack1
rf_stage/wire_BUS5421
rf_stage/inst_rd_sel
rd_sel_reg_clr_cls/input_clr
r5_reg_clr_cls/reg_r5_o
r5_reg_clr_cls/always_1
rd_sel_reg_clr_cls/always_1
rd_sel_reg_clr_cls/reg_rd_sel_o
rd_sel/always_1/case_1/stmt_1
rd_sel_reg_clr_cls/always_1/if_1
rd_sel/input_rd_i
rd_sel/input_ctl
pipelinedregs/wire_BUS4987
pipelinedregs/inst_U6
jack/assign_3_rd_o
jack/wire_rd_o
decode_pipe/wire_rd_sel_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
rf_stage/input_ins_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
rf_stage/input_rd_sel_i
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
decode_pipe/input_ra2ex_ctl_clr
decode_pipe/wire_alu_we_o
ctl_FSM/reg_id2ra_ctl_clr
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_id2ra_ctl_clr
rd_sel/always_1/case_1
rd_sel/always_1
rd_sel/reg_rd_o
rd_sel_reg_clr_cls/input_cls
r5_reg_clr_cls/input_clr
r5_reg_clr_cls/input_r5_i
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/input_cls
r32_reg_clr_cls/input_clr
r5_reg_clr_cls/always_1/if_1/if_1/stmt_2
r5_reg_clr_cls/always_1/if_1
r5_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/input_cls
muxa_ctl_reg_clr_cls/input_clr
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
pipelinedregs/input_ra2ex_ctl_clr
pipelinedregs/inst_U24
pipelinedregs/wire_BUS7299
pipelinedregs/wire_alu_we_o
pipelinedregs/inst_U22
pipelinedregs/input_id2ra_ctl_clr
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
mips_sys/inst_i_mips_core
exec_stage/inst_chk_exec_stage
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1
rd_sel_reg_clr_cls/always_1/if_1/if_1
rf_stage/wire_id2ra_ctl_clr_o
rf_stage/wire_BUS2085
rf_stage/inst_ins_reg
rf_stage/wire_NET6609
rf_stage/inst_MAIN_FSM
rf_stage/wire_NET6658
decode_pipe/wire_muxa_ctl_o
decode_pipe/inst_pipereg
ctl_FSM/reg_id2ra_ins_cls
ctl_FSM/reg_id2ra_ins_clr
forward_node/always_1/if_1/stmt_1
exec_stage/input_muxa_ctl_i
forward/wire_alu_rs_fw
forward/inst_fw_alu_rs
forward_node/always_1/if_1
forward_node/always_1
forward_node/reg_mux_fw
exec_stage/input_muxa_fw_ctl
forward/input_fw_alu_rn
forward_node/input_alu_wr_rn
forward_node/input_alu_we
forward/input_alu_we
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/always_4/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/reg_NextState
forward/inst_fw_reg_rns
forward/wire_BUS82
forward/input_rns_i
forward_node/input_rn
jack/input_ins_i
jack/wire_rs_o
jack/assign_1_rs_o
forward_node/always_1/if_1/cond/expr_1
forward_node/always_1/if_1/cond/expr_1/expr_1
mips_dvc/always_6/stmt_1/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
forward_node/always_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
ctl_FSM/always_3/if_1/case_1/cond
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
ctl_FSM/always_6/block_1/case_1/cond
pipelinedregs/inst_U5/expr_1
pipelinedregs/inst_U6/expr_1
rd_sel_reg_clr_cls/always_1/if_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U7/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/cond
alu_we_reg_clr_cls/always_1/if_1/if_1/cond
rd_sel_reg_clr_cls/always_1/if_1/cond
forward_node/always_1/if_1/cond/expr_2
wb_we_reg_clr_cls/always_1/if_1/if_1/cond
wb_we_reg_clr_cls/always_1/if_1/cond
rf_stage/inst_ins_reg/expr_1
r5_reg_clr_cls/always_1/if_1/cond
r5_reg_clr_cls/always_1/if_1/if_1/cond
rd_sel/always_1/case_1/cond
