/*
 * stm32f407xx.h
 *
 *  Created on: Jun 1, 2025
 *      Author: gunal
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define FLASH_BASEADDR		0x08000000U
#define SRAM1_BASEADDR		0x20000000U
#define SRAM2_BASEADDR		0x2001C000U
#define ROM_BASEADDR		0x1FFF0000U
#define SRAM_BASEADDR		SRAM1_BaseAddress

#define PERIPH_BASEADDR     0x40000000U
#define APB1_BASEADDR 		PERIPH_BASEADDR
#define APB2_BASEADDR 		0x40010000U
#define AHB1_BASEADDR 		0x40020000U
#define AHB2_BASEADDR 		0x50000000U

#endif /* INC_STM32F407XX_H_ */
