set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/ayush/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/ayush/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/pl_riscv_cpu"
set ::env(DESIGN_NAME) "pl_riscv_cpu"
set ::env(VERILOG_FILES) "/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "25.0"
set ::env(FP_PDN_MULTILAYER) "1"
set ::env(FP_CORE_UTIL) "50"
set ::env(PL_TARGET_DENSITY) "0.6"
