# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/univ_bin_counter.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/btn_debounce_toggle.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/Counter_Loader.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/out_LTU.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_serial.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/new/TTL_user_logic.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_univ_bin_counter_0_0/sim/root_level_univ_bin_counter_0_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_0_0/sim/root_level_btn_debounce_toggle_0_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_1_0/sim/root_level_btn_debounce_toggle_1_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_btn_debounce_toggle_2_0/sim/root_level_btn_debounce_toggle_2_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_Counter_Loader_0_0/sim/root_level_Counter_Loader_0_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_out_LTU_0_0/sim/root_level_out_LTU_0_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/ip/root_level_TTL_Serial_user_logic_0_0/sim/root_level_TTL_Serial_user_logic_0_0.vhd" \
"../../../../Lab_5_7_Segment_Display.ip_user_files/bd/root_level/sim/root_level.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sources_1/imports/hdl/root_level_wrapper.vhd" \
"../../../../Lab_5_7_Segment_Display.srcs/sim_1/new/Lab_5_tb.vhd" \

# Do not sort compile order
nosort
