{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 11:07:09 2010 " "Info: Processing started: Wed Oct 06 11:07:09 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[7\] " "Warning: Node \"I8051_ROM:inst\|data\[7\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[3\] " "Warning: Node \"I8051_ROM:inst\|data\[3\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[0\] " "Warning: Node \"I8051_ROM:inst\|data\[0\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[1\] " "Warning: Node \"I8051_ROM:inst\|data\[1\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[4\] " "Warning: Node \"I8051_ROM:inst\|data\[4\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[2\] " "Warning: Node \"I8051_ROM:inst\|data\[2\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[5\] " "Warning: Node \"I8051_ROM:inst\|data\[5\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "I8051_ROM:inst\|data\[6\] " "Warning: Node \"I8051_ROM:inst\|data\[6\]\" is a latch" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_6 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_6\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_5 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_5\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2718 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_2 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_2\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2763 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx423 " "Info: Detected gated clock \"wimp51:inst3\|nx423\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3347 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx423" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx415 " "Info: Detected gated clock \"wimp51:inst3\|nx415\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx415" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_4 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_4\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2734 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx411 " "Info: Detected gated clock \"wimp51:inst3\|nx411\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3295 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx411" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_1 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_1\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2774 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_0 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2785 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|nx407 " "Info: Detected gated clock \"wimp51:inst3\|nx407\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|nx407" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_3 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_3\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2749 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|a_2_dup_268 " "Info: Detected gated clock \"wimp51:inst3\|a_2_dup_268\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3160 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|a_2_dup_268" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|a_1_dup_269 " "Info: Detected gated clock \"wimp51:inst3\|a_1_dup_269\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|a_1_dup_269" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wimp51:inst3\|psen_n_dup0 " "Info: Detected gated clock \"wimp51:inst3\|psen_n_dup0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|psen_n_dup0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|ir_out_7 " "Info: Detected ripple clock \"wimp51:inst3\|ir_out_7\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2687 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|ir_out_7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|CU_state_0 " "Info: Detected ripple clock \"wimp51:inst3\|CU_state_0\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2897 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|CU_state_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wimp51:inst3\|CU_state_1 " "Info: Detected ripple clock \"wimp51:inst3\|CU_state_1\" as buffer" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2876 11 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wimp51:inst3\|CU_state_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register I8051_ROM:inst\|data\[3\] register wimp51:inst3\|ir_out_3 163.43 MHz 6.119 ns Internal " "Info: Clock \"clk\" has Internal fmax of 163.43 MHz between source register \"I8051_ROM:inst\|data\[3\]\" and destination register \"wimp51:inst3\|ir_out_3\" (period= 6.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.084 ns + Longest register register " "Info: + Longest register to register delay is 0.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I8051_ROM:inst\|data\[3\] 1 REG LCCOMB_X64_Y23_N18 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X64_Y23_N18; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8051_ROM:inst|data[3] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.084 ns wimp51:inst3\|ir_out_3 2 REG LCFF_X64_Y23_N19 11 " "Info: 2: + IC(0.000 ns) + CELL(0.084 ns) = 0.084 ns; Loc. = LCFF_X64_Y23_N19; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[3] wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2749 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 100.00 % ) " "Info: Total cell delay = 0.084 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[3] wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { I8051_ROM:inst|data[3] {} wimp51:inst3|ir_out_3 {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.071 ns - Smallest " "Info: - Smallest clock skew is -6.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.398 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.398 ns wimp51:inst3\|ir_out_3 2 REG LCFF_X64_Y23_N19 11 " "Info: 2: + IC(0.999 ns) + CELL(0.537 ns) = 2.398 ns; Loc. = LCFF_X64_Y23_N19; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2749 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 58.34 % ) " "Info: Total cell delay = 1.399 ns ( 58.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 41.66 % ) " "Info: Total interconnect delay = 0.999 ns ( 41.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { clk wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_3 {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.469 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.787 ns) 2.935 ns wimp51:inst3\|ir_out_6 2 REG LCFF_X62_Y23_N3 11 " "Info: 2: + IC(1.286 ns) + CELL(0.787 ns) = 2.935 ns; Loc. = LCFF_X62_Y23_N3; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.388 ns) 3.652 ns wimp51:inst3\|nx415 3 COMB LCCOMB_X62_Y23_N24 1 " "Info: 3: + IC(0.329 ns) + CELL(0.388 ns) = 3.652 ns; Loc. = LCCOMB_X62_Y23_N24; Fanout = 1; COMB Node = 'wimp51:inst3\|nx415'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { wimp51:inst3|ir_out_6 wimp51:inst3|nx415 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 4.350 ns wimp51:inst3\|nx407 4 COMB LCCOMB_X62_Y23_N4 1 " "Info: 4: + IC(0.260 ns) + CELL(0.438 ns) = 4.350 ns; Loc. = LCCOMB_X62_Y23_N4; Fanout = 1; COMB Node = 'wimp51:inst3\|nx407'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { wimp51:inst3|nx415 wimp51:inst3|nx407 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 5.017 ns wimp51:inst3\|a_1_dup_269 5 COMB LCCOMB_X62_Y23_N6 10 " "Info: 5: + IC(0.251 ns) + CELL(0.416 ns) = 5.017 ns; Loc. = LCCOMB_X62_Y23_N6; Fanout = 10; COMB Node = 'wimp51:inst3\|a_1_dup_269'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.437 ns) 6.142 ns wimp51:inst3\|psen_n_dup0 6 COMB LCCOMB_X64_Y23_N30 2 " "Info: 6: + IC(0.688 ns) + CELL(0.437 ns) = 6.142 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 2; COMB Node = 'wimp51:inst3\|psen_n_dup0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.000 ns) 6.985 ns wimp51:inst3\|psen_n_dup0~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(0.843 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'wimp51:inst3\|psen_n_dup0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.150 ns) 8.469 ns I8051_ROM:inst\|data\[3\] 8 REG LCCOMB_X64_Y23_N18 10 " "Info: 8: + IC(1.334 ns) + CELL(0.150 ns) = 8.469 ns; Loc. = LCCOMB_X64_Y23_N18; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[3] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 41.07 % ) " "Info: Total cell delay = 3.478 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.991 ns ( 58.93 % ) " "Info: Total interconnect delay = 4.991 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.469 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.469 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[3] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.334ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { clk wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_3 {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.469 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.469 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[3] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.334ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2749 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I8051_ROM:inst|data[3] wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.084 ns" { I8051_ROM:inst|data[3] {} wimp51:inst3|ir_out_3 {} } { 0.000ns 0.000ns } { 0.000ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.398 ns" { clk wimp51:inst3|ir_out_3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.398 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_3 {} } { 0.000ns 0.000ns 0.999ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.469 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.469 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[3] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.334ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 44 " "Warning: Circuit may not operate. Detected 44 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "wimp51:inst3\|addr_dup0_4 I8051_ROM:inst\|data\[7\] clk 1.206 ns " "Info: Found hold time violation between source  pin or register \"wimp51:inst3\|addr_dup0_4\" and destination pin or register \"I8051_ROM:inst\|data\[7\]\" for clock \"clk\" (Hold time is 1.206 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.913 ns + Largest " "Info: + Largest clock skew is 3.913 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.501 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.787 ns) 2.935 ns wimp51:inst3\|ir_out_6 2 REG LCFF_X62_Y23_N3 11 " "Info: 2: + IC(1.286 ns) + CELL(0.787 ns) = 2.935 ns; Loc. = LCFF_X62_Y23_N3; Fanout = 11; REG Node = 'wimp51:inst3\|ir_out_6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { clk wimp51:inst3|ir_out_6 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2704 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.388 ns) 3.652 ns wimp51:inst3\|nx415 3 COMB LCCOMB_X62_Y23_N24 1 " "Info: 3: + IC(0.329 ns) + CELL(0.388 ns) = 3.652 ns; Loc. = LCCOMB_X62_Y23_N24; Fanout = 1; COMB Node = 'wimp51:inst3\|nx415'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { wimp51:inst3|ir_out_6 wimp51:inst3|nx415 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3314 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 4.350 ns wimp51:inst3\|nx407 4 COMB LCCOMB_X62_Y23_N4 1 " "Info: 4: + IC(0.260 ns) + CELL(0.438 ns) = 4.350 ns; Loc. = LCCOMB_X62_Y23_N4; Fanout = 1; COMB Node = 'wimp51:inst3\|nx407'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { wimp51:inst3|nx415 wimp51:inst3|nx407 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3279 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.416 ns) 5.017 ns wimp51:inst3\|a_1_dup_269 5 COMB LCCOMB_X62_Y23_N6 10 " "Info: 5: + IC(0.251 ns) + CELL(0.416 ns) = 5.017 ns; Loc. = LCCOMB_X62_Y23_N6; Fanout = 10; COMB Node = 'wimp51:inst3\|a_1_dup_269'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3166 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.437 ns) 6.142 ns wimp51:inst3\|psen_n_dup0 6 COMB LCCOMB_X64_Y23_N30 2 " "Info: 6: + IC(0.688 ns) + CELL(0.437 ns) = 6.142 ns; Loc. = LCCOMB_X64_Y23_N30; Fanout = 2; COMB Node = 'wimp51:inst3\|psen_n_dup0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.000 ns) 6.985 ns wimp51:inst3\|psen_n_dup0~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(0.843 ns) + CELL(0.000 ns) = 6.985 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'wimp51:inst3\|psen_n_dup0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3243 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.150 ns) 8.501 ns I8051_ROM:inst\|data\[7\] 8 REG LCCOMB_X62_Y23_N8 10 " "Info: 8: + IC(1.366 ns) + CELL(0.150 ns) = 8.501 ns; Loc. = LCCOMB_X62_Y23_N8; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[7] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 40.91 % ) " "Info: Total cell delay = 3.478 ns ( 40.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.023 ns ( 59.09 % ) " "Info: Total interconnect delay = 5.023 ns ( 59.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[7] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.366ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.588 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(0.537 ns) 4.588 ns wimp51:inst3\|addr_dup0_4 2 REG LCFF_X63_Y26_N23 19 " "Info: 2: + IC(3.189 ns) + CELL(0.537 ns) = 4.588 ns; Loc. = LCFF_X63_Y26_N23; Fanout = 19; REG Node = 'wimp51:inst3\|addr_dup0_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.726 ns" { clk wimp51:inst3|addr_dup0_4 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2851 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 30.49 % ) " "Info: Total cell delay = 1.399 ns ( 30.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.189 ns ( 69.51 % ) " "Info: Total interconnect delay = 3.189 ns ( 69.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { clk wimp51:inst3|addr_dup0_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_4 {} } { 0.000ns 0.000ns 3.189ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[7] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.366ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { clk wimp51:inst3|addr_dup0_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_4 {} } { 0.000ns 0.000ns 3.189ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2851 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.457 ns - Shortest register register " "Info: - Shortest register to register delay is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wimp51:inst3\|addr_dup0_4 1 REG LCFF_X63_Y26_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y26_N23; Fanout = 19; REG Node = 'wimp51:inst3\|addr_dup0_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wimp51:inst3|addr_dup0_4 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2851 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 1.324 ns I8051_ROM:inst\|Mux0~54 2 COMB LCCOMB_X62_Y22_N6 1 " "Info: 2: + IC(1.174 ns) + CELL(0.150 ns) = 1.324 ns; Loc. = LCCOMB_X62_Y22_N6; Fanout = 1; COMB Node = 'I8051_ROM:inst\|Mux0~54'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { wimp51:inst3|addr_dup0_4 I8051_ROM:inst|Mux0~54 } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.416 ns) 2.457 ns I8051_ROM:inst\|data\[7\] 3 REG LCCOMB_X62_Y23_N8 10 " "Info: 3: + IC(0.717 ns) + CELL(0.416 ns) = 2.457 ns; Loc. = LCCOMB_X62_Y23_N8; Fanout = 10; REG Node = 'I8051_ROM:inst\|data\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { I8051_ROM:inst|Mux0~54 I8051_ROM:inst|data[7] } "NODE_NAME" } } { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.566 ns ( 23.04 % ) " "Info: Total cell delay = 0.566 ns ( 23.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 76.96 % ) " "Info: Total interconnect delay = 1.891 ns ( 76.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { wimp51:inst3|addr_dup0_4 I8051_ROM:inst|Mux0~54 I8051_ROM:inst|data[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { wimp51:inst3|addr_dup0_4 {} I8051_ROM:inst|Mux0~54 {} I8051_ROM:inst|data[7] {} } { 0.000ns 1.174ns 0.717ns } { 0.000ns 0.150ns 0.416ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "wimp51_rom_ref.vhd" "" { Text "S:/CpE 214/Lab2/wimp51_rom_ref.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { clk wimp51:inst3|ir_out_6 wimp51:inst3|nx415 wimp51:inst3|nx407 wimp51:inst3|a_1_dup_269 wimp51:inst3|psen_n_dup0 wimp51:inst3|psen_n_dup0~clkctrl I8051_ROM:inst|data[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_6 {} wimp51:inst3|nx415 {} wimp51:inst3|nx407 {} wimp51:inst3|a_1_dup_269 {} wimp51:inst3|psen_n_dup0 {} wimp51:inst3|psen_n_dup0~clkctrl {} I8051_ROM:inst|data[7] {} } { 0.000ns 0.000ns 1.286ns 0.329ns 0.260ns 0.251ns 0.688ns 0.843ns 1.366ns } { 0.000ns 0.862ns 0.787ns 0.388ns 0.438ns 0.416ns 0.437ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { clk wimp51:inst3|addr_dup0_4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.588 ns" { clk {} clk~combout {} wimp51:inst3|addr_dup0_4 {} } { 0.000ns 0.000ns 3.189ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { wimp51:inst3|addr_dup0_4 I8051_ROM:inst|Mux0~54 I8051_ROM:inst|data[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { wimp51:inst3|addr_dup0_4 {} I8051_ROM:inst|Mux0~54 {} I8051_ROM:inst|data[7] {} } { 0.000ns 1.174ns 0.717ns } { 0.000ns 0.150ns 0.416ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk acc1\[1\] wimp51:inst3\|ir_out_7 16.393 ns register " "Info: tco from clock \"clk\" to destination pin \"acc1\[1\]\" through register \"wimp51:inst3\|ir_out_7\" is 16.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns clk 1 CLK PIN_G26 99 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 192 64 232 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.537 ns) 2.685 ns wimp51:inst3\|ir_out_7 2 REG LCFF_X62_Y23_N9 14 " "Info: 2: + IC(1.286 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X62_Y23_N9; Fanout = 14; REG Node = 'wimp51:inst3\|ir_out_7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { clk wimp51:inst3|ir_out_7 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2687 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 52.10 % ) " "Info: Total cell delay = 1.399 ns ( 52.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.286 ns ( 47.90 % ) " "Info: Total interconnect delay = 1.286 ns ( 47.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk wimp51:inst3|ir_out_7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_7 {} } { 0.000ns 0.000ns 1.286ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2687 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.458 ns + Longest register pin " "Info: + Longest register to pin delay is 13.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wimp51:inst3\|ir_out_7 1 REG LCFF_X62_Y23_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y23_N9; Fanout = 14; REG Node = 'wimp51:inst3\|ir_out_7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wimp51:inst3|ir_out_7 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 2687 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.410 ns) 1.739 ns wimp51:inst3\|nx420 2 COMB LCCOMB_X62_Y23_N12 1 " "Info: 2: + IC(1.329 ns) + CELL(0.410 ns) = 1.739 ns; Loc. = LCCOMB_X62_Y23_N12; Fanout = 1; COMB Node = 'wimp51:inst3\|nx420'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { wimp51:inst3|ir_out_7 wimp51:inst3|nx420 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3334 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 2.443 ns wimp51:inst3\|alu_ctl_1 3 COMB LCCOMB_X62_Y23_N14 7 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 2.443 ns; Loc. = LCCOMB_X62_Y23_N14; Fanout = 7; COMB Node = 'wimp51:inst3\|alu_ctl_1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { wimp51:inst3|nx420 wimp51:inst3|alu_ctl_1 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 3093 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.398 ns) 3.318 ns wimp51:inst3\|alu:ALU\|nx369 4 COMB LCCOMB_X63_Y23_N22 8 " "Info: 4: + IC(0.477 ns) + CELL(0.398 ns) = 3.318 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 8; COMB Node = 'wimp51:inst3\|alu:ALU\|nx369'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 537 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.437 ns) 4.538 ns wimp51:inst3\|alu:ALU\|nx377 5 COMB LCCOMB_X63_Y24_N0 1 " "Info: 5: + IC(0.783 ns) + CELL(0.437 ns) = 4.538 ns; Loc. = LCCOMB_X63_Y24_N0; Fanout = 1; COMB Node = 'wimp51:inst3\|alu:ALU\|nx377'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx377 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 576 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 5.203 ns wimp51:inst3\|alu:ALU\|acc_out_4 6 COMB LCCOMB_X63_Y24_N2 9 " "Info: 6: + IC(0.245 ns) + CELL(0.420 ns) = 5.203 ns; Loc. = LCCOMB_X63_Y24_N2; Fanout = 9; COMB Node = 'wimp51:inst3\|alu:ALU\|acc_out_4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { wimp51:inst3|alu:ALU|nx377 wimp51:inst3|alu:ALU|acc_out_4 } "NODE_NAME" } } { "wimp51.edf" "" { Text "S:/CpE 214/Lab2/wimp51.edf" 469 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.439 ns) + CELL(0.419 ns) 10.061 ns Lab2:inst4\|inst24~72 7 COMB LCCOMB_X1_Y24_N10 1 " "Info: 7: + IC(4.439 ns) + CELL(0.419 ns) = 10.061 ns; Loc. = LCCOMB_X1_Y24_N10; Fanout = 1; COMB Node = 'Lab2:inst4\|inst24~72'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { wimp51:inst3|alu:ALU|acc_out_4 Lab2:inst4|inst24~72 } "NODE_NAME" } } { "Lab2.bdf" "" { Schematic "S:/CpE 214/Lab2/Lab2.bdf" { { 1952 768 832 2032 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(2.652 ns) 13.458 ns acc1\[1\] 8 PIN PIN_P9 0 " "Info: 8: + IC(0.745 ns) + CELL(2.652 ns) = 13.458 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'acc1\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.397 ns" { Lab2:inst4|inst24~72 acc1[1] } "NODE_NAME" } } { "TopLevel.bdf" "" { Schematic "S:/CpE 214/Lab2/TopLevel.bdf" { { 896 1096 1272 912 "acc1\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.174 ns ( 38.45 % ) " "Info: Total cell delay = 5.174 ns ( 38.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.284 ns ( 61.55 % ) " "Info: Total interconnect delay = 8.284 ns ( 61.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { wimp51:inst3|ir_out_7 wimp51:inst3|nx420 wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx377 wimp51:inst3|alu:ALU|acc_out_4 Lab2:inst4|inst24~72 acc1[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { wimp51:inst3|ir_out_7 {} wimp51:inst3|nx420 {} wimp51:inst3|alu_ctl_1 {} wimp51:inst3|alu:ALU|nx369 {} wimp51:inst3|alu:ALU|nx377 {} wimp51:inst3|alu:ALU|acc_out_4 {} Lab2:inst4|inst24~72 {} acc1[1] {} } { 0.000ns 1.329ns 0.266ns 0.477ns 0.783ns 0.245ns 4.439ns 0.745ns } { 0.000ns 0.410ns 0.438ns 0.398ns 0.437ns 0.420ns 0.419ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk wimp51:inst3|ir_out_7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} wimp51:inst3|ir_out_7 {} } { 0.000ns 0.000ns 1.286ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { wimp51:inst3|ir_out_7 wimp51:inst3|nx420 wimp51:inst3|alu_ctl_1 wimp51:inst3|alu:ALU|nx369 wimp51:inst3|alu:ALU|nx377 wimp51:inst3|alu:ALU|acc_out_4 Lab2:inst4|inst24~72 acc1[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { wimp51:inst3|ir_out_7 {} wimp51:inst3|nx420 {} wimp51:inst3|alu_ctl_1 {} wimp51:inst3|alu:ALU|nx369 {} wimp51:inst3|alu:ALU|nx377 {} wimp51:inst3|alu:ALU|acc_out_4 {} Lab2:inst4|inst24~72 {} acc1[1] {} } { 0.000ns 1.329ns 0.266ns 0.477ns 0.783ns 0.245ns 4.439ns 0.745ns } { 0.000ns 0.410ns 0.438ns 0.398ns 0.437ns 0.420ns 0.419ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 11:07:11 2010 " "Info: Processing ended: Wed Oct 06 11:07:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
