Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:25:20 2020
****************************************

Warning: There are 69 invalid end points for constrained paths. (UITE-416)
No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:25:20 2020
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:25:20 2020
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:25:20 2020
****************************************

Warning: There are 69 invalid end points for constrained paths. (UITE-416)

  Startpoint: ctl_u/count_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe3/Accumulate_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX2_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/Q (DFFX2_LVT)                        0.07       0.07 f
  ctl_u/U43/Y (INVX0_LVT)                                 0.01       0.08 r
  ctl_u/U71/Y (AND2X1_LVT)                                0.02       0.10 r
  ctl_u/U111/Y (NAND2X0_LVT)                              0.02       0.12 f
  pe_u/pe3/U28/Y (NBUFFX2_LVT)                            0.02       0.14 f
  pe_u/pe3/U25/Y (NBUFFX2_LVT)                            0.02       0.16 f
  pe_u/pe3/U24/Y (MUX21X1_LVT)                            0.03       0.20 f
  pe_u/pe3/U76/Y (INVX0_LVT)                              0.01       0.21 r
  pe_u/pe3/U80/Y (OA21X1_LVT)                             0.02       0.23 r
  pe_u/pe3/U81/Y (AO22X1_LVT)                             0.03       0.26 r
  pe_u/pe3/U82/Y (AO222X1_LVT)                            0.05       0.31 r
  pe_u/pe3/U51/Y (AND3X1_LVT)                             0.02       0.33 r
  pe_u/pe3/U83/Y (AO221X1_LVT)                            0.03       0.36 r
  pe_u/pe3/U84/Y (OA221X1_LVT)                            0.03       0.39 r
  pe_u/pe3/U85/Y (AO21X1_LVT)                             0.02       0.41 r
  pe_u/pe3/U48/Y (AO22X1_LVT)                             0.03       0.44 r
  pe_u/pe3/U47/Y (INVX1_LVT)                              0.01       0.46 f
  pe_u/pe3/U56/Y (MUX21X2_LVT)                            0.03       0.49 r
  pe_u/pe3/add_85/U3/Y (AND2X1_LVT)                       0.02       0.51 r
  pe_u/pe3/add_85/U1_1/CO (FADDX1_LVT)                    0.04       0.55 r
  pe_u/pe3/add_85/U1_2/CO (FADDX1_LVT)                    0.04       0.59 r
  pe_u/pe3/add_85/U1_3/CO (FADDX1_LVT)                    0.04       0.63 r
  pe_u/pe3/add_85/U1_4/CO (FADDX1_LVT)                    0.04       0.68 r
  pe_u/pe3/add_85/U1_5/CO (FADDX1_LVT)                    0.04       0.72 r
  pe_u/pe3/add_85/U1_6/CO (FADDX1_LVT)                    0.04       0.76 r
  pe_u/pe3/add_85/U1_7/S (FADDX1_LVT)                     0.06       0.81 f
  pe_u/pe3/U14/Y (MUX21X1_LVT)                            0.03       0.85 f
  pe_u/pe3/U60/Y (INVX0_LVT)                              0.01       0.86 r
  pe_u/pe3/U18/Y (NAND2X0_LVT)                            0.02       0.88 f
  pe_u/pe3/Accumulate_reg[7]/D (DFFX1_LVT)                0.00       0.88 f
  data arrival time                                                  0.88

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  clock reconvergence pessimism                           0.00       3.85
  pe_u/pe3/Accumulate_reg[7]/CLK (DFFX1_LVT)                         3.85 r
  library setup time                                     -0.02       3.82
  data required time                                                 3.82
  ------------------------------------------------------------------------------
  data required time                                                 3.82
  data arrival time                                                 -0.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        2.95


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : MotionEstimator
Version: L-2016.06-SP2
Date   : Sun Dec 20 17:25:20 2020
****************************************

Warning: There are 69 invalid end points for constrained paths. (UITE-416)

  Startpoint: pe_u/pe0/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe1/Rpipe_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pe_u/pe0/Rpipe_reg[0]/CLK (DFFX1_LVT)                   0.00       0.00 r
  pe_u/pe0/Rpipe_reg[0]/Q (DFFX1_LVT)                     0.06       0.06 r
  pe_u/pe1/Rpipe_reg[0]/D (DFFX1_LVT)                     0.00       0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  pe_u/pe1/Rpipe_reg[0]/CLK (DFFX1_LVT)                              0.00 r
  library hold time                                       0.00       0.00
  data required time                                                 0.00
  ------------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.06
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
