// Seed: 108887557
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input uwire id_2
);
  assign id_0 = id_1;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output logic id_2
    , id_7,
    output wand id_3,
    input supply1 id_4,
    input tri1 id_5
);
  always begin : LABEL_0
    id_2 = -1;
  end
  wor id_8;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
