
BluePillAnalogRead.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2b4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  0800e3c8  0800e3c8  0000f3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e844  0800e844  00010348  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e844  0800e844  0000f844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e84c  0800e84c  00010348  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e84c  0800e84c  0000f84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e850  0800e850  0000f850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000348  20000000  0800e854  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003758  20000348  0800eb9c  00010348  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003aa0  0800eb9c  00010aa0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010348  2**0
                  CONTENTS, READONLY
 12 .debug_info   000192b6  00000000  00000000  00010371  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047be  00000000  00000000  00029627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001788  00000000  00000000  0002dde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d3  00000000  00000000  0002f570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d6bb  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa01  00000000  00000000  0004ddfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c983  00000000  00000000  000687ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105182  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071dc  00000000  00000000  001051c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0010c3a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000348 	.word	0x20000348
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e3ac 	.word	0x0800e3ac

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000034c 	.word	0x2000034c
 800014c:	0800e3ac 	.word	0x0800e3ac

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f48:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <HAL_Init+0x28>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a07      	ldr	r2, [pc, #28]	@ (8000f6c <HAL_Init+0x28>)
 8000f4e:	f043 0310 	orr.w	r3, r3, #16
 8000f52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f000 fd29 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f5a:	200f      	movs	r0, #15
 8000f5c:	f009 fd82 	bl	800aa64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f60:	f009 fd0c 	bl	800a97c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40022000 	.word	0x40022000

08000f70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <HAL_IncTick+0x1c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <HAL_IncTick+0x20>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4413      	add	r3, r2
 8000f80:	4a03      	ldr	r2, [pc, #12]	@ (8000f90 <HAL_IncTick+0x20>)
 8000f82:	6013      	str	r3, [r2, #0]
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bc80      	pop	{r7}
 8000f8a:	4770      	bx	lr
 8000f8c:	20000004 	.word	0x20000004
 8000f90:	20000364 	.word	0x20000364

08000f94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b02      	ldr	r3, [pc, #8]	@ (8000fa4 <HAL_GetTick+0x10>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	20000364 	.word	0x20000364

08000fa8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d101      	bne.n	8000fca <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e0be      	b.n	8001148 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d109      	bne.n	8000fec <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f009 fd00 	bl	800a9ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 fbf1 	bl	80017d4 <ADC_ConversionStop_Disable>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	f040 8099 	bne.w	8001136 <HAL_ADC_Init+0x18e>
 8001004:	7dfb      	ldrb	r3, [r7, #23]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f040 8095 	bne.w	8001136 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001010:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001014:	f023 0302 	bic.w	r3, r3, #2
 8001018:	f043 0202 	orr.w	r2, r3, #2
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001028:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7b1b      	ldrb	r3, [r3, #12]
 800102e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001030:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	4313      	orrs	r3, r2
 8001036:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001040:	d003      	beq.n	800104a <HAL_ADC_Init+0xa2>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d102      	bne.n	8001050 <HAL_ADC_Init+0xa8>
 800104a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800104e:	e000      	b.n	8001052 <HAL_ADC_Init+0xaa>
 8001050:	2300      	movs	r3, #0
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7d1b      	ldrb	r3, [r3, #20]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d119      	bne.n	8001094 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7b1b      	ldrb	r3, [r3, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d109      	bne.n	800107c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	035a      	lsls	r2, r3, #13
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4313      	orrs	r3, r2
 8001074:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001078:	613b      	str	r3, [r7, #16]
 800107a:	e00b      	b.n	8001094 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001080:	f043 0220 	orr.w	r2, r3, #32
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800108c:	f043 0201 	orr.w	r2, r3, #1
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	430a      	orrs	r2, r1
 80010a6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	4b28      	ldr	r3, [pc, #160]	@ (8001150 <HAL_ADC_Init+0x1a8>)
 80010b0:	4013      	ands	r3, r2
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	6812      	ldr	r2, [r2, #0]
 80010b6:	68b9      	ldr	r1, [r7, #8]
 80010b8:	430b      	orrs	r3, r1
 80010ba:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010c4:	d003      	beq.n	80010ce <HAL_ADC_Init+0x126>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d104      	bne.n	80010d8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	691b      	ldr	r3, [r3, #16]
 80010d2:	3b01      	subs	r3, #1
 80010d4:	051b      	lsls	r3, r3, #20
 80010d6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010de:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	68fa      	ldr	r2, [r7, #12]
 80010e8:	430a      	orrs	r2, r1
 80010ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	689a      	ldr	r2, [r3, #8]
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <HAL_ADC_Init+0x1ac>)
 80010f4:	4013      	ands	r3, r2
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d10b      	bne.n	8001114 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001106:	f023 0303 	bic.w	r3, r3, #3
 800110a:	f043 0201 	orr.w	r2, r3, #1
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001112:	e018      	b.n	8001146 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001118:	f023 0312 	bic.w	r3, r3, #18
 800111c:	f043 0210 	orr.w	r2, r3, #16
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001128:	f043 0201 	orr.w	r2, r3, #1
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001134:	e007      	b.n	8001146 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113a:	f043 0210 	orr.w	r2, r3, #16
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001146:	7dfb      	ldrb	r3, [r7, #23]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	ffe1f7fd 	.word	0xffe1f7fd
 8001154:	ff1f0efe 	.word	0xff1f0efe

08001158 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001160:	2300      	movs	r3, #0
 8001162:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800116a:	2b01      	cmp	r3, #1
 800116c:	d101      	bne.n	8001172 <HAL_ADC_Start+0x1a>
 800116e:	2302      	movs	r3, #2
 8001170:	e098      	b.n	80012a4 <HAL_ADC_Start+0x14c>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2201      	movs	r2, #1
 8001176:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 fad0 	bl	8001720 <ADC_Enable>
 8001180:	4603      	mov	r3, r0
 8001182:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	2b00      	cmp	r3, #0
 8001188:	f040 8087 	bne.w	800129a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001194:	f023 0301 	bic.w	r3, r3, #1
 8001198:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a41      	ldr	r2, [pc, #260]	@ (80012ac <HAL_ADC_Start+0x154>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d105      	bne.n	80011b6 <HAL_ADC_Start+0x5e>
 80011aa:	4b41      	ldr	r3, [pc, #260]	@ (80012b0 <HAL_ADC_Start+0x158>)
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d115      	bne.n	80011e2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ba:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d026      	beq.n	800121e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011e0:	e01d      	b.n	800121e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a2f      	ldr	r2, [pc, #188]	@ (80012b0 <HAL_ADC_Start+0x158>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d004      	beq.n	8001202 <HAL_ADC_Start+0xaa>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a2b      	ldr	r2, [pc, #172]	@ (80012ac <HAL_ADC_Start+0x154>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d10d      	bne.n	800121e <HAL_ADC_Start+0xc6>
 8001202:	4b2b      	ldr	r3, [pc, #172]	@ (80012b0 <HAL_ADC_Start+0x158>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800120a:	2b00      	cmp	r3, #0
 800120c:	d007      	beq.n	800121e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001212:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001216:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001222:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d006      	beq.n	8001238 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800122e:	f023 0206 	bic.w	r2, r3, #6
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001236:	e002      	b.n	800123e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f06f 0202 	mvn.w	r2, #2
 800124e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689b      	ldr	r3, [r3, #8]
 8001256:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800125a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800125e:	d113      	bne.n	8001288 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001264:	4a11      	ldr	r2, [pc, #68]	@ (80012ac <HAL_ADC_Start+0x154>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d105      	bne.n	8001276 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800126a:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <HAL_ADC_Start+0x158>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001272:	2b00      	cmp	r3, #0
 8001274:	d108      	bne.n	8001288 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	e00c      	b.n	80012a2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	689a      	ldr	r2, [r3, #8]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	e003      	b.n	80012a2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40012800 	.word	0x40012800
 80012b0:	40012400 	.word	0x40012400

080012b4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d101      	bne.n	80012ce <HAL_ADC_Stop+0x1a>
 80012ca:	2302      	movs	r3, #2
 80012cc:	e01a      	b.n	8001304 <HAL_ADC_Stop+0x50>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2201      	movs	r2, #1
 80012d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f000 fa7c 	bl	80017d4 <ADC_ConversionStop_Disable>
 80012dc:	4603      	mov	r3, r0
 80012de:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d109      	bne.n	80012fa <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012ee:	f023 0301 	bic.w	r3, r3, #1
 80012f2:	f043 0201 	orr.w	r2, r3, #1
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b087      	sub	sp, #28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001316:	2300      	movs	r3, #0
 8001318:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800131e:	2300      	movs	r3, #0
 8001320:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001322:	f7ff fe37 	bl	8000f94 <HAL_GetTick>
 8001326:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001332:	2b00      	cmp	r3, #0
 8001334:	d00b      	beq.n	800134e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800133a:	f043 0220 	orr.w	r2, r3, #32
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e0d3      	b.n	80014f6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001358:	2b00      	cmp	r3, #0
 800135a:	d131      	bne.n	80013c0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001362:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001366:	2b00      	cmp	r3, #0
 8001368:	d12a      	bne.n	80013c0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800136a:	e021      	b.n	80013b0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001372:	d01d      	beq.n	80013b0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d007      	beq.n	800138a <HAL_ADC_PollForConversion+0x7e>
 800137a:	f7ff fe0b 	bl	8000f94 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d212      	bcs.n	80013b0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d10b      	bne.n	80013b0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139c:	f043 0204 	orr.w	r2, r3, #4
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e0a2      	b.n	80014f6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0302 	and.w	r3, r3, #2
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d0d6      	beq.n	800136c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80013be:	e070      	b.n	80014a2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80013c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001500 <HAL_ADC_PollForConversion+0x1f4>)
 80013c2:	681c      	ldr	r4, [r3, #0]
 80013c4:	2002      	movs	r0, #2
 80013c6:	f002 ff33 	bl	8004230 <HAL_RCCEx_GetPeriphCLKFreq>
 80013ca:	4603      	mov	r3, r0
 80013cc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6919      	ldr	r1, [r3, #16]
 80013d6:	4b4b      	ldr	r3, [pc, #300]	@ (8001504 <HAL_ADC_PollForConversion+0x1f8>)
 80013d8:	400b      	ands	r3, r1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d118      	bne.n	8001410 <HAL_ADC_PollForConversion+0x104>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68d9      	ldr	r1, [r3, #12]
 80013e4:	4b48      	ldr	r3, [pc, #288]	@ (8001508 <HAL_ADC_PollForConversion+0x1fc>)
 80013e6:	400b      	ands	r3, r1
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d111      	bne.n	8001410 <HAL_ADC_PollForConversion+0x104>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6919      	ldr	r1, [r3, #16]
 80013f2:	4b46      	ldr	r3, [pc, #280]	@ (800150c <HAL_ADC_PollForConversion+0x200>)
 80013f4:	400b      	ands	r3, r1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d108      	bne.n	800140c <HAL_ADC_PollForConversion+0x100>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68d9      	ldr	r1, [r3, #12]
 8001400:	4b43      	ldr	r3, [pc, #268]	@ (8001510 <HAL_ADC_PollForConversion+0x204>)
 8001402:	400b      	ands	r3, r1
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_ADC_PollForConversion+0x100>
 8001408:	2314      	movs	r3, #20
 800140a:	e020      	b.n	800144e <HAL_ADC_PollForConversion+0x142>
 800140c:	2329      	movs	r3, #41	@ 0x29
 800140e:	e01e      	b.n	800144e <HAL_ADC_PollForConversion+0x142>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6919      	ldr	r1, [r3, #16]
 8001416:	4b3d      	ldr	r3, [pc, #244]	@ (800150c <HAL_ADC_PollForConversion+0x200>)
 8001418:	400b      	ands	r3, r1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d106      	bne.n	800142c <HAL_ADC_PollForConversion+0x120>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	68d9      	ldr	r1, [r3, #12]
 8001424:	4b3a      	ldr	r3, [pc, #232]	@ (8001510 <HAL_ADC_PollForConversion+0x204>)
 8001426:	400b      	ands	r3, r1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d00d      	beq.n	8001448 <HAL_ADC_PollForConversion+0x13c>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6919      	ldr	r1, [r3, #16]
 8001432:	4b38      	ldr	r3, [pc, #224]	@ (8001514 <HAL_ADC_PollForConversion+0x208>)
 8001434:	400b      	ands	r3, r1
 8001436:	2b00      	cmp	r3, #0
 8001438:	d108      	bne.n	800144c <HAL_ADC_PollForConversion+0x140>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	68d9      	ldr	r1, [r3, #12]
 8001440:	4b34      	ldr	r3, [pc, #208]	@ (8001514 <HAL_ADC_PollForConversion+0x208>)
 8001442:	400b      	ands	r3, r1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <HAL_ADC_PollForConversion+0x140>
 8001448:	2354      	movs	r3, #84	@ 0x54
 800144a:	e000      	b.n	800144e <HAL_ADC_PollForConversion+0x142>
 800144c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800144e:	fb02 f303 	mul.w	r3, r2, r3
 8001452:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001454:	e021      	b.n	800149a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800145c:	d01a      	beq.n	8001494 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d007      	beq.n	8001474 <HAL_ADC_PollForConversion+0x168>
 8001464:	f7ff fd96 	bl	8000f94 <HAL_GetTick>
 8001468:	4602      	mov	r2, r0
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	1ad3      	subs	r3, r2, r3
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	429a      	cmp	r2, r3
 8001472:	d20f      	bcs.n	8001494 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	429a      	cmp	r2, r3
 800147a:	d90b      	bls.n	8001494 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001480:	f043 0204 	orr.w	r2, r3, #4
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e030      	b.n	80014f6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	3301      	adds	r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d8d9      	bhi.n	8001456 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f06f 0212 	mvn.w	r2, #18
 80014aa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80014c2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80014c6:	d115      	bne.n	80014f4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d111      	bne.n	80014f4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d105      	bne.n	80014f4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ec:	f043 0201 	orr.w	r2, r3, #1
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	371c      	adds	r7, #28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd90      	pop	{r4, r7, pc}
 80014fe:	bf00      	nop
 8001500:	2000011c 	.word	0x2000011c
 8001504:	24924924 	.word	0x24924924
 8001508:	00924924 	.word	0x00924924
 800150c:	12492492 	.word	0x12492492
 8001510:	00492492 	.word	0x00492492
 8001514:	00249249 	.word	0x00249249

08001518 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001526:	4618      	mov	r0, r3
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr

08001530 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800153a:	2300      	movs	r3, #0
 800153c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001548:	2b01      	cmp	r3, #1
 800154a:	d101      	bne.n	8001550 <HAL_ADC_ConfigChannel+0x20>
 800154c:	2302      	movs	r3, #2
 800154e:	e0dc      	b.n	800170a <HAL_ADC_ConfigChannel+0x1da>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2201      	movs	r2, #1
 8001554:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	2b06      	cmp	r3, #6
 800155e:	d81c      	bhi.n	800159a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	3b05      	subs	r3, #5
 8001572:	221f      	movs	r2, #31
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	4019      	ands	r1, r3
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	6818      	ldr	r0, [r3, #0]
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	4613      	mov	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	4413      	add	r3, r2
 800158a:	3b05      	subs	r3, #5
 800158c:	fa00 f203 	lsl.w	r2, r0, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	635a      	str	r2, [r3, #52]	@ 0x34
 8001598:	e03c      	b.n	8001614 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b0c      	cmp	r3, #12
 80015a0:	d81c      	bhi.n	80015dc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685a      	ldr	r2, [r3, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	3b23      	subs	r3, #35	@ 0x23
 80015b4:	221f      	movs	r2, #31
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	43db      	mvns	r3, r3
 80015bc:	4019      	ands	r1, r3
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	6818      	ldr	r0, [r3, #0]
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	4613      	mov	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4413      	add	r3, r2
 80015cc:	3b23      	subs	r3, #35	@ 0x23
 80015ce:	fa00 f203 	lsl.w	r2, r0, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80015da:	e01b      	b.n	8001614 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	3b41      	subs	r3, #65	@ 0x41
 80015ee:	221f      	movs	r2, #31
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	4019      	ands	r1, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	3b41      	subs	r3, #65	@ 0x41
 8001608:	fa00 f203 	lsl.w	r2, r0, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b09      	cmp	r3, #9
 800161a:	d91c      	bls.n	8001656 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68d9      	ldr	r1, [r3, #12]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	4613      	mov	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4413      	add	r3, r2
 800162c:	3b1e      	subs	r3, #30
 800162e:	2207      	movs	r2, #7
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	43db      	mvns	r3, r3
 8001636:	4019      	ands	r1, r3
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	6898      	ldr	r0, [r3, #8]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4613      	mov	r3, r2
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4413      	add	r3, r2
 8001646:	3b1e      	subs	r3, #30
 8001648:	fa00 f203 	lsl.w	r2, r0, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	430a      	orrs	r2, r1
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	e019      	b.n	800168a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6919      	ldr	r1, [r3, #16]
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	2207      	movs	r2, #7
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	43db      	mvns	r3, r3
 800166e:	4019      	ands	r1, r3
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	6898      	ldr	r0, [r3, #8]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4613      	mov	r3, r2
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	4413      	add	r3, r2
 800167e:	fa00 f203 	lsl.w	r2, r0, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	430a      	orrs	r2, r1
 8001688:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d003      	beq.n	800169a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001696:	2b11      	cmp	r3, #17
 8001698:	d132      	bne.n	8001700 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a1d      	ldr	r2, [pc, #116]	@ (8001714 <HAL_ADC_ConfigChannel+0x1e4>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d125      	bne.n	80016f0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d126      	bne.n	8001700 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80016c0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2b10      	cmp	r3, #16
 80016c8:	d11a      	bne.n	8001700 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <HAL_ADC_ConfigChannel+0x1e8>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a13      	ldr	r2, [pc, #76]	@ (800171c <HAL_ADC_ConfigChannel+0x1ec>)
 80016d0:	fba2 2303 	umull	r2, r3, r2, r3
 80016d4:	0c9a      	lsrs	r2, r3, #18
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016e0:	e002      	b.n	80016e8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f9      	bne.n	80016e2 <HAL_ADC_ConfigChannel+0x1b2>
 80016ee:	e007      	b.n	8001700 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f4:	f043 0220 	orr.w	r2, r3, #32
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001708:	7bfb      	ldrb	r3, [r7, #15]
}
 800170a:	4618      	mov	r0, r3
 800170c:	3714      	adds	r7, #20
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr
 8001714:	40012400 	.word	0x40012400
 8001718:	2000011c 	.word	0x2000011c
 800171c:	431bde83 	.word	0x431bde83

08001720 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800172c:	2300      	movs	r3, #0
 800172e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b01      	cmp	r3, #1
 800173c:	d040      	beq.n	80017c0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	689a      	ldr	r2, [r3, #8]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 0201 	orr.w	r2, r2, #1
 800174c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800174e:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <ADC_Enable+0xac>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a1f      	ldr	r2, [pc, #124]	@ (80017d0 <ADC_Enable+0xb0>)
 8001754:	fba2 2303 	umull	r2, r3, r2, r3
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800175c:	e002      	b.n	8001764 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3b01      	subs	r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f9      	bne.n	800175e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800176a:	f7ff fc13 	bl	8000f94 <HAL_GetTick>
 800176e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001770:	e01f      	b.n	80017b2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001772:	f7ff fc0f 	bl	8000f94 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d918      	bls.n	80017b2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b01      	cmp	r3, #1
 800178c:	d011      	beq.n	80017b2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001792:	f043 0210 	orr.w	r2, r3, #16
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179e:	f043 0201 	orr.w	r2, r3, #1
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e007      	b.n	80017c2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d1d8      	bne.n	8001772 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3710      	adds	r7, #16
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	2000011c 	.word	0x2000011c
 80017d0:	431bde83 	.word	0x431bde83

080017d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d12e      	bne.n	800184c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689a      	ldr	r2, [r3, #8]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f022 0201 	bic.w	r2, r2, #1
 80017fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017fe:	f7ff fbc9 	bl	8000f94 <HAL_GetTick>
 8001802:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001804:	e01b      	b.n	800183e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001806:	f7ff fbc5 	bl	8000f94 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d914      	bls.n	800183e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10d      	bne.n	800183e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001826:	f043 0210 	orr.w	r2, r3, #16
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001832:	f043 0201 	orr.w	r2, r3, #1
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e007      	b.n	800184e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b01      	cmp	r3, #1
 800184a:	d0dc      	beq.n	8001806 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3710      	adds	r7, #16
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0307 	and.w	r3, r3, #7
 8001866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001868:	4b0c      	ldr	r3, [pc, #48]	@ (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800186e:	68ba      	ldr	r2, [r7, #8]
 8001870:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001874:	4013      	ands	r3, r2
 8001876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001880:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001884:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800188a:	4a04      	ldr	r2, [pc, #16]	@ (800189c <__NVIC_SetPriorityGrouping+0x44>)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	60d3      	str	r3, [r2, #12]
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	e000ed00 	.word	0xe000ed00

080018a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018a4:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <__NVIC_GetPriorityGrouping+0x18>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	0a1b      	lsrs	r3, r3, #8
 80018aa:	f003 0307 	and.w	r3, r3, #7
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bc80      	pop	{r7}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	e000ed00 	.word	0xe000ed00

080018bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	db0b      	blt.n	80018e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	f003 021f 	and.w	r2, r3, #31
 80018d4:	4906      	ldr	r1, [pc, #24]	@ (80018f0 <__NVIC_EnableIRQ+0x34>)
 80018d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018da:	095b      	lsrs	r3, r3, #5
 80018dc:	2001      	movs	r0, #1
 80018de:	fa00 f202 	lsl.w	r2, r0, r2
 80018e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	e000e100 	.word	0xe000e100

080018f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001904:	2b00      	cmp	r3, #0
 8001906:	db0a      	blt.n	800191e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	b2da      	uxtb	r2, r3
 800190c:	490c      	ldr	r1, [pc, #48]	@ (8001940 <__NVIC_SetPriority+0x4c>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	0112      	lsls	r2, r2, #4
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	440b      	add	r3, r1
 8001918:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800191c:	e00a      	b.n	8001934 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4908      	ldr	r1, [pc, #32]	@ (8001944 <__NVIC_SetPriority+0x50>)
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	f003 030f 	and.w	r3, r3, #15
 800192a:	3b04      	subs	r3, #4
 800192c:	0112      	lsls	r2, r2, #4
 800192e:	b2d2      	uxtb	r2, r2
 8001930:	440b      	add	r3, r1
 8001932:	761a      	strb	r2, [r3, #24]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	@ 0x24
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f1c3 0307 	rsb	r3, r3, #7
 8001962:	2b04      	cmp	r3, #4
 8001964:	bf28      	it	cs
 8001966:	2304      	movcs	r3, #4
 8001968:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3304      	adds	r3, #4
 800196e:	2b06      	cmp	r3, #6
 8001970:	d902      	bls.n	8001978 <NVIC_EncodePriority+0x30>
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3b03      	subs	r3, #3
 8001976:	e000      	b.n	800197a <NVIC_EncodePriority+0x32>
 8001978:	2300      	movs	r3, #0
 800197a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43da      	mvns	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	401a      	ands	r2, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001990:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa01 f303 	lsl.w	r3, r1, r3
 800199a:	43d9      	mvns	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	4313      	orrs	r3, r2
         );
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3724      	adds	r7, #36	@ 0x24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr

080019ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff ff4f 	bl	8001858 <__NVIC_SetPriorityGrouping>
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	4603      	mov	r3, r0
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
 80019ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019d4:	f7ff ff64 	bl	80018a0 <__NVIC_GetPriorityGrouping>
 80019d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	68b9      	ldr	r1, [r7, #8]
 80019de:	6978      	ldr	r0, [r7, #20]
 80019e0:	f7ff ffb2 	bl	8001948 <NVIC_EncodePriority>
 80019e4:	4602      	mov	r2, r0
 80019e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ea:	4611      	mov	r1, r2
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff ff81 	bl	80018f4 <__NVIC_SetPriority>
}
 80019f2:	bf00      	nop
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	4603      	mov	r3, r0
 8001a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff57 	bl	80018bc <__NVIC_EnableIRQ>
}
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b08b      	sub	sp, #44	@ 0x2c
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a2a:	e169      	b.n	8001d00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	69fa      	ldr	r2, [r7, #28]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	f040 8158 	bne.w	8001cfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	4a9a      	ldr	r2, [pc, #616]	@ (8001cb8 <HAL_GPIO_Init+0x2a0>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d05e      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
 8001a54:	4a98      	ldr	r2, [pc, #608]	@ (8001cb8 <HAL_GPIO_Init+0x2a0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d875      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a5a:	4a98      	ldr	r2, [pc, #608]	@ (8001cbc <HAL_GPIO_Init+0x2a4>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d058      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
 8001a60:	4a96      	ldr	r2, [pc, #600]	@ (8001cbc <HAL_GPIO_Init+0x2a4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d86f      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a66:	4a96      	ldr	r2, [pc, #600]	@ (8001cc0 <HAL_GPIO_Init+0x2a8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d052      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
 8001a6c:	4a94      	ldr	r2, [pc, #592]	@ (8001cc0 <HAL_GPIO_Init+0x2a8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d869      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a72:	4a94      	ldr	r2, [pc, #592]	@ (8001cc4 <HAL_GPIO_Init+0x2ac>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d04c      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
 8001a78:	4a92      	ldr	r2, [pc, #584]	@ (8001cc4 <HAL_GPIO_Init+0x2ac>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d863      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a7e:	4a92      	ldr	r2, [pc, #584]	@ (8001cc8 <HAL_GPIO_Init+0x2b0>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d046      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
 8001a84:	4a90      	ldr	r2, [pc, #576]	@ (8001cc8 <HAL_GPIO_Init+0x2b0>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d85d      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a8a:	2b12      	cmp	r3, #18
 8001a8c:	d82a      	bhi.n	8001ae4 <HAL_GPIO_Init+0xcc>
 8001a8e:	2b12      	cmp	r3, #18
 8001a90:	d859      	bhi.n	8001b46 <HAL_GPIO_Init+0x12e>
 8001a92:	a201      	add	r2, pc, #4	@ (adr r2, 8001a98 <HAL_GPIO_Init+0x80>)
 8001a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a98:	08001b13 	.word	0x08001b13
 8001a9c:	08001aed 	.word	0x08001aed
 8001aa0:	08001aff 	.word	0x08001aff
 8001aa4:	08001b41 	.word	0x08001b41
 8001aa8:	08001b47 	.word	0x08001b47
 8001aac:	08001b47 	.word	0x08001b47
 8001ab0:	08001b47 	.word	0x08001b47
 8001ab4:	08001b47 	.word	0x08001b47
 8001ab8:	08001b47 	.word	0x08001b47
 8001abc:	08001b47 	.word	0x08001b47
 8001ac0:	08001b47 	.word	0x08001b47
 8001ac4:	08001b47 	.word	0x08001b47
 8001ac8:	08001b47 	.word	0x08001b47
 8001acc:	08001b47 	.word	0x08001b47
 8001ad0:	08001b47 	.word	0x08001b47
 8001ad4:	08001b47 	.word	0x08001b47
 8001ad8:	08001b47 	.word	0x08001b47
 8001adc:	08001af5 	.word	0x08001af5
 8001ae0:	08001b09 	.word	0x08001b09
 8001ae4:	4a79      	ldr	r2, [pc, #484]	@ (8001ccc <HAL_GPIO_Init+0x2b4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d013      	beq.n	8001b12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001aea:	e02c      	b.n	8001b46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	623b      	str	r3, [r7, #32]
          break;
 8001af2:	e029      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	3304      	adds	r3, #4
 8001afa:	623b      	str	r3, [r7, #32]
          break;
 8001afc:	e024      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	3308      	adds	r3, #8
 8001b04:	623b      	str	r3, [r7, #32]
          break;
 8001b06:	e01f      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	330c      	adds	r3, #12
 8001b0e:	623b      	str	r3, [r7, #32]
          break;
 8001b10:	e01a      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b1a:	2304      	movs	r3, #4
 8001b1c:	623b      	str	r3, [r7, #32]
          break;
 8001b1e:	e013      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d105      	bne.n	8001b34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b28:	2308      	movs	r3, #8
 8001b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	69fa      	ldr	r2, [r7, #28]
 8001b30:	611a      	str	r2, [r3, #16]
          break;
 8001b32:	e009      	b.n	8001b48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b34:	2308      	movs	r3, #8
 8001b36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69fa      	ldr	r2, [r7, #28]
 8001b3c:	615a      	str	r2, [r3, #20]
          break;
 8001b3e:	e003      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b40:	2300      	movs	r3, #0
 8001b42:	623b      	str	r3, [r7, #32]
          break;
 8001b44:	e000      	b.n	8001b48 <HAL_GPIO_Init+0x130>
          break;
 8001b46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	2bff      	cmp	r3, #255	@ 0xff
 8001b4c:	d801      	bhi.n	8001b52 <HAL_GPIO_Init+0x13a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	e001      	b.n	8001b56 <HAL_GPIO_Init+0x13e>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	3304      	adds	r3, #4
 8001b56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	2bff      	cmp	r3, #255	@ 0xff
 8001b5c:	d802      	bhi.n	8001b64 <HAL_GPIO_Init+0x14c>
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	e002      	b.n	8001b6a <HAL_GPIO_Init+0x152>
 8001b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b66:	3b08      	subs	r3, #8
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	210f      	movs	r1, #15
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	fa01 f303 	lsl.w	r3, r1, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	401a      	ands	r2, r3
 8001b7c:	6a39      	ldr	r1, [r7, #32]
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	fa01 f303 	lsl.w	r3, r1, r3
 8001b84:	431a      	orrs	r2, r3
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 80b1 	beq.w	8001cfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b98:	4b4d      	ldr	r3, [pc, #308]	@ (8001cd0 <HAL_GPIO_Init+0x2b8>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	4a4c      	ldr	r2, [pc, #304]	@ (8001cd0 <HAL_GPIO_Init+0x2b8>)
 8001b9e:	f043 0301 	orr.w	r3, r3, #1
 8001ba2:	6193      	str	r3, [r2, #24]
 8001ba4:	4b4a      	ldr	r3, [pc, #296]	@ (8001cd0 <HAL_GPIO_Init+0x2b8>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f003 0301 	and.w	r3, r3, #1
 8001bac:	60bb      	str	r3, [r7, #8]
 8001bae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001bb0:	4a48      	ldr	r2, [pc, #288]	@ (8001cd4 <HAL_GPIO_Init+0x2bc>)
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb4:	089b      	lsrs	r3, r3, #2
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	f003 0303 	and.w	r3, r3, #3
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	220f      	movs	r2, #15
 8001bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bcc:	43db      	mvns	r3, r3
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a40      	ldr	r2, [pc, #256]	@ (8001cd8 <HAL_GPIO_Init+0x2c0>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d013      	beq.n	8001c04 <HAL_GPIO_Init+0x1ec>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a3f      	ldr	r2, [pc, #252]	@ (8001cdc <HAL_GPIO_Init+0x2c4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d00d      	beq.n	8001c00 <HAL_GPIO_Init+0x1e8>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ce0 <HAL_GPIO_Init+0x2c8>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d007      	beq.n	8001bfc <HAL_GPIO_Init+0x1e4>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a3d      	ldr	r2, [pc, #244]	@ (8001ce4 <HAL_GPIO_Init+0x2cc>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d101      	bne.n	8001bf8 <HAL_GPIO_Init+0x1e0>
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e006      	b.n	8001c06 <HAL_GPIO_Init+0x1ee>
 8001bf8:	2304      	movs	r3, #4
 8001bfa:	e004      	b.n	8001c06 <HAL_GPIO_Init+0x1ee>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e002      	b.n	8001c06 <HAL_GPIO_Init+0x1ee>
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <HAL_GPIO_Init+0x1ee>
 8001c04:	2300      	movs	r3, #0
 8001c06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c08:	f002 0203 	and.w	r2, r2, #3
 8001c0c:	0092      	lsls	r2, r2, #2
 8001c0e:	4093      	lsls	r3, r2
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c16:	492f      	ldr	r1, [pc, #188]	@ (8001cd4 <HAL_GPIO_Init+0x2bc>)
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	089b      	lsrs	r3, r3, #2
 8001c1c:	3302      	adds	r3, #2
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d006      	beq.n	8001c3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c30:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	492c      	ldr	r1, [pc, #176]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	608b      	str	r3, [r1, #8]
 8001c3c:	e006      	b.n	8001c4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	69bb      	ldr	r3, [r7, #24]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	4928      	ldr	r1, [pc, #160]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d006      	beq.n	8001c66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c58:	4b23      	ldr	r3, [pc, #140]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	4922      	ldr	r1, [pc, #136]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c5e:	69bb      	ldr	r3, [r7, #24]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	60cb      	str	r3, [r1, #12]
 8001c64:	e006      	b.n	8001c74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c66:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	491e      	ldr	r1, [pc, #120]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c70:	4013      	ands	r3, r2
 8001c72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c80:	4b19      	ldr	r3, [pc, #100]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	4918      	ldr	r1, [pc, #96]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
 8001c8c:	e006      	b.n	8001c9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	4914      	ldr	r1, [pc, #80]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d021      	beq.n	8001cec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	490e      	ldr	r1, [pc, #56]	@ (8001ce8 <HAL_GPIO_Init+0x2d0>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	600b      	str	r3, [r1, #0]
 8001cb4:	e021      	b.n	8001cfa <HAL_GPIO_Init+0x2e2>
 8001cb6:	bf00      	nop
 8001cb8:	10320000 	.word	0x10320000
 8001cbc:	10310000 	.word	0x10310000
 8001cc0:	10220000 	.word	0x10220000
 8001cc4:	10210000 	.word	0x10210000
 8001cc8:	10120000 	.word	0x10120000
 8001ccc:	10110000 	.word	0x10110000
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40010000 	.word	0x40010000
 8001cd8:	40010800 	.word	0x40010800
 8001cdc:	40010c00 	.word	0x40010c00
 8001ce0:	40011000 	.word	0x40011000
 8001ce4:	40011400 	.word	0x40011400
 8001ce8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cec:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	4909      	ldr	r1, [pc, #36]	@ (8001d1c <HAL_GPIO_Init+0x304>)
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d06:	fa22 f303 	lsr.w	r3, r2, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f47f ae8e 	bne.w	8001a2c <HAL_GPIO_Init+0x14>
  }
}
 8001d10:	bf00      	nop
 8001d12:	bf00      	nop
 8001d14:	372c      	adds	r7, #44	@ 0x2c
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	40010400 	.word	0x40010400

08001d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	807b      	strh	r3, [r7, #2]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d30:	787b      	ldrb	r3, [r7, #1]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d36:	887a      	ldrh	r2, [r7, #2]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d3c:	e003      	b.n	8001d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	041a      	lsls	r2, r3, #16
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	611a      	str	r2, [r3, #16]
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d62:	887a      	ldrh	r2, [r7, #2]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4013      	ands	r3, r2
 8001d68:	041a      	lsls	r2, r3, #16
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	43d9      	mvns	r1, r3
 8001d6e:	887b      	ldrh	r3, [r7, #2]
 8001d70:	400b      	ands	r3, r1
 8001d72:	431a      	orrs	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	611a      	str	r2, [r3, #16]
}
 8001d78:	bf00      	nop
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e0e8      	b.n	8001f66 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d106      	bne.n	8001dae <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f009 f8b3 	bl	800af14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2203      	movs	r2, #3
 8001db2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2200      	movs	r2, #0
 8001dba:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f002 fd4c 	bl	800485e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6818      	ldr	r0, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dd0:	f002 fd22 	bl	8004818 <USB_CoreInit>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d005      	beq.n	8001de6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2202      	movs	r2, #2
 8001dde:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e0bf      	b.n	8001f66 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f002 fd50 	bl	8004892 <USB_SetCurrentMode>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e0b0      	b.n	8001f66 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e04:	2300      	movs	r3, #0
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e03e      	b.n	8001e88 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e0a:	7bfa      	ldrb	r2, [r7, #15]
 8001e0c:	6879      	ldr	r1, [r7, #4]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	4413      	add	r3, r2
 8001e14:	00db      	lsls	r3, r3, #3
 8001e16:	440b      	add	r3, r1
 8001e18:	3311      	adds	r3, #17
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e1e:	7bfa      	ldrb	r2, [r7, #15]
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	440b      	add	r3, r1
 8001e2c:	3310      	adds	r3, #16
 8001e2e:	7bfa      	ldrb	r2, [r7, #15]
 8001e30:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e32:	7bfa      	ldrb	r2, [r7, #15]
 8001e34:	6879      	ldr	r1, [r7, #4]
 8001e36:	4613      	mov	r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	440b      	add	r3, r1
 8001e40:	3313      	adds	r3, #19
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e46:	7bfa      	ldrb	r2, [r7, #15]
 8001e48:	6879      	ldr	r1, [r7, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	440b      	add	r3, r1
 8001e54:	3320      	adds	r3, #32
 8001e56:	2200      	movs	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e5a:	7bfa      	ldrb	r2, [r7, #15]
 8001e5c:	6879      	ldr	r1, [r7, #4]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	440b      	add	r3, r1
 8001e68:	3324      	adds	r3, #36	@ 0x24
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	6879      	ldr	r1, [r7, #4]
 8001e72:	1c5a      	adds	r2, r3, #1
 8001e74:	4613      	mov	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	440b      	add	r3, r1
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	3301      	adds	r3, #1
 8001e86:	73fb      	strb	r3, [r7, #15]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	791b      	ldrb	r3, [r3, #4]
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d3bb      	bcc.n	8001e0a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	73fb      	strb	r3, [r7, #15]
 8001e96:	e044      	b.n	8001f22 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001e98:	7bfa      	ldrb	r2, [r7, #15]
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	440b      	add	r3, r1
 8001ea6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001eaa:	2200      	movs	r2, #0
 8001eac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001eae:	7bfa      	ldrb	r2, [r7, #15]
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001ec0:	7bfa      	ldrb	r2, [r7, #15]
 8001ec2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	440b      	add	r3, r1
 8001ed2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001eda:	7bfa      	ldrb	r2, [r7, #15]
 8001edc:	6879      	ldr	r1, [r7, #4]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	440b      	add	r3, r1
 8001ee8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ef0:	7bfa      	ldrb	r2, [r7, #15]
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	440b      	add	r3, r1
 8001efe:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f06:	7bfa      	ldrb	r2, [r7, #15]
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	440b      	add	r3, r1
 8001f14:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	791b      	ldrb	r3, [r3, #4]
 8001f26:	7bfa      	ldrb	r2, [r7, #15]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d3b5      	bcc.n	8001e98 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6818      	ldr	r0, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3304      	adds	r3, #4
 8001f34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f36:	f002 fcb8 	bl	80048aa <USB_DevInit>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e00c      	b.n	8001f66 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f004 ff37 	bl	8006dd2 <USB_DevDisconnect>

  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b082      	sub	sp, #8
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d101      	bne.n	8001f84 <HAL_PCD_Start+0x16>
 8001f80:	2302      	movs	r3, #2
 8001f82:	e016      	b.n	8001fb2 <HAL_PCD_Start+0x44>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f002 fc4e 	bl	8004832 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001f96:	2101      	movs	r1, #1
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f009 fa2e 	bl	800b3fa <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f004 ff0b 	bl	8006dbe <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b088      	sub	sp, #32
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f004 ff0d 	bl	8006de6 <USB_ReadInterrupts>
 8001fcc:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d003      	beq.n	8001fe0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f000 fb1a 	bl	8002612 <PCD_EP_ISR_Handler>

    return;
 8001fde:	e119      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d013      	beq.n	8002012 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ffc:	b292      	uxth	r2, r2
 8001ffe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f009 f801 	bl	800b00a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002008:	2100      	movs	r1, #0
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f905 	bl	800221a <HAL_PCD_SetAddress>

    return;
 8002010:	e100      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00c      	beq.n	8002036 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002024:	b29a      	uxth	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800202e:	b292      	uxth	r2, r2
 8002030:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002034:	e0ee      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d00c      	beq.n	800205a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002048:	b29a      	uxth	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002052:	b292      	uxth	r2, r2
 8002054:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002058:	e0dc      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d027      	beq.n	80020b4 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800206c:	b29a      	uxth	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0204 	bic.w	r2, r2, #4
 8002076:	b292      	uxth	r2, r2
 8002078:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002084:	b29a      	uxth	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 0208 	bic.w	r2, r2, #8
 800208e:	b292      	uxth	r2, r2
 8002090:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f008 fff1 	bl	800b07c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80020ac:	b292      	uxth	r2, r2
 80020ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80020b2:	e0af      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8083 	beq.w	80021c6 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80020c0:	2300      	movs	r3, #0
 80020c2:	77fb      	strb	r3, [r7, #31]
 80020c4:	e010      	b.n	80020e8 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	461a      	mov	r2, r3
 80020cc:	7ffb      	ldrb	r3, [r7, #31]
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	441a      	add	r2, r3
 80020d2:	7ffb      	ldrb	r3, [r7, #31]
 80020d4:	8812      	ldrh	r2, [r2, #0]
 80020d6:	b292      	uxth	r2, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	3320      	adds	r3, #32
 80020dc:	443b      	add	r3, r7
 80020de:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 80020e2:	7ffb      	ldrb	r3, [r7, #31]
 80020e4:	3301      	adds	r3, #1
 80020e6:	77fb      	strb	r3, [r7, #31]
 80020e8:	7ffb      	ldrb	r3, [r7, #31]
 80020ea:	2b07      	cmp	r3, #7
 80020ec:	d9eb      	bls.n	80020c6 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f042 0201 	orr.w	r2, r2, #1
 8002100:	b292      	uxth	r2, r2
 8002102:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800210e:	b29a      	uxth	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 0201 	bic.w	r2, r2, #1
 8002118:	b292      	uxth	r2, r2
 800211a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800211e:	bf00      	nop
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002128:	b29b      	uxth	r3, r3
 800212a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0f6      	beq.n	8002120 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800213a:	b29a      	uxth	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002144:	b292      	uxth	r2, r2
 8002146:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 800214a:	2300      	movs	r3, #0
 800214c:	77fb      	strb	r3, [r7, #31]
 800214e:	e00f      	b.n	8002170 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002150:	7ffb      	ldrb	r3, [r7, #31]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6812      	ldr	r2, [r2, #0]
 8002156:	4611      	mov	r1, r2
 8002158:	7ffa      	ldrb	r2, [r7, #31]
 800215a:	0092      	lsls	r2, r2, #2
 800215c:	440a      	add	r2, r1
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	3320      	adds	r3, #32
 8002162:	443b      	add	r3, r7
 8002164:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002168:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800216a:	7ffb      	ldrb	r3, [r7, #31]
 800216c:	3301      	adds	r3, #1
 800216e:	77fb      	strb	r3, [r7, #31]
 8002170:	7ffb      	ldrb	r3, [r7, #31]
 8002172:	2b07      	cmp	r3, #7
 8002174:	d9ec      	bls.n	8002150 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800217e:	b29a      	uxth	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0208 	orr.w	r2, r2, #8
 8002188:	b292      	uxth	r2, r2
 800218a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002196:	b29a      	uxth	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021a0:	b292      	uxth	r2, r2
 80021a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f042 0204 	orr.w	r2, r2, #4
 80021b8:	b292      	uxth	r2, r2
 80021ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f008 ff42 	bl	800b048 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80021c4:	e026      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00f      	beq.n	80021f0 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021d8:	b29a      	uxth	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021e2:	b292      	uxth	r2, r2
 80021e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f008 ff00 	bl	800afee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80021ee:	e011      	b.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00c      	beq.n	8002214 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002202:	b29a      	uxth	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800220c:	b292      	uxth	r2, r2
 800220e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002212:	bf00      	nop
  }
}
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	460b      	mov	r3, r1
 8002224:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800222c:	2b01      	cmp	r3, #1
 800222e:	d101      	bne.n	8002234 <HAL_PCD_SetAddress+0x1a>
 8002230:	2302      	movs	r3, #2
 8002232:	e012      	b.n	800225a <HAL_PCD_SetAddress+0x40>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	78fa      	ldrb	r2, [r7, #3]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f004 fda4 	bl	8006d98 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b084      	sub	sp, #16
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	4608      	mov	r0, r1
 800226c:	4611      	mov	r1, r2
 800226e:	461a      	mov	r2, r3
 8002270:	4603      	mov	r3, r0
 8002272:	70fb      	strb	r3, [r7, #3]
 8002274:	460b      	mov	r3, r1
 8002276:	803b      	strh	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002284:	2b00      	cmp	r3, #0
 8002286:	da0e      	bge.n	80022a6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	f003 0207 	and.w	r2, r3, #7
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	3310      	adds	r3, #16
 8002298:	687a      	ldr	r2, [r7, #4]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	705a      	strb	r2, [r3, #1]
 80022a4:	e00e      	b.n	80022c4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022a6:	78fb      	ldrb	r3, [r7, #3]
 80022a8:	f003 0207 	and.w	r2, r3, #7
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	4413      	add	r3, r2
 80022bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80022c4:	78fb      	ldrb	r3, [r7, #3]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	b2da      	uxtb	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80022d0:	883a      	ldrh	r2, [r7, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	78ba      	ldrb	r2, [r7, #2]
 80022da:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80022dc:	78bb      	ldrb	r3, [r7, #2]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d102      	bne.n	80022e8 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d101      	bne.n	80022f6 <HAL_PCD_EP_Open+0x94>
 80022f2:	2302      	movs	r3, #2
 80022f4:	e00e      	b.n	8002314 <HAL_PCD_EP_Open+0xb2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68f9      	ldr	r1, [r7, #12]
 8002304:	4618      	mov	r0, r3
 8002306:	f002 faed 	bl	80048e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002312:	7afb      	ldrb	r3, [r7, #11]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002328:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800232c:	2b00      	cmp	r3, #0
 800232e:	da0e      	bge.n	800234e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002330:	78fb      	ldrb	r3, [r7, #3]
 8002332:	f003 0207 	and.w	r2, r3, #7
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	3310      	adds	r3, #16
 8002340:	687a      	ldr	r2, [r7, #4]
 8002342:	4413      	add	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2201      	movs	r2, #1
 800234a:	705a      	strb	r2, [r3, #1]
 800234c:	e00e      	b.n	800236c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800234e:	78fb      	ldrb	r3, [r7, #3]
 8002350:	f003 0207 	and.w	r2, r3, #7
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	4413      	add	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800236c:	78fb      	ldrb	r3, [r7, #3]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	b2da      	uxtb	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_PCD_EP_Close+0x6a>
 8002382:	2302      	movs	r3, #2
 8002384:	e00e      	b.n	80023a4 <HAL_PCD_EP_Close+0x88>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68f9      	ldr	r1, [r7, #12]
 8002394:	4618      	mov	r0, r3
 8002396:	f002 fe65 	bl	8005064 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	607a      	str	r2, [r7, #4]
 80023b6:	603b      	str	r3, [r7, #0]
 80023b8:	460b      	mov	r3, r1
 80023ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023bc:	7afb      	ldrb	r3, [r7, #11]
 80023be:	f003 0207 	and.w	r2, r3, #7
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	4413      	add	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	2200      	movs	r2, #0
 80023e4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	2200      	movs	r2, #0
 80023ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023ec:	7afb      	ldrb	r3, [r7, #11]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6979      	ldr	r1, [r7, #20]
 80023fe:	4618      	mov	r0, r3
 8002400:	f003 f81c 	bl	800543c <USB_EPStartXfer>

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800240e:	b480      	push	{r7}
 8002410:	b083      	sub	sp, #12
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
 8002416:	460b      	mov	r3, r1
 8002418:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	f003 0207 	and.w	r2, r3, #7
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	440b      	add	r3, r1
 800242c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002430:	681b      	ldr	r3, [r3, #0]
}
 8002432:	4618      	mov	r0, r3
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	460b      	mov	r3, r1
 800244a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800244c:	7afb      	ldrb	r3, [r7, #11]
 800244e:	f003 0207 	and.w	r2, r3, #7
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	3310      	adds	r3, #16
 800245c:	68fa      	ldr	r2, [r7, #12]
 800245e:	4413      	add	r3, r2
 8002460:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	2200      	movs	r2, #0
 8002480:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	2201      	movs	r2, #1
 8002486:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002488:	7afb      	ldrb	r3, [r7, #11]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	b2da      	uxtb	r2, r3
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6979      	ldr	r1, [r7, #20]
 800249a:	4618      	mov	r0, r3
 800249c:	f002 ffce 	bl	800543c <USB_EPStartXfer>

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3718      	adds	r7, #24
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
 80024b2:	460b      	mov	r3, r1
 80024b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80024b6:	78fb      	ldrb	r3, [r7, #3]
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	7912      	ldrb	r2, [r2, #4]
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d901      	bls.n	80024c8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	e04c      	b.n	8002562 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80024c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	da0e      	bge.n	80024ee <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	f003 0207 	and.w	r2, r3, #7
 80024d6:	4613      	mov	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4413      	add	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	3310      	adds	r3, #16
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2201      	movs	r2, #1
 80024ea:	705a      	strb	r2, [r3, #1]
 80024ec:	e00c      	b.n	8002508 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80024ee:	78fa      	ldrb	r2, [r7, #3]
 80024f0:	4613      	mov	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	4413      	add	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	b2da      	uxtb	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002520:	2b01      	cmp	r3, #1
 8002522:	d101      	bne.n	8002528 <HAL_PCD_EP_SetStall+0x7e>
 8002524:	2302      	movs	r3, #2
 8002526:	e01c      	b.n	8002562 <HAL_PCD_EP_SetStall+0xb8>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68f9      	ldr	r1, [r7, #12]
 8002536:	4618      	mov	r0, r3
 8002538:	f004 fb31 	bl	8006b9e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800253c:	78fb      	ldrb	r3, [r7, #3]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	2b00      	cmp	r3, #0
 8002544:	d108      	bne.n	8002558 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002550:	4619      	mov	r1, r3
 8002552:	4610      	mov	r0, r2
 8002554:	f004 fc56 	bl	8006e04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b084      	sub	sp, #16
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	460b      	mov	r3, r1
 8002574:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	f003 030f 	and.w	r3, r3, #15
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	7912      	ldrb	r2, [r2, #4]
 8002580:	4293      	cmp	r3, r2
 8002582:	d901      	bls.n	8002588 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e040      	b.n	800260a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002588:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800258c:	2b00      	cmp	r3, #0
 800258e:	da0e      	bge.n	80025ae <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002590:	78fb      	ldrb	r3, [r7, #3]
 8002592:	f003 0207 	and.w	r2, r3, #7
 8002596:	4613      	mov	r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	3310      	adds	r3, #16
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	4413      	add	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2201      	movs	r2, #1
 80025aa:	705a      	strb	r2, [r3, #1]
 80025ac:	e00e      	b.n	80025cc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025ae:	78fb      	ldrb	r3, [r7, #3]
 80025b0:	f003 0207 	and.w	r2, r3, #7
 80025b4:	4613      	mov	r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	4413      	add	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	4413      	add	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025d2:	78fb      	ldrb	r3, [r7, #3]
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_PCD_EP_ClrStall+0x82>
 80025e8:	2302      	movs	r3, #2
 80025ea:	e00e      	b.n	800260a <HAL_PCD_EP_ClrStall+0xa0>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68f9      	ldr	r1, [r7, #12]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f004 fb1f 	bl	8006c3e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b096      	sub	sp, #88	@ 0x58
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800261a:	e3bb      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002624:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002628:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800262c:	b2db      	uxtb	r3, r3
 800262e:	f003 030f 	and.w	r3, r3, #15
 8002632:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8002636:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800263a:	2b00      	cmp	r3, #0
 800263c:	f040 8175 	bne.w	800292a <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002640:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002644:	f003 0310 	and.w	r3, r3, #16
 8002648:	2b00      	cmp	r3, #0
 800264a:	d14e      	bne.n	80026ea <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	b29b      	uxth	r3, r3
 8002654:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800265c:	81fb      	strh	r3, [r7, #14]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	89fb      	ldrh	r3, [r7, #14]
 8002664:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002668:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800266c:	b29b      	uxth	r3, r3
 800266e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3310      	adds	r3, #16
 8002674:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800267e:	b29b      	uxth	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	3302      	adds	r3, #2
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	6812      	ldr	r2, [r2, #0]
 8002692:	4413      	add	r3, r2
 8002694:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002698:	881b      	ldrh	r3, [r3, #0]
 800269a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800269e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80026a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a4:	695a      	ldr	r2, [r3, #20]
 80026a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	441a      	add	r2, r3
 80026ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ae:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80026b0:	2100      	movs	r1, #0
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f008 fc81 	bl	800afba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	7b5b      	ldrb	r3, [r3, #13]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	f000 8368 	beq.w	8002d94 <PCD_EP_ISR_Handler+0x782>
 80026c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c6:	699b      	ldr	r3, [r3, #24]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f040 8363 	bne.w	8002d94 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	7b5b      	ldrb	r3, [r3, #13]
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80026d8:	b2da      	uxtb	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	735a      	strb	r2, [r3, #13]
 80026e8:	e354      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80026f0:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	881b      	ldrh	r3, [r3, #0]
 80026f8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80026fc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002700:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002704:	2b00      	cmp	r3, #0
 8002706:	d034      	beq.n	8002772 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002710:	b29b      	uxth	r3, r3
 8002712:	461a      	mov	r2, r3
 8002714:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	4413      	add	r3, r2
 800271c:	3306      	adds	r3, #6
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	4413      	add	r3, r2
 8002726:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002732:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6818      	ldr	r0, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800273e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002740:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002742:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002744:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002746:	b29b      	uxth	r3, r3
 8002748:	f004 fbad 	bl	8006ea6 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	b29a      	uxth	r2, r3
 8002754:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002758:	4013      	ands	r3, r2
 800275a:	823b      	strh	r3, [r7, #16]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	8a3a      	ldrh	r2, [r7, #16]
 8002762:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002766:	b292      	uxth	r2, r2
 8002768:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f008 fbf8 	bl	800af60 <HAL_PCD_SetupStageCallback>
 8002770:	e310      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002772:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002776:	2b00      	cmp	r3, #0
 8002778:	f280 830c 	bge.w	8002d94 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	881b      	ldrh	r3, [r3, #0]
 8002782:	b29a      	uxth	r2, r3
 8002784:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002788:	4013      	ands	r3, r2
 800278a:	83fb      	strh	r3, [r7, #30]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	8bfa      	ldrh	r2, [r7, #30]
 8002792:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002796:	b292      	uxth	r2, r2
 8002798:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	461a      	mov	r2, r3
 80027a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	4413      	add	r3, r2
 80027ae:	3306      	adds	r3, #6
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	4413      	add	r3, r2
 80027b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80027c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d019      	beq.n	8002802 <PCD_EP_ISR_Handler+0x1f0>
 80027ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d015      	beq.n	8002802 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027dc:	6959      	ldr	r1, [r3, #20]
 80027de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80027e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	f004 fb5d 	bl	8006ea6 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80027ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ee:	695a      	ldr	r2, [r3, #20]
 80027f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	441a      	add	r2, r3
 80027f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027f8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80027fa:	2100      	movs	r1, #0
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f008 fbc1 	bl	800af84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800280c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002810:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002814:	2b00      	cmp	r3, #0
 8002816:	f040 82bd 	bne.w	8002d94 <PCD_EP_ISR_Handler+0x782>
 800281a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800281e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002822:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002826:	f000 82b5 	beq.w	8002d94 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	61bb      	str	r3, [r7, #24]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002838:	b29b      	uxth	r3, r3
 800283a:	461a      	mov	r2, r3
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	4413      	add	r3, r2
 8002840:	61bb      	str	r3, [r7, #24]
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002854:	b29a      	uxth	r2, r3
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	801a      	strh	r2, [r3, #0]
 800285a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002860:	d91d      	bls.n	800289e <PCD_EP_ISR_Handler+0x28c>
 8002862:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	095b      	lsrs	r3, r3, #5
 8002868:	647b      	str	r3, [r7, #68]	@ 0x44
 800286a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f003 031f 	and.w	r3, r3, #31
 8002872:	2b00      	cmp	r3, #0
 8002874:	d102      	bne.n	800287c <PCD_EP_ISR_Handler+0x26a>
 8002876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002878:	3b01      	subs	r3, #1
 800287a:	647b      	str	r3, [r7, #68]	@ 0x44
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	b29a      	uxth	r2, r3
 8002882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002884:	b29b      	uxth	r3, r3
 8002886:	029b      	lsls	r3, r3, #10
 8002888:	b29b      	uxth	r3, r3
 800288a:	4313      	orrs	r3, r2
 800288c:	b29b      	uxth	r3, r3
 800288e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002892:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002896:	b29a      	uxth	r2, r3
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	801a      	strh	r2, [r3, #0]
 800289c:	e026      	b.n	80028ec <PCD_EP_ISR_Handler+0x2da>
 800289e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10a      	bne.n	80028bc <PCD_EP_ISR_Handler+0x2aa>
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	801a      	strh	r2, [r3, #0]
 80028ba:	e017      	b.n	80028ec <PCD_EP_ISR_Handler+0x2da>
 80028bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	085b      	lsrs	r3, r3, #1
 80028c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80028c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	f003 0301 	and.w	r3, r3, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d002      	beq.n	80028d6 <PCD_EP_ISR_Handler+0x2c4>
 80028d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028d2:	3301      	adds	r3, #1
 80028d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	b29a      	uxth	r2, r3
 80028dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028de:	b29b      	uxth	r3, r3
 80028e0:	029b      	lsls	r3, r3, #10
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	4313      	orrs	r3, r2
 80028e6:	b29a      	uxth	r2, r3
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	881b      	ldrh	r3, [r3, #0]
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028fc:	827b      	strh	r3, [r7, #18]
 80028fe:	8a7b      	ldrh	r3, [r7, #18]
 8002900:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002904:	827b      	strh	r3, [r7, #18]
 8002906:	8a7b      	ldrh	r3, [r7, #18]
 8002908:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800290c:	827b      	strh	r3, [r7, #18]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	8a7b      	ldrh	r3, [r7, #18]
 8002914:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002918:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800291c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002924:	b29b      	uxth	r3, r3
 8002926:	8013      	strh	r3, [r2, #0]
 8002928:	e234      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800293e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002942:	2b00      	cmp	r3, #0
 8002944:	f280 80fc 	bge.w	8002b40 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4413      	add	r3, r2
 8002956:	881b      	ldrh	r3, [r3, #0]
 8002958:	b29a      	uxth	r2, r3
 800295a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800295e:	4013      	ands	r3, r2
 8002960:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	461a      	mov	r2, r3
 800296a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002976:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800297a:	b292      	uxth	r2, r2
 800297c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800297e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	4413      	add	r3, r2
 8002992:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002996:	7b1b      	ldrb	r3, [r3, #12]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d125      	bne.n	80029e8 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	461a      	mov	r2, r3
 80029a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4413      	add	r3, r2
 80029b0:	3306      	adds	r3, #6
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	6812      	ldr	r2, [r2, #0]
 80029b8:	4413      	add	r3, r2
 80029ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029c4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 80029c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f000 8092 	beq.w	8002af6 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6818      	ldr	r0, [r3, #0]
 80029d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d8:	6959      	ldr	r1, [r3, #20]
 80029da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029dc:	88da      	ldrh	r2, [r3, #6]
 80029de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80029e2:	f004 fa60 	bl	8006ea6 <USB_ReadPMA>
 80029e6:	e086      	b.n	8002af6 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80029e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ea:	78db      	ldrb	r3, [r3, #3]
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d10a      	bne.n	8002a06 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80029f0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029f4:	461a      	mov	r2, r3
 80029f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f9d9 	bl	8002db0 <HAL_PCD_EP_DB_Receive>
 80029fe:	4603      	mov	r3, r0
 8002a00:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002a04:	e077      	b.n	8002af6 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a20:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	461a      	mov	r2, r3
 8002a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	441a      	add	r2, r3
 8002a32:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002a36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a42:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	4413      	add	r3, r2
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d024      	beq.n	8002aae <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	461a      	mov	r2, r3
 8002a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	3302      	adds	r3, #2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6812      	ldr	r2, [r2, #0]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a86:	881b      	ldrh	r3, [r3, #0]
 8002a88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a8c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002a90:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d02e      	beq.n	8002af6 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a9e:	6959      	ldr	r1, [r3, #20]
 8002aa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aa2:	891a      	ldrh	r2, [r3, #8]
 8002aa4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002aa8:	f004 f9fd 	bl	8006ea6 <USB_ReadPMA>
 8002aac:	e023      	b.n	8002af6 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	461a      	mov	r2, r3
 8002aba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	4413      	add	r3, r2
 8002ac2:	3306      	adds	r3, #6
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	4413      	add	r3, r2
 8002acc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ad0:	881b      	ldrh	r3, [r3, #0]
 8002ad2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ad6:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002ada:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d009      	beq.n	8002af6 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6818      	ldr	r0, [r3, #0]
 8002ae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ae8:	6959      	ldr	r1, [r3, #20]
 8002aea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002aec:	895a      	ldrh	r2, [r3, #10]
 8002aee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002af2:	f004 f9d8 	bl	8006ea6 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002af6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002af8:	69da      	ldr	r2, [r3, #28]
 8002afa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002afe:	441a      	add	r2, r3
 8002b00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b02:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002b04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b06:	695a      	ldr	r2, [r3, #20]
 8002b08:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002b0c:	441a      	add	r2, r3
 8002b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b10:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d005      	beq.n	8002b26 <PCD_EP_ISR_Handler+0x514>
 8002b1a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d206      	bcs.n	8002b34 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f008 fa29 	bl	800af84 <HAL_PCD_DataOutStageCallback>
 8002b32:	e005      	b.n	8002b40 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f002 fc7e 	bl	800543c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002b40:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8123 	beq.w	8002d94 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8002b4e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002b52:	4613      	mov	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	3310      	adds	r3, #16
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	461a      	mov	r2, r3
 8002b68:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	881b      	ldrh	r3, [r3, #0]
 8002b72:	b29b      	uxth	r3, r3
 8002b74:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002b78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b7c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	441a      	add	r2, r3
 8002b8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002b92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002b9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ba0:	78db      	ldrb	r3, [r3, #3]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	f040 80a2 	bne.w	8002cec <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002ba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002baa:	2200      	movs	r2, #0
 8002bac:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002bae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb0:	7b1b      	ldrb	r3, [r3, #12]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 8093 	beq.w	8002cde <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002bb8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d046      	beq.n	8002c52 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002bc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc6:	785b      	ldrb	r3, [r3, #1]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d126      	bne.n	8002c1a <PCD_EP_ISR_Handler+0x608>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	461a      	mov	r2, r3
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	4413      	add	r3, r2
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002be4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	011a      	lsls	r2, r3, #4
 8002bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bec:	4413      	add	r3, r2
 8002bee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002bf2:	623b      	str	r3, [r7, #32]
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	6a3b      	ldr	r3, [r7, #32]
 8002c02:	801a      	strh	r2, [r3, #0]
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	801a      	strh	r2, [r3, #0]
 8002c18:	e061      	b.n	8002cde <PCD_EP_ISR_Handler+0x6cc>
 8002c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c1c:	785b      	ldrb	r3, [r3, #1]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d15d      	bne.n	8002cde <PCD_EP_ISR_Handler+0x6cc>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	461a      	mov	r2, r3
 8002c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c36:	4413      	add	r3, r2
 8002c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	011a      	lsls	r2, r3, #4
 8002c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c42:	4413      	add	r3, r2
 8002c44:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	801a      	strh	r2, [r3, #0]
 8002c50:	e045      	b.n	8002cde <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c5a:	785b      	ldrb	r3, [r3, #1]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d126      	bne.n	8002cae <PCD_EP_ISR_Handler+0x69c>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	461a      	mov	r2, r3
 8002c72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c74:	4413      	add	r3, r2
 8002c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	011a      	lsls	r2, r3, #4
 8002c7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c80:	4413      	add	r3, r2
 8002c82:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002c86:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c8a:	881b      	ldrh	r3, [r3, #0]
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c96:	801a      	strh	r2, [r3, #0]
 8002c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ca2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002caa:	801a      	strh	r2, [r3, #0]
 8002cac:	e017      	b.n	8002cde <PCD_EP_ISR_Handler+0x6cc>
 8002cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb0:	785b      	ldrb	r3, [r3, #1]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d113      	bne.n	8002cde <PCD_EP_ISR_Handler+0x6cc>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cc4:	4413      	add	r3, r2
 8002cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	011a      	lsls	r2, r3, #4
 8002cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cd0:	4413      	add	r3, r2
 8002cd2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cda:	2200      	movs	r2, #0
 8002cdc:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002cde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f008 f968 	bl	800afba <HAL_PCD_DataInStageCallback>
 8002cea:	e053      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002cec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d146      	bne.n	8002d86 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	461a      	mov	r2, r3
 8002d04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	3302      	adds	r3, #2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6812      	ldr	r2, [r2, #0]
 8002d14:	4413      	add	r3, r2
 8002d16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d20:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8002d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d26:	699a      	ldr	r2, [r3, #24]
 8002d28:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d907      	bls.n	8002d40 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8002d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d32:	699a      	ldr	r2, [r3, #24]
 8002d34:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d38:	1ad2      	subs	r2, r2, r3
 8002d3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3c:	619a      	str	r2, [r3, #24]
 8002d3e:	e002      	b.n	8002d46 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d42:	2200      	movs	r2, #0
 8002d44:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d106      	bne.n	8002d5c <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	4619      	mov	r1, r3
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f008 f930 	bl	800afba <HAL_PCD_DataInStageCallback>
 8002d5a:	e01b      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d5e:	695a      	ldr	r2, [r3, #20]
 8002d60:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d64:	441a      	add	r2, r3
 8002d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d68:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d6c:	69da      	ldr	r2, [r3, #28]
 8002d6e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002d72:	441a      	add	r2, r3
 8002d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d76:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f002 fb5c 	bl	800543c <USB_EPStartXfer>
 8002d84:	e006      	b.n	8002d94 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002d86:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f91b 	bl	8002fca <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	b21b      	sxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f6ff ac3b 	blt.w	800261c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3758      	adds	r7, #88	@ 0x58
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d07e      	beq.n	8002ec6 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	4413      	add	r3, r2
 8002ddc:	3302      	adds	r3, #2
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002df0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	699a      	ldr	r2, [r3, #24]
 8002df6:	8b7b      	ldrh	r3, [r7, #26]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d306      	bcc.n	8002e0a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	699a      	ldr	r2, [r3, #24]
 8002e00:	8b7b      	ldrh	r3, [r7, #26]
 8002e02:	1ad2      	subs	r2, r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	619a      	str	r2, [r3, #24]
 8002e08:	e002      	b.n	8002e10 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d123      	bne.n	8002e60 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e32:	833b      	strh	r3, [r7, #24]
 8002e34:	8b3b      	ldrh	r3, [r7, #24]
 8002e36:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002e3a:	833b      	strh	r3, [r7, #24]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	461a      	mov	r2, r3
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	441a      	add	r2, r3
 8002e4a:	8b3b      	ldrh	r3, [r7, #24]
 8002e4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e60:	88fb      	ldrh	r3, [r7, #6]
 8002e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d01f      	beq.n	8002eaa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e84:	82fb      	strh	r3, [r7, #22]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	441a      	add	r2, r3
 8002e94:	8afb      	ldrh	r3, [r7, #22]
 8002e96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ea2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002eaa:	8b7b      	ldrh	r3, [r7, #26]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8087 	beq.w	8002fc0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6818      	ldr	r0, [r3, #0]
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	6959      	ldr	r1, [r3, #20]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	891a      	ldrh	r2, [r3, #8]
 8002ebe:	8b7b      	ldrh	r3, [r7, #26]
 8002ec0:	f003 fff1 	bl	8006ea6 <USB_ReadPMA>
 8002ec4:	e07c      	b.n	8002fc0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4413      	add	r3, r2
 8002eda:	3306      	adds	r3, #6
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002eee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	699a      	ldr	r2, [r3, #24]
 8002ef4:	8b7b      	ldrh	r3, [r7, #26]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d306      	bcc.n	8002f08 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	699a      	ldr	r2, [r3, #24]
 8002efe:	8b7b      	ldrh	r3, [r7, #26]
 8002f00:	1ad2      	subs	r2, r2, r3
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	619a      	str	r2, [r3, #24]
 8002f06:	e002      	b.n	8002f0e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d123      	bne.n	8002f5e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	4413      	add	r3, r2
 8002f24:	881b      	ldrh	r3, [r3, #0]
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f30:	83fb      	strh	r3, [r7, #30]
 8002f32:	8bfb      	ldrh	r3, [r7, #30]
 8002f34:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002f38:	83fb      	strh	r3, [r7, #30]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	441a      	add	r2, r3
 8002f48:	8bfb      	ldrh	r3, [r7, #30]
 8002f4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002f5e:	88fb      	ldrh	r3, [r7, #6]
 8002f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d11f      	bne.n	8002fa8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	4413      	add	r3, r2
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f82:	83bb      	strh	r3, [r7, #28]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	461a      	mov	r2, r3
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	441a      	add	r2, r3
 8002f92:	8bbb      	ldrh	r3, [r7, #28]
 8002f94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002fa0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002fa8:	8b7b      	ldrh	r3, [r7, #26]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d008      	beq.n	8002fc0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6818      	ldr	r0, [r3, #0]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	6959      	ldr	r1, [r3, #20]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	895a      	ldrh	r2, [r3, #10]
 8002fba:	8b7b      	ldrh	r3, [r7, #26]
 8002fbc:	f003 ff73 	bl	8006ea6 <USB_ReadPMA>
    }
  }

  return count;
 8002fc0:	8b7b      	ldrh	r3, [r7, #26]
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3720      	adds	r7, #32
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b0a4      	sub	sp, #144	@ 0x90
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	60f8      	str	r0, [r7, #12]
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002fd8:	88fb      	ldrh	r3, [r7, #6]
 8002fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 81dd 	beq.w	800339e <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	461a      	mov	r2, r3
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	781b      	ldrb	r3, [r3, #0]
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3302      	adds	r3, #2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	4413      	add	r3, r2
 8003002:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800300c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	699a      	ldr	r2, [r3, #24]
 8003014:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003018:	429a      	cmp	r2, r3
 800301a:	d907      	bls.n	800302c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	699a      	ldr	r2, [r3, #24]
 8003020:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003024:	1ad2      	subs	r2, r2, r3
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	619a      	str	r2, [r3, #24]
 800302a:	e002      	b.n	8003032 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	2b00      	cmp	r3, #0
 8003038:	f040 80b9 	bne.w	80031ae <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	785b      	ldrb	r3, [r3, #1]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d126      	bne.n	8003092 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003052:	b29b      	uxth	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003058:	4413      	add	r3, r2
 800305a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	011a      	lsls	r2, r3, #4
 8003062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003064:	4413      	add	r3, r2
 8003066:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800306a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800306c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306e:	881b      	ldrh	r3, [r3, #0]
 8003070:	b29b      	uxth	r3, r3
 8003072:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003076:	b29a      	uxth	r2, r3
 8003078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307a:	801a      	strh	r2, [r3, #0]
 800307c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	b29b      	uxth	r3, r3
 8003082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800308a:	b29a      	uxth	r2, r3
 800308c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308e:	801a      	strh	r2, [r3, #0]
 8003090:	e01a      	b.n	80030c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	785b      	ldrb	r3, [r3, #1]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d116      	bne.n	80030c8 <HAL_PCD_EP_DB_Transmit+0xfe>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	637b      	str	r3, [r7, #52]	@ 0x34
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	461a      	mov	r2, r3
 80030ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ae:	4413      	add	r3, r2
 80030b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	011a      	lsls	r2, r3, #4
 80030b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ba:	4413      	add	r3, r2
 80030bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80030c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030c4:	2200      	movs	r2, #0
 80030c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	785b      	ldrb	r3, [r3, #1]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d126      	bne.n	8003124 <HAL_PCD_EP_DB_Transmit+0x15a>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	61fb      	str	r3, [r7, #28]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	461a      	mov	r2, r3
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	4413      	add	r3, r2
 80030ec:	61fb      	str	r3, [r7, #28]
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	011a      	lsls	r2, r3, #4
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	4413      	add	r3, r2
 80030f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	b29b      	uxth	r3, r3
 8003104:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003108:	b29a      	uxth	r2, r3
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	801a      	strh	r2, [r3, #0]
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	b29b      	uxth	r3, r3
 8003114:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003118:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800311c:	b29a      	uxth	r2, r3
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	801a      	strh	r2, [r3, #0]
 8003122:	e017      	b.n	8003154 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	785b      	ldrb	r3, [r3, #1]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d113      	bne.n	8003154 <HAL_PCD_EP_DB_Transmit+0x18a>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003134:	b29b      	uxth	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313a:	4413      	add	r3, r2
 800313c:	627b      	str	r3, [r7, #36]	@ 0x24
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	011a      	lsls	r2, r3, #4
 8003144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003146:	4413      	add	r3, r2
 8003148:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800314c:	623b      	str	r3, [r7, #32]
 800314e:	6a3b      	ldr	r3, [r7, #32]
 8003150:	2200      	movs	r2, #0
 8003152:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	4619      	mov	r1, r3
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f007 ff2d 	bl	800afba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003160:	88fb      	ldrh	r3, [r7, #6]
 8003162:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 82fc 	beq.w	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	461a      	mov	r2, r3
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	4413      	add	r3, r2
 800317a:	881b      	ldrh	r3, [r3, #0]
 800317c:	b29b      	uxth	r3, r3
 800317e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003186:	82fb      	strh	r3, [r7, #22]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	461a      	mov	r2, r3
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	441a      	add	r2, r3
 8003196:	8afb      	ldrh	r3, [r7, #22]
 8003198:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800319c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	8013      	strh	r3, [r2, #0]
 80031ac:	e2da      	b.n	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80031ae:	88fb      	ldrh	r3, [r7, #6]
 80031b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d021      	beq.n	80031fc <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	461a      	mov	r2, r3
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031d2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	461a      	mov	r2, r3
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	441a      	add	r2, r3
 80031e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80031e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003202:	2b01      	cmp	r3, #1
 8003204:	f040 82ae 	bne.w	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003210:	441a      	add	r2, r3
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800321e:	441a      	add	r2, r3
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	6a1a      	ldr	r2, [r3, #32]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	429a      	cmp	r2, r3
 800322e:	d30b      	bcc.n	8003248 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	6a1a      	ldr	r2, [r3, #32]
 800323c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003240:	1ad2      	subs	r2, r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	621a      	str	r2, [r3, #32]
 8003246:	e017      	b.n	8003278 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d108      	bne.n	8003262 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003250:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003254:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003260:	e00a      	b.n	8003278 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2200      	movs	r2, #0
 8003276:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	785b      	ldrb	r3, [r3, #1]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d165      	bne.n	800334c <HAL_PCD_EP_DB_Transmit+0x382>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800328e:	b29b      	uxth	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003294:	4413      	add	r3, r2
 8003296:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	011a      	lsls	r2, r3, #4
 800329e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032a0:	4413      	add	r3, r2
 80032a2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80032a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b6:	801a      	strh	r2, [r3, #0]
 80032b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80032be:	d91d      	bls.n	80032fc <HAL_PCD_EP_DB_Transmit+0x332>
 80032c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032c4:	095b      	lsrs	r3, r3, #5
 80032c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d102      	bne.n	80032da <HAL_PCD_EP_DB_Transmit+0x310>
 80032d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032d6:	3b01      	subs	r3, #1
 80032d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	b29a      	uxth	r2, r3
 80032e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	029b      	lsls	r3, r3, #10
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f8:	801a      	strh	r2, [r3, #0]
 80032fa:	e044      	b.n	8003386 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80032fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10a      	bne.n	800331a <HAL_PCD_EP_DB_Transmit+0x350>
 8003304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003306:	881b      	ldrh	r3, [r3, #0]
 8003308:	b29b      	uxth	r3, r3
 800330a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800330e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003312:	b29a      	uxth	r2, r3
 8003314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003316:	801a      	strh	r2, [r3, #0]
 8003318:	e035      	b.n	8003386 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800331a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800331e:	085b      	lsrs	r3, r3, #1
 8003320:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003326:	f003 0301 	and.w	r3, r3, #1
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_PCD_EP_DB_Transmit+0x36a>
 800332e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003330:	3301      	adds	r3, #1
 8003332:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	b29a      	uxth	r2, r3
 800333a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800333c:	b29b      	uxth	r3, r3
 800333e:	029b      	lsls	r3, r3, #10
 8003340:	b29b      	uxth	r3, r3
 8003342:	4313      	orrs	r3, r2
 8003344:	b29a      	uxth	r2, r3
 8003346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003348:	801a      	strh	r2, [r3, #0]
 800334a:	e01c      	b.n	8003386 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	785b      	ldrb	r3, [r3, #1]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d118      	bne.n	8003386 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	647b      	str	r3, [r7, #68]	@ 0x44
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003362:	b29b      	uxth	r3, r3
 8003364:	461a      	mov	r2, r3
 8003366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003368:	4413      	add	r3, r2
 800336a:	647b      	str	r3, [r7, #68]	@ 0x44
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	011a      	lsls	r2, r3, #4
 8003372:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003374:	4413      	add	r3, r2
 8003376:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800337a:	643b      	str	r3, [r7, #64]	@ 0x40
 800337c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003380:	b29a      	uxth	r2, r3
 8003382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003384:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6818      	ldr	r0, [r3, #0]
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	6959      	ldr	r1, [r3, #20]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	891a      	ldrh	r2, [r3, #8]
 8003392:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003396:	b29b      	uxth	r3, r3
 8003398:	f003 fd3f 	bl	8006e1a <USB_WritePMA>
 800339c:	e1e2      	b.n	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	461a      	mov	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	4413      	add	r3, r2
 80033b2:	3306      	adds	r3, #6
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033c6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	699a      	ldr	r2, [r3, #24]
 80033ce:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d307      	bcc.n	80033e6 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	699a      	ldr	r2, [r3, #24]
 80033da:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80033de:	1ad2      	subs	r2, r2, r3
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	619a      	str	r2, [r3, #24]
 80033e4:	e002      	b.n	80033ec <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	2200      	movs	r2, #0
 80033ea:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f040 80c0 	bne.w	8003576 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	785b      	ldrb	r3, [r3, #1]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d126      	bne.n	800344c <HAL_PCD_EP_DB_Transmit+0x482>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800340c:	b29b      	uxth	r3, r3
 800340e:	461a      	mov	r2, r3
 8003410:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003412:	4413      	add	r3, r2
 8003414:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	011a      	lsls	r2, r3, #4
 800341c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800341e:	4413      	add	r3, r2
 8003420:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003424:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003426:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	b29b      	uxth	r3, r3
 800342c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003430:	b29a      	uxth	r2, r3
 8003432:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003434:	801a      	strh	r2, [r3, #0]
 8003436:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	b29b      	uxth	r3, r3
 800343c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003440:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003444:	b29a      	uxth	r2, r3
 8003446:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003448:	801a      	strh	r2, [r3, #0]
 800344a:	e01a      	b.n	8003482 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	785b      	ldrb	r3, [r3, #1]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d116      	bne.n	8003482 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	667b      	str	r3, [r7, #100]	@ 0x64
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003462:	b29b      	uxth	r3, r3
 8003464:	461a      	mov	r2, r3
 8003466:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003468:	4413      	add	r3, r2
 800346a:	667b      	str	r3, [r7, #100]	@ 0x64
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	011a      	lsls	r2, r3, #4
 8003472:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003474:	4413      	add	r3, r2
 8003476:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800347a:	663b      	str	r3, [r7, #96]	@ 0x60
 800347c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800347e:	2200      	movs	r2, #0
 8003480:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	677b      	str	r3, [r7, #116]	@ 0x74
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	785b      	ldrb	r3, [r3, #1]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d12b      	bne.n	80034e8 <HAL_PCD_EP_DB_Transmit+0x51e>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800349e:	b29b      	uxth	r3, r3
 80034a0:	461a      	mov	r2, r3
 80034a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034a4:	4413      	add	r3, r2
 80034a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	011a      	lsls	r2, r3, #4
 80034ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034b0:	4413      	add	r3, r2
 80034b2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80034b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80034ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034cc:	801a      	strh	r2, [r3, #0]
 80034ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034d2:	881b      	ldrh	r3, [r3, #0]
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034de:	b29a      	uxth	r2, r3
 80034e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80034e4:	801a      	strh	r2, [r3, #0]
 80034e6:	e017      	b.n	8003518 <HAL_PCD_EP_DB_Transmit+0x54e>
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	785b      	ldrb	r3, [r3, #1]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d113      	bne.n	8003518 <HAL_PCD_EP_DB_Transmit+0x54e>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	461a      	mov	r2, r3
 80034fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034fe:	4413      	add	r3, r2
 8003500:	677b      	str	r3, [r7, #116]	@ 0x74
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	011a      	lsls	r2, r3, #4
 8003508:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800350a:	4413      	add	r3, r2
 800350c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003510:	673b      	str	r3, [r7, #112]	@ 0x70
 8003512:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003514:	2200      	movs	r2, #0
 8003516:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	4619      	mov	r1, r3
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f007 fd4b 	bl	800afba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003524:	88fb      	ldrh	r3, [r7, #6]
 8003526:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800352a:	2b00      	cmp	r3, #0
 800352c:	f040 811a 	bne.w	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	461a      	mov	r2, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	b29b      	uxth	r3, r3
 8003542:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800354a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	441a      	add	r2, r3
 800355c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003568:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800356c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003570:	b29b      	uxth	r3, r3
 8003572:	8013      	strh	r3, [r2, #0]
 8003574:	e0f6      	b.n	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d121      	bne.n	80035c4 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	461a      	mov	r2, r3
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4413      	add	r3, r2
 800358e:	881b      	ldrh	r3, [r3, #0]
 8003590:	b29b      	uxth	r3, r3
 8003592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800359a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	441a      	add	r2, r3
 80035ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80035b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	f040 80ca 	bne.w	8003764 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	695a      	ldr	r2, [r3, #20]
 80035d4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80035d8:	441a      	add	r2, r3
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	69da      	ldr	r2, [r3, #28]
 80035e2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80035e6:	441a      	add	r2, r3
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	6a1a      	ldr	r2, [r3, #32]
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d30b      	bcc.n	8003610 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	6a1a      	ldr	r2, [r3, #32]
 8003604:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003608:	1ad2      	subs	r2, r2, r3
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	621a      	str	r2, [r3, #32]
 800360e:	e017      	b.n	8003640 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d108      	bne.n	800362a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003618:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800361c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003628:	e00a      	b.n	8003640 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	2200      	movs	r2, #0
 8003636:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	657b      	str	r3, [r7, #84]	@ 0x54
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	785b      	ldrb	r3, [r3, #1]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d165      	bne.n	800371a <HAL_PCD_EP_DB_Transmit+0x750>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800365c:	b29b      	uxth	r3, r3
 800365e:	461a      	mov	r2, r3
 8003660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003662:	4413      	add	r3, r2
 8003664:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	011a      	lsls	r2, r3, #4
 800366c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800366e:	4413      	add	r3, r2
 8003670:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003674:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003676:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003678:	881b      	ldrh	r3, [r3, #0]
 800367a:	b29b      	uxth	r3, r3
 800367c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003680:	b29a      	uxth	r2, r3
 8003682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003684:	801a      	strh	r2, [r3, #0]
 8003686:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800368a:	2b3e      	cmp	r3, #62	@ 0x3e
 800368c:	d91d      	bls.n	80036ca <HAL_PCD_EP_DB_Transmit+0x700>
 800368e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003696:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800369a:	f003 031f 	and.w	r3, r3, #31
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d102      	bne.n	80036a8 <HAL_PCD_EP_DB_Transmit+0x6de>
 80036a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036a4:	3b01      	subs	r3, #1
 80036a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	029b      	lsls	r3, r3, #10
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	4313      	orrs	r3, r2
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036c6:	801a      	strh	r2, [r3, #0]
 80036c8:	e041      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x784>
 80036ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10a      	bne.n	80036e8 <HAL_PCD_EP_DB_Transmit+0x71e>
 80036d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036d4:	881b      	ldrh	r3, [r3, #0]
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036e4:	801a      	strh	r2, [r3, #0]
 80036e6:	e032      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x784>
 80036e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036ec:	085b      	lsrs	r3, r3, #1
 80036ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <HAL_PCD_EP_DB_Transmit+0x738>
 80036fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036fe:	3301      	adds	r3, #1
 8003700:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003702:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003704:	881b      	ldrh	r3, [r3, #0]
 8003706:	b29a      	uxth	r2, r3
 8003708:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800370a:	b29b      	uxth	r3, r3
 800370c:	029b      	lsls	r3, r3, #10
 800370e:	b29b      	uxth	r3, r3
 8003710:	4313      	orrs	r3, r2
 8003712:	b29a      	uxth	r2, r3
 8003714:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003716:	801a      	strh	r2, [r3, #0]
 8003718:	e019      	b.n	800374e <HAL_PCD_EP_DB_Transmit+0x784>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	785b      	ldrb	r3, [r3, #1]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d115      	bne.n	800374e <HAL_PCD_EP_DB_Transmit+0x784>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800372a:	b29b      	uxth	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003730:	4413      	add	r3, r2
 8003732:	657b      	str	r3, [r7, #84]	@ 0x54
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	011a      	lsls	r2, r3, #4
 800373a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800373c:	4413      	add	r3, r2
 800373e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003742:	653b      	str	r3, [r7, #80]	@ 0x50
 8003744:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003748:	b29a      	uxth	r2, r3
 800374a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800374c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	6959      	ldr	r1, [r3, #20]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	895a      	ldrh	r2, [r3, #10]
 800375a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800375e:	b29b      	uxth	r3, r3
 8003760:	f003 fb5b 	bl	8006e1a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	461a      	mov	r2, r3
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	b29b      	uxth	r3, r3
 8003776:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800377a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800377e:	82bb      	strh	r3, [r7, #20]
 8003780:	8abb      	ldrh	r3, [r7, #20]
 8003782:	f083 0310 	eor.w	r3, r3, #16
 8003786:	82bb      	strh	r3, [r7, #20]
 8003788:	8abb      	ldrh	r3, [r7, #20]
 800378a:	f083 0320 	eor.w	r3, r3, #32
 800378e:	82bb      	strh	r3, [r7, #20]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	461a      	mov	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	441a      	add	r2, r3
 800379e:	8abb      	ldrh	r3, [r7, #20]
 80037a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80037a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3790      	adds	r7, #144	@ 0x90
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037be:	b480      	push	{r7}
 80037c0:	b087      	sub	sp, #28
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	60f8      	str	r0, [r7, #12]
 80037c6:	607b      	str	r3, [r7, #4]
 80037c8:	460b      	mov	r3, r1
 80037ca:	817b      	strh	r3, [r7, #10]
 80037cc:	4613      	mov	r3, r2
 80037ce:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80037d0:	897b      	ldrh	r3, [r7, #10]
 80037d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00b      	beq.n	80037f4 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037dc:	897b      	ldrh	r3, [r7, #10]
 80037de:	f003 0207 	and.w	r2, r3, #7
 80037e2:	4613      	mov	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	3310      	adds	r3, #16
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	4413      	add	r3, r2
 80037f0:	617b      	str	r3, [r7, #20]
 80037f2:	e009      	b.n	8003808 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80037f4:	897a      	ldrh	r2, [r7, #10]
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	4413      	add	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003808:	893b      	ldrh	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d107      	bne.n	800381e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	2200      	movs	r2, #0
 8003812:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	b29a      	uxth	r2, r3
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	80da      	strh	r2, [r3, #6]
 800381c:	e00b      	b.n	8003836 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2201      	movs	r2, #1
 8003822:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	b29a      	uxth	r2, r3
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	0c1b      	lsrs	r3, r3, #16
 8003830:	b29a      	uxth	r2, r3
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	bc80      	pop	{r7}
 8003840:	4770      	bx	lr
	...

08003844 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d101      	bne.n	8003856 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e272      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 8087 	beq.w	8003972 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003864:	4b92      	ldr	r3, [pc, #584]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f003 030c 	and.w	r3, r3, #12
 800386c:	2b04      	cmp	r3, #4
 800386e:	d00c      	beq.n	800388a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003870:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b08      	cmp	r3, #8
 800387a:	d112      	bne.n	80038a2 <HAL_RCC_OscConfig+0x5e>
 800387c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003888:	d10b      	bne.n	80038a2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388a:	4b89      	ldr	r3, [pc, #548]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d06c      	beq.n	8003970 <HAL_RCC_OscConfig+0x12c>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d168      	bne.n	8003970 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e24c      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038aa:	d106      	bne.n	80038ba <HAL_RCC_OscConfig+0x76>
 80038ac:	4b80      	ldr	r3, [pc, #512]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a7f      	ldr	r2, [pc, #508]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	e02e      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10c      	bne.n	80038dc <HAL_RCC_OscConfig+0x98>
 80038c2:	4b7b      	ldr	r3, [pc, #492]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a7a      	ldr	r2, [pc, #488]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	4b78      	ldr	r3, [pc, #480]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a77      	ldr	r2, [pc, #476]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e01d      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCC_OscConfig+0xbc>
 80038e6:	4b72      	ldr	r3, [pc, #456]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a71      	ldr	r2, [pc, #452]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b6f      	ldr	r3, [pc, #444]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a6e      	ldr	r2, [pc, #440]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80038f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	e00b      	b.n	8003918 <HAL_RCC_OscConfig+0xd4>
 8003900:	4b6b      	ldr	r3, [pc, #428]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a6a      	ldr	r2, [pc, #424]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	4b68      	ldr	r3, [pc, #416]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a67      	ldr	r2, [pc, #412]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003916:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fd fb38 	bl	8000f94 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003928:	f7fd fb34 	bl	8000f94 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	@ 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e200      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCC_OscConfig+0xe4>
 8003946:	e014      	b.n	8003972 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fd fb24 	bl	8000f94 <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003950:	f7fd fb20 	bl	8000f94 <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b64      	cmp	r3, #100	@ 0x64
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e1ec      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003962:	4b53      	ldr	r3, [pc, #332]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x10c>
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d063      	beq.n	8003a46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800397e:	4b4c      	ldr	r3, [pc, #304]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 030c 	and.w	r3, r3, #12
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00b      	beq.n	80039a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800398a:	4b49      	ldr	r3, [pc, #292]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b08      	cmp	r3, #8
 8003994:	d11c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x18c>
 8003996:	4b46      	ldr	r3, [pc, #280]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d116      	bne.n	80039d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039a2:	4b43      	ldr	r3, [pc, #268]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <HAL_RCC_OscConfig+0x176>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d001      	beq.n	80039ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e1c0      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ba:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4939      	ldr	r1, [pc, #228]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ce:	e03a      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d020      	beq.n	8003a1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d8:	4b36      	ldr	r3, [pc, #216]	@ (8003ab4 <HAL_RCC_OscConfig+0x270>)
 80039da:	2201      	movs	r2, #1
 80039dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039de:	f7fd fad9 	bl	8000f94 <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e6:	f7fd fad5 	bl	8000f94 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e1a1      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f8:	4b2d      	ldr	r3, [pc, #180]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0f0      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a04:	4b2a      	ldr	r3, [pc, #168]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	00db      	lsls	r3, r3, #3
 8003a12:	4927      	ldr	r1, [pc, #156]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	600b      	str	r3, [r1, #0]
 8003a18:	e015      	b.n	8003a46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1a:	4b26      	ldr	r3, [pc, #152]	@ (8003ab4 <HAL_RCC_OscConfig+0x270>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a20:	f7fd fab8 	bl	8000f94 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a28:	f7fd fab4 	bl	8000f94 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e180      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0308 	and.w	r3, r3, #8
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d03a      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	699b      	ldr	r3, [r3, #24]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d019      	beq.n	8003a8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5a:	4b17      	ldr	r3, [pc, #92]	@ (8003ab8 <HAL_RCC_OscConfig+0x274>)
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a60:	f7fd fa98 	bl	8000f94 <HAL_GetTick>
 8003a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a66:	e008      	b.n	8003a7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a68:	f7fd fa94 	bl	8000f94 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d901      	bls.n	8003a7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e160      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab0 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d0f0      	beq.n	8003a68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a86:	2001      	movs	r0, #1
 8003a88:	f000 fafe 	bl	8004088 <RCC_Delay>
 8003a8c:	e01c      	b.n	8003ac8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab8 <HAL_RCC_OscConfig+0x274>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a94:	f7fd fa7e 	bl	8000f94 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a9a:	e00f      	b.n	8003abc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a9c:	f7fd fa7a 	bl	8000f94 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d908      	bls.n	8003abc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e146      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
 8003aae:	bf00      	nop
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	42420000 	.word	0x42420000
 8003ab8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003abc:	4b92      	ldr	r3, [pc, #584]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1e9      	bne.n	8003a9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 80a6 	beq.w	8003c22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ada:	4b8b      	ldr	r3, [pc, #556]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10d      	bne.n	8003b02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ae6:	4b88      	ldr	r3, [pc, #544]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	4a87      	ldr	r2, [pc, #540]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003aec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af0:	61d3      	str	r3, [r2, #28]
 8003af2:	4b85      	ldr	r3, [pc, #532]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003afa:	60bb      	str	r3, [r7, #8]
 8003afc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003afe:	2301      	movs	r3, #1
 8003b00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b02:	4b82      	ldr	r3, [pc, #520]	@ (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d118      	bne.n	8003b40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b0e:	4b7f      	ldr	r3, [pc, #508]	@ (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a7e      	ldr	r2, [pc, #504]	@ (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b1a:	f7fd fa3b 	bl	8000f94 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b20:	e008      	b.n	8003b34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b22:	f7fd fa37 	bl	8000f94 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	2b64      	cmp	r3, #100	@ 0x64
 8003b2e:	d901      	bls.n	8003b34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e103      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b34:	4b75      	ldr	r3, [pc, #468]	@ (8003d0c <HAL_RCC_OscConfig+0x4c8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d0f0      	beq.n	8003b22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d106      	bne.n	8003b56 <HAL_RCC_OscConfig+0x312>
 8003b48:	4b6f      	ldr	r3, [pc, #444]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6213      	str	r3, [r2, #32]
 8003b54:	e02d      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10c      	bne.n	8003b78 <HAL_RCC_OscConfig+0x334>
 8003b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	4a69      	ldr	r2, [pc, #420]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6213      	str	r3, [r2, #32]
 8003b6a:	4b67      	ldr	r3, [pc, #412]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4a66      	ldr	r2, [pc, #408]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	f023 0304 	bic.w	r3, r3, #4
 8003b74:	6213      	str	r3, [r2, #32]
 8003b76:	e01c      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	2b05      	cmp	r3, #5
 8003b7e:	d10c      	bne.n	8003b9a <HAL_RCC_OscConfig+0x356>
 8003b80:	4b61      	ldr	r3, [pc, #388]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	4a60      	ldr	r2, [pc, #384]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b86:	f043 0304 	orr.w	r3, r3, #4
 8003b8a:	6213      	str	r3, [r2, #32]
 8003b8c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4a5d      	ldr	r2, [pc, #372]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6213      	str	r3, [r2, #32]
 8003b98:	e00b      	b.n	8003bb2 <HAL_RCC_OscConfig+0x36e>
 8003b9a:	4b5b      	ldr	r3, [pc, #364]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ba0:	f023 0301 	bic.w	r3, r3, #1
 8003ba4:	6213      	str	r3, [r2, #32]
 8003ba6:	4b58      	ldr	r3, [pc, #352]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
 8003baa:	4a57      	ldr	r2, [pc, #348]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f023 0304 	bic.w	r3, r3, #4
 8003bb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d015      	beq.n	8003be6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bba:	f7fd f9eb 	bl	8000f94 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc0:	e00a      	b.n	8003bd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc2:	f7fd f9e7 	bl	8000f94 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e0b1      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d0ee      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x37e>
 8003be4:	e014      	b.n	8003c10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be6:	f7fd f9d5 	bl	8000f94 <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bee:	f7fd f9d1 	bl	8000f94 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e09b      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c04:	4b40      	ldr	r3, [pc, #256]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1ee      	bne.n	8003bee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c10:	7dfb      	ldrb	r3, [r7, #23]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d105      	bne.n	8003c22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c16:	4b3c      	ldr	r3, [pc, #240]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	4a3b      	ldr	r2, [pc, #236]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f000 8087 	beq.w	8003d3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c2c:	4b36      	ldr	r3, [pc, #216]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 030c 	and.w	r3, r3, #12
 8003c34:	2b08      	cmp	r3, #8
 8003c36:	d061      	beq.n	8003cfc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d146      	bne.n	8003cce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c40:	4b33      	ldr	r3, [pc, #204]	@ (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c46:	f7fd f9a5 	bl	8000f94 <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c4e:	f7fd f9a1 	bl	8000f94 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e06d      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c60:	4b29      	ldr	r3, [pc, #164]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d1f0      	bne.n	8003c4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c74:	d108      	bne.n	8003c88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c76:	4b24      	ldr	r3, [pc, #144]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	4921      	ldr	r1, [pc, #132]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c88:	4b1f      	ldr	r3, [pc, #124]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a19      	ldr	r1, [r3, #32]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c98:	430b      	orrs	r3, r1
 8003c9a:	491b      	ldr	r1, [pc, #108]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca6:	f7fd f975 	bl	8000f94 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cae:	f7fd f971 	bl	8000f94 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e03d      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x46a>
 8003ccc:	e035      	b.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cce:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <HAL_RCC_OscConfig+0x4cc>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7fd f95e 	bl	8000f94 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7fd f95a 	bl	8000f94 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e026      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <HAL_RCC_OscConfig+0x4c4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x498>
 8003cfa:	e01e      	b.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	69db      	ldr	r3, [r3, #28]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d107      	bne.n	8003d14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e019      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d14:	4b0b      	ldr	r3, [pc, #44]	@ (8003d44 <HAL_RCC_OscConfig+0x500>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d106      	bne.n	8003d36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d001      	beq.n	8003d3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e000      	b.n	8003d3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3718      	adds	r7, #24
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40021000 	.word	0x40021000

08003d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0d0      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d5c:	4b6a      	ldr	r3, [pc, #424]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d910      	bls.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6a:	4b67      	ldr	r3, [pc, #412]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f023 0207 	bic.w	r2, r3, #7
 8003d72:	4965      	ldr	r1, [pc, #404]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7a:	4b63      	ldr	r3, [pc, #396]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0307 	and.w	r3, r3, #7
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0b8      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d020      	beq.n	8003dda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da4:	4b59      	ldr	r3, [pc, #356]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	4a58      	ldr	r2, [pc, #352]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003daa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dbc:	4b53      	ldr	r3, [pc, #332]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	4a52      	ldr	r2, [pc, #328]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003dc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dc8:	4b50      	ldr	r3, [pc, #320]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	494d      	ldr	r1, [pc, #308]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d040      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dee:	4b47      	ldr	r3, [pc, #284]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d115      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e07f      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e06:	4b41      	ldr	r3, [pc, #260]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e073      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e16:	4b3d      	ldr	r3, [pc, #244]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e06b      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e26:	4b39      	ldr	r3, [pc, #228]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f023 0203 	bic.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4936      	ldr	r1, [pc, #216]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e38:	f7fd f8ac 	bl	8000f94 <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e40:	f7fd f8a8 	bl	8000f94 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e053      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b2d      	ldr	r3, [pc, #180]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 020c 	and.w	r2, r3, #12
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1eb      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e68:	4b27      	ldr	r3, [pc, #156]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d210      	bcs.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 0207 	bic.w	r2, r3, #7
 8003e7e:	4922      	ldr	r1, [pc, #136]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b20      	ldr	r3, [pc, #128]	@ (8003f08 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e032      	b.n	8003efe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d008      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea4:	4b19      	ldr	r3, [pc, #100]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4916      	ldr	r1, [pc, #88]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d009      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ec2:	4b12      	ldr	r3, [pc, #72]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	490e      	ldr	r1, [pc, #56]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ed6:	f000 f821 	bl	8003f1c <HAL_RCC_GetSysClockFreq>
 8003eda:	4602      	mov	r2, r0
 8003edc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	091b      	lsrs	r3, r3, #4
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	490a      	ldr	r1, [pc, #40]	@ (8003f10 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee8:	5ccb      	ldrb	r3, [r1, r3]
 8003eea:	fa22 f303 	lsr.w	r3, r2, r3
 8003eee:	4a09      	ldr	r2, [pc, #36]	@ (8003f14 <HAL_RCC_ClockConfig+0x1cc>)
 8003ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ef2:	4b09      	ldr	r3, [pc, #36]	@ (8003f18 <HAL_RCC_ClockConfig+0x1d0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f006 fdb4 	bl	800aa64 <HAL_InitTick>

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	40022000 	.word	0x40022000
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	0800e4b8 	.word	0x0800e4b8
 8003f14:	2000011c 	.word	0x2000011c
 8003f18:	20000000 	.word	0x20000000

08003f1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	2300      	movs	r3, #0
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f36:	4b1e      	ldr	r3, [pc, #120]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f003 030c 	and.w	r3, r3, #12
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d002      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x30>
 8003f46:	2b08      	cmp	r3, #8
 8003f48:	d003      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x36>
 8003f4a:	e027      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f4c:	4b19      	ldr	r3, [pc, #100]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f4e:	613b      	str	r3, [r7, #16]
      break;
 8003f50:	e027      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	0c9b      	lsrs	r3, r3, #18
 8003f56:	f003 030f 	and.w	r3, r3, #15
 8003f5a:	4a17      	ldr	r2, [pc, #92]	@ (8003fb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f5c:	5cd3      	ldrb	r3, [r2, r3]
 8003f5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d010      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f6a:	4b11      	ldr	r3, [pc, #68]	@ (8003fb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	0c5b      	lsrs	r3, r3, #17
 8003f70:	f003 0301 	and.w	r3, r3, #1
 8003f74:	4a11      	ldr	r2, [pc, #68]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f76:	5cd3      	ldrb	r3, [r2, r3]
 8003f78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f7e:	fb03 f202 	mul.w	r2, r3, r2
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	e004      	b.n	8003f96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f90:	fb02 f303 	mul.w	r3, r2, r3
 8003f94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	613b      	str	r3, [r7, #16]
      break;
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f9c:	4b05      	ldr	r3, [pc, #20]	@ (8003fb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f9e:	613b      	str	r3, [r7, #16]
      break;
 8003fa0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fa2:	693b      	ldr	r3, [r7, #16]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	007a1200 	.word	0x007a1200
 8003fb8:	0800e490 	.word	0x0800e490
 8003fbc:	0800e4a0 	.word	0x0800e4a0
 8003fc0:	003d0900 	.word	0x003d0900

08003fc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fc8:	4b02      	ldr	r3, [pc, #8]	@ (8003fd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fca:	681b      	ldr	r3, [r3, #0]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr
 8003fd4:	2000011c 	.word	0x2000011c

08003fd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fdc:	f7ff fff2 	bl	8003fc4 <HAL_RCC_GetHCLKFreq>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	4b05      	ldr	r3, [pc, #20]	@ (8003ff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	0a1b      	lsrs	r3, r3, #8
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	4903      	ldr	r1, [pc, #12]	@ (8003ffc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fee:	5ccb      	ldrb	r3, [r1, r3]
 8003ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40021000 	.word	0x40021000
 8003ffc:	0800e4c8 	.word	0x0800e4c8

08004000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004004:	f7ff ffde 	bl	8003fc4 <HAL_RCC_GetHCLKFreq>
 8004008:	4602      	mov	r2, r0
 800400a:	4b05      	ldr	r3, [pc, #20]	@ (8004020 <HAL_RCC_GetPCLK2Freq+0x20>)
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	0adb      	lsrs	r3, r3, #11
 8004010:	f003 0307 	and.w	r3, r3, #7
 8004014:	4903      	ldr	r1, [pc, #12]	@ (8004024 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004016:	5ccb      	ldrb	r3, [r1, r3]
 8004018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800401c:	4618      	mov	r0, r3
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000
 8004024:	0800e4c8 	.word	0x0800e4c8

08004028 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	220f      	movs	r2, #15
 8004036:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004038:	4b11      	ldr	r3, [pc, #68]	@ (8004080 <HAL_RCC_GetClockConfig+0x58>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 0203 	and.w	r2, r3, #3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004044:	4b0e      	ldr	r3, [pc, #56]	@ (8004080 <HAL_RCC_GetClockConfig+0x58>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004050:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <HAL_RCC_GetClockConfig+0x58>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800405c:	4b08      	ldr	r3, [pc, #32]	@ (8004080 <HAL_RCC_GetClockConfig+0x58>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	08db      	lsrs	r3, r3, #3
 8004062:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800406a:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <HAL_RCC_GetClockConfig+0x5c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0207 	and.w	r2, r3, #7
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40021000 	.word	0x40021000
 8004084:	40022000 	.word	0x40022000

08004088 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004090:	4b0a      	ldr	r3, [pc, #40]	@ (80040bc <RCC_Delay+0x34>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a0a      	ldr	r2, [pc, #40]	@ (80040c0 <RCC_Delay+0x38>)
 8004096:	fba2 2303 	umull	r2, r3, r2, r3
 800409a:	0a5b      	lsrs	r3, r3, #9
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80040a4:	bf00      	nop
  }
  while (Delay --);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1e5a      	subs	r2, r3, #1
 80040aa:	60fa      	str	r2, [r7, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f9      	bne.n	80040a4 <RCC_Delay+0x1c>
}
 80040b0:	bf00      	nop
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	2000011c 	.word	0x2000011c
 80040c0:	10624dd3 	.word	0x10624dd3

080040c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	2300      	movs	r3, #0
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d07d      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80040e0:	2300      	movs	r3, #0
 80040e2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040e4:	4b4f      	ldr	r3, [pc, #316]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040e6:	69db      	ldr	r3, [r3, #28]
 80040e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10d      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040f0:	4b4c      	ldr	r3, [pc, #304]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	4a4b      	ldr	r2, [pc, #300]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040fa:	61d3      	str	r3, [r2, #28]
 80040fc:	4b49      	ldr	r3, [pc, #292]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004104:	60bb      	str	r3, [r7, #8]
 8004106:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004108:	2301      	movs	r3, #1
 800410a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800410c:	4b46      	ldr	r3, [pc, #280]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004114:	2b00      	cmp	r3, #0
 8004116:	d118      	bne.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004118:	4b43      	ldr	r3, [pc, #268]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a42      	ldr	r2, [pc, #264]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800411e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004122:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004124:	f7fc ff36 	bl	8000f94 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	e008      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800412c:	f7fc ff32 	bl	8000f94 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b64      	cmp	r3, #100	@ 0x64
 8004138:	d901      	bls.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e06d      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413e:	4b3a      	ldr	r3, [pc, #232]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800414a:	4b36      	ldr	r3, [pc, #216]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d02e      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	429a      	cmp	r2, r3
 8004166:	d027      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004168:	4b2e      	ldr	r3, [pc, #184]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004170:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004172:	4b2e      	ldr	r3, [pc, #184]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004174:	2201      	movs	r2, #1
 8004176:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004178:	4b2c      	ldr	r3, [pc, #176]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800417a:	2200      	movs	r2, #0
 800417c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800417e:	4a29      	ldr	r2, [pc, #164]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d014      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800418e:	f7fc ff01 	bl	8000f94 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004194:	e00a      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004196:	f7fc fefd 	bl	8000f94 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d901      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e036      	b.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ee      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	4917      	ldr	r1, [pc, #92]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d0:	4b14      	ldr	r3, [pc, #80]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	4a13      	ldr	r2, [pc, #76]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041e8:	4b0e      	ldr	r3, [pc, #56]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	490b      	ldr	r1, [pc, #44]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004206:	4b07      	ldr	r3, [pc, #28]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	4904      	ldr	r1, [pc, #16]	@ (8004224 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004214:	4313      	orrs	r3, r2
 8004216:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	40021000 	.word	0x40021000
 8004228:	40007000 	.word	0x40007000
 800422c:	42420440 	.word	0x42420440

08004230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b088      	sub	sp, #32
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	2300      	movs	r3, #0
 800423e:	61fb      	str	r3, [r7, #28]
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	60fb      	str	r3, [r7, #12]
 8004248:	2300      	movs	r3, #0
 800424a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b10      	cmp	r3, #16
 8004250:	d00a      	beq.n	8004268 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b10      	cmp	r3, #16
 8004256:	f200 808a 	bhi.w	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d045      	beq.n	80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d075      	beq.n	8004352 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004266:	e082      	b.n	800436e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004268:	4b46      	ldr	r3, [pc, #280]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800426e:	4b45      	ldr	r3, [pc, #276]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d07b      	beq.n	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	0c9b      	lsrs	r3, r3, #18
 800427e:	f003 030f 	and.w	r3, r3, #15
 8004282:	4a41      	ldr	r2, [pc, #260]	@ (8004388 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004284:	5cd3      	ldrb	r3, [r2, r3]
 8004286:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d015      	beq.n	80042be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004292:	4b3c      	ldr	r3, [pc, #240]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	0c5b      	lsrs	r3, r3, #17
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	4a3b      	ldr	r2, [pc, #236]	@ (800438c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800429e:	5cd3      	ldrb	r3, [r2, r3]
 80042a0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00d      	beq.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80042ac:	4a38      	ldr	r2, [pc, #224]	@ (8004390 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	fb02 f303 	mul.w	r3, r2, r3
 80042ba:	61fb      	str	r3, [r7, #28]
 80042bc:	e004      	b.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4a34      	ldr	r2, [pc, #208]	@ (8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80042c2:	fb02 f303 	mul.w	r3, r2, r3
 80042c6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80042c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042d4:	d102      	bne.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	61bb      	str	r3, [r7, #24]
      break;
 80042da:	e04a      	b.n	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	4a2d      	ldr	r2, [pc, #180]	@ (8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80042e2:	fba2 2303 	umull	r2, r3, r2, r3
 80042e6:	085b      	lsrs	r3, r3, #1
 80042e8:	61bb      	str	r3, [r7, #24]
      break;
 80042ea:	e042      	b.n	8004372 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80042ec:	4b25      	ldr	r3, [pc, #148]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042ee:	6a1b      	ldr	r3, [r3, #32]
 80042f0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042fc:	d108      	bne.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004308:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800430c:	61bb      	str	r3, [r7, #24]
 800430e:	e01f      	b.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004316:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800431a:	d109      	bne.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800431c:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004328:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800432c:	61bb      	str	r3, [r7, #24]
 800432e:	e00f      	b.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800433a:	d11c      	bne.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800433c:	4b11      	ldr	r3, [pc, #68]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d016      	beq.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004348:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800434c:	61bb      	str	r3, [r7, #24]
      break;
 800434e:	e012      	b.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004350:	e011      	b.n	8004376 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004352:	f7ff fe55 	bl	8004000 <HAL_RCC_GetPCLK2Freq>
 8004356:	4602      	mov	r2, r0
 8004358:	4b0a      	ldr	r3, [pc, #40]	@ (8004384 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	0b9b      	lsrs	r3, r3, #14
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	3301      	adds	r3, #1
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	fbb2 f3f3 	udiv	r3, r2, r3
 800436a:	61bb      	str	r3, [r7, #24]
      break;
 800436c:	e004      	b.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800436e:	bf00      	nop
 8004370:	e002      	b.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004372:	bf00      	nop
 8004374:	e000      	b.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004376:	bf00      	nop
    }
  }
  return (frequency);
 8004378:	69bb      	ldr	r3, [r7, #24]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3720      	adds	r7, #32
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40021000 	.word	0x40021000
 8004388:	0800e4a4 	.word	0x0800e4a4
 800438c:	0800e4b4 	.word	0x0800e4b4
 8004390:	007a1200 	.word	0x007a1200
 8004394:	003d0900 	.word	0x003d0900
 8004398:	aaaaaaab 	.word	0xaaaaaaab

0800439c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e041      	b.n	8004432 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d106      	bne.n	80043c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 f839 	bl	800443a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2202      	movs	r2, #2
 80043cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3304      	adds	r3, #4
 80043d8:	4619      	mov	r1, r3
 80043da:	4610      	mov	r0, r2
 80043dc:	f000 f99c 	bl	8004718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr

0800444c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b01      	cmp	r3, #1
 800445e:	d001      	beq.n	8004464 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e03a      	b.n	80044da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2202      	movs	r2, #2
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a18      	ldr	r2, [pc, #96]	@ (80044e4 <HAL_TIM_Base_Start_IT+0x98>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00e      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x58>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800448e:	d009      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x58>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a14      	ldr	r2, [pc, #80]	@ (80044e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d004      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0x58>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a13      	ldr	r2, [pc, #76]	@ (80044ec <HAL_TIM_Base_Start_IT+0xa0>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d111      	bne.n	80044c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 0307 	and.w	r3, r3, #7
 80044ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b06      	cmp	r3, #6
 80044b4:	d010      	beq.n	80044d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f042 0201 	orr.w	r2, r2, #1
 80044c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c6:	e007      	b.n	80044d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0201 	orr.w	r2, r2, #1
 80044d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3714      	adds	r7, #20
 80044de:	46bd      	mov	sp, r7
 80044e0:	bc80      	pop	{r7}
 80044e2:	4770      	bx	lr
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	40000400 	.word	0x40000400
 80044ec:	40000800 	.word	0x40000800

080044f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d020      	beq.n	8004554 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01b      	beq.n	8004554 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f06f 0202 	mvn.w	r2, #2
 8004524:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	f003 0303 	and.w	r3, r3, #3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f8d1 	bl	80046e2 <HAL_TIM_IC_CaptureCallback>
 8004540:	e005      	b.n	800454e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f8c4 	bl	80046d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f8d3 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b00      	cmp	r3, #0
 800455c:	d020      	beq.n	80045a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d01b      	beq.n	80045a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f06f 0204 	mvn.w	r2, #4
 8004570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2202      	movs	r2, #2
 8004576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004582:	2b00      	cmp	r3, #0
 8004584:	d003      	beq.n	800458e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f8ab 	bl	80046e2 <HAL_TIM_IC_CaptureCallback>
 800458c:	e005      	b.n	800459a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f89e 	bl	80046d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f8ad 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d020      	beq.n	80045ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f003 0308 	and.w	r3, r3, #8
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d01b      	beq.n	80045ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0208 	mvn.w	r2, #8
 80045bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2204      	movs	r2, #4
 80045c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f000 f885 	bl	80046e2 <HAL_TIM_IC_CaptureCallback>
 80045d8:	e005      	b.n	80045e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f878 	bl	80046d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 f887 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	f003 0310 	and.w	r3, r3, #16
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d020      	beq.n	8004638 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f003 0310 	and.w	r3, r3, #16
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d01b      	beq.n	8004638 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f06f 0210 	mvn.w	r2, #16
 8004608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2208      	movs	r2, #8
 800460e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800461a:	2b00      	cmp	r3, #0
 800461c:	d003      	beq.n	8004626 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 f85f 	bl	80046e2 <HAL_TIM_IC_CaptureCallback>
 8004624:	e005      	b.n	8004632 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 f852 	bl	80046d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f861 	bl	80046f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00c      	beq.n	800465c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d007      	beq.n	800465c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f06f 0201 	mvn.w	r2, #1
 8004654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f006 f978 	bl	800a94c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00c      	beq.n	8004680 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800466c:	2b00      	cmp	r3, #0
 800466e:	d007      	beq.n	8004680 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f8c3 	bl	8004806 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00c      	beq.n	80046a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004690:	2b00      	cmp	r3, #0
 8004692:	d007      	beq.n	80046a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800469c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f831 	bl	8004706 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	f003 0320 	and.w	r3, r3, #32
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00c      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f003 0320 	and.w	r3, r3, #32
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f06f 0220 	mvn.w	r2, #32
 80046c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 f896 	bl	80047f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046c8:	bf00      	nop
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr

080046e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046e2:	b480      	push	{r7}
 80046e4:	b083      	sub	sp, #12
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046ea:	bf00      	nop
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bc80      	pop	{r7}
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr

08004706 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a2f      	ldr	r2, [pc, #188]	@ (80047e8 <TIM_Base_SetConfig+0xd0>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d00b      	beq.n	8004748 <TIM_Base_SetConfig+0x30>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004736:	d007      	beq.n	8004748 <TIM_Base_SetConfig+0x30>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a2c      	ldr	r2, [pc, #176]	@ (80047ec <TIM_Base_SetConfig+0xd4>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d003      	beq.n	8004748 <TIM_Base_SetConfig+0x30>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a2b      	ldr	r2, [pc, #172]	@ (80047f0 <TIM_Base_SetConfig+0xd8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d108      	bne.n	800475a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a22      	ldr	r2, [pc, #136]	@ (80047e8 <TIM_Base_SetConfig+0xd0>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d00b      	beq.n	800477a <TIM_Base_SetConfig+0x62>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004768:	d007      	beq.n	800477a <TIM_Base_SetConfig+0x62>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a1f      	ldr	r2, [pc, #124]	@ (80047ec <TIM_Base_SetConfig+0xd4>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d003      	beq.n	800477a <TIM_Base_SetConfig+0x62>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a1e      	ldr	r2, [pc, #120]	@ (80047f0 <TIM_Base_SetConfig+0xd8>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d108      	bne.n	800478c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	4313      	orrs	r3, r2
 800478a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	4313      	orrs	r3, r2
 8004798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	4a0d      	ldr	r2, [pc, #52]	@ (80047e8 <TIM_Base_SetConfig+0xd0>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d103      	bne.n	80047c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	f023 0201 	bic.w	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	611a      	str	r2, [r3, #16]
  }
}
 80047de:	bf00      	nop
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr
 80047e8:	40012c00 	.word	0x40012c00
 80047ec:	40000400 	.word	0x40000400
 80047f0:	40000800 	.word	0x40000800

080047f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	bc80      	pop	{r7}
 8004804:	4770      	bx	lr

08004806 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004806:	b480      	push	{r7}
 8004808:	b083      	sub	sp, #12
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800480e:	bf00      	nop
 8004810:	370c      	adds	r7, #12
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr

08004818 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	4638      	mov	r0, r7
 8004822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr

08004832 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004832:	b480      	push	{r7}
 8004834:	b085      	sub	sp, #20
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004842:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004846:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	b29a      	uxth	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr

0800485e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800485e:	b480      	push	{r7}
 8004860:	b085      	sub	sp, #20
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004866:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800486a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	b29b      	uxth	r3, r3
 8004878:	43db      	mvns	r3, r3
 800487a:	b29b      	uxth	r3, r3
 800487c:	4013      	ands	r3, r2
 800487e:	b29a      	uxth	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	bc80      	pop	{r7}
 8004890:	4770      	bx	lr

08004892 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
 800489a:	460b      	mov	r3, r1
 800489c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bc80      	pop	{r7}
 80048a8:	4770      	bx	lr

080048aa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	4638      	mov	r0, r7
 80048b4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	bc80      	pop	{r7}
 80048e2:	4770      	bx	lr

080048e4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b09d      	sub	sp, #116	@ 0x74
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	881b      	ldrh	r3, [r3, #0]
 8004900:	b29b      	uxth	r3, r3
 8004902:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800490a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	78db      	ldrb	r3, [r3, #3]
 8004912:	2b03      	cmp	r3, #3
 8004914:	d81f      	bhi.n	8004956 <USB_ActivateEndpoint+0x72>
 8004916:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <USB_ActivateEndpoint+0x38>)
 8004918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491c:	0800492d 	.word	0x0800492d
 8004920:	08004949 	.word	0x08004949
 8004924:	0800495f 	.word	0x0800495f
 8004928:	0800493b 	.word	0x0800493b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800492c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004930:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004934:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004938:	e012      	b.n	8004960 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800493a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800493e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004942:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004946:	e00b      	b.n	8004960 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004948:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800494c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004950:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004954:	e004      	b.n	8004960 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800495c:	e000      	b.n	8004960 <USB_ActivateEndpoint+0x7c>
      break;
 800495e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	441a      	add	r2, r3
 800496a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800496e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004972:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004976:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800497a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800497e:	b29b      	uxth	r3, r3
 8004980:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	4413      	add	r3, r2
 800498c:	881b      	ldrh	r3, [r3, #0]
 800498e:	b29b      	uxth	r3, r3
 8004990:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004998:	b29b      	uxth	r3, r3
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	7812      	ldrb	r2, [r2, #0]
 800499e:	4313      	orrs	r3, r2
 80049a0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	441a      	add	r2, r3
 80049ae:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80049b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	7b1b      	ldrb	r3, [r3, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f040 8178 	bne.w	8004cc0 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	785b      	ldrb	r3, [r3, #1]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8084 	beq.w	8004ae2 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	61bb      	str	r3, [r7, #24]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	461a      	mov	r2, r3
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	4413      	add	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	011a      	lsls	r2, r3, #4
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049fc:	617b      	str	r3, [r7, #20]
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	88db      	ldrh	r3, [r3, #6]
 8004a02:	085b      	lsrs	r3, r3, #1
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4413      	add	r3, r2
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	827b      	strh	r3, [r7, #18]
 8004a1c:	8a7b      	ldrh	r3, [r7, #18]
 8004a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d01b      	beq.n	8004a5e <USB_ActivateEndpoint+0x17a>
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	4413      	add	r3, r2
 8004a30:	881b      	ldrh	r3, [r3, #0]
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a3c:	823b      	strh	r3, [r7, #16]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	441a      	add	r2, r3
 8004a48:	8a3b      	ldrh	r3, [r7, #16]
 8004a4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a56:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	78db      	ldrb	r3, [r3, #3]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d020      	beq.n	8004aa8 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	4413      	add	r3, r2
 8004a70:	881b      	ldrh	r3, [r3, #0]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a7c:	81bb      	strh	r3, [r7, #12]
 8004a7e:	89bb      	ldrh	r3, [r7, #12]
 8004a80:	f083 0320 	eor.w	r3, r3, #32
 8004a84:	81bb      	strh	r3, [r7, #12]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	441a      	add	r2, r3
 8004a90:	89bb      	ldrh	r3, [r7, #12]
 8004a92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	8013      	strh	r3, [r2, #0]
 8004aa6:	e2d5      	b.n	8005054 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004aba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004abe:	81fb      	strh	r3, [r7, #14]
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	441a      	add	r2, r3
 8004aca:	89fb      	ldrh	r3, [r7, #14]
 8004acc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ad0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ad4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	8013      	strh	r3, [r2, #0]
 8004ae0:	e2b8      	b.n	8005054 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af2:	4413      	add	r3, r2
 8004af4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	011a      	lsls	r2, r3, #4
 8004afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	88db      	ldrh	r3, [r3, #6]
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	005b      	lsls	r3, r3, #1
 8004b10:	b29a      	uxth	r2, r3
 8004b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b14:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	461a      	mov	r2, r3
 8004b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b26:	4413      	add	r3, r2
 8004b28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	011a      	lsls	r2, r3, #4
 8004b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b32:	4413      	add	r3, r2
 8004b34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b44:	b29a      	uxth	r2, r3
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	801a      	strh	r2, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b50:	d91d      	bls.n	8004b8e <USB_ActivateEndpoint+0x2aa>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	095b      	lsrs	r3, r3, #5
 8004b58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	f003 031f 	and.w	r3, r3, #31
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d102      	bne.n	8004b6c <USB_ActivateEndpoint+0x288>
 8004b66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	029b      	lsls	r3, r3, #10
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8a:	801a      	strh	r2, [r3, #0]
 8004b8c:	e026      	b.n	8004bdc <USB_ActivateEndpoint+0x2f8>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d10a      	bne.n	8004bac <USB_ActivateEndpoint+0x2c8>
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	881b      	ldrh	r3, [r3, #0]
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ba0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	801a      	strh	r2, [r3, #0]
 8004baa:	e017      	b.n	8004bdc <USB_ActivateEndpoint+0x2f8>
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	085b      	lsrs	r3, r3, #1
 8004bb2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	f003 0301 	and.w	r3, r3, #1
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d002      	beq.n	8004bc6 <USB_ActivateEndpoint+0x2e2>
 8004bc0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc8:	881b      	ldrh	r3, [r3, #0]
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	029b      	lsls	r3, r3, #10
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	b29a      	uxth	r2, r3
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bda:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004bea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004bec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01b      	beq.n	8004c2c <USB_ActivateEndpoint+0x348>
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	881b      	ldrh	r3, [r3, #0]
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c0a:	843b      	strh	r3, [r7, #32]
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	441a      	add	r2, r3
 8004c16:	8c3b      	ldrh	r3, [r7, #32]
 8004c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d124      	bne.n	8004c7e <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c4a:	83bb      	strh	r3, [r7, #28]
 8004c4c:	8bbb      	ldrh	r3, [r7, #28]
 8004c4e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004c52:	83bb      	strh	r3, [r7, #28]
 8004c54:	8bbb      	ldrh	r3, [r7, #28]
 8004c56:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c5a:	83bb      	strh	r3, [r7, #28]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	441a      	add	r2, r3
 8004c66:	8bbb      	ldrh	r3, [r7, #28]
 8004c68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004c6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004c70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	8013      	strh	r3, [r2, #0]
 8004c7c:	e1ea      	b.n	8005054 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c94:	83fb      	strh	r3, [r7, #30]
 8004c96:	8bfb      	ldrh	r3, [r7, #30]
 8004c98:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004c9c:	83fb      	strh	r3, [r7, #30]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	441a      	add	r2, r3
 8004ca8:	8bfb      	ldrh	r3, [r7, #30]
 8004caa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	8013      	strh	r3, [r2, #0]
 8004cbe:	e1c9      	b.n	8005054 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	78db      	ldrb	r3, [r3, #3]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d11e      	bne.n	8004d06 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	781b      	ldrb	r3, [r3, #0]
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	881b      	ldrh	r3, [r3, #0]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cde:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	441a      	add	r2, r3
 8004cec:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004cf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cf8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	8013      	strh	r3, [r2, #0]
 8004d04:	e01d      	b.n	8004d42 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004d18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d1c:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	441a      	add	r2, r3
 8004d2a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004d2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	461a      	mov	r2, r3
 8004d50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d52:	4413      	add	r3, r2
 8004d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	011a      	lsls	r2, r3, #4
 8004d5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d5e:	4413      	add	r3, r2
 8004d60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	891b      	ldrh	r3, [r3, #8]
 8004d6a:	085b      	lsrs	r3, r3, #1
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	b29a      	uxth	r2, r3
 8004d72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d74:	801a      	strh	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	461a      	mov	r2, r3
 8004d84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d86:	4413      	add	r3, r2
 8004d88:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	011a      	lsls	r2, r3, #4
 8004d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d92:	4413      	add	r3, r2
 8004d94:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004d98:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	895b      	ldrh	r3, [r3, #10]
 8004d9e:	085b      	lsrs	r3, r3, #1
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	005b      	lsls	r3, r3, #1
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004da8:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	785b      	ldrb	r3, [r3, #1]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	f040 8093 	bne.w	8004eda <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	881b      	ldrh	r3, [r3, #0]
 8004dc0:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8004dc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004dc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d01b      	beq.n	8004e08 <USB_ActivateEndpoint+0x524>
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	4413      	add	r3, r2
 8004dda:	881b      	ldrh	r3, [r3, #0]
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004de6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	441a      	add	r2, r3
 8004df2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dfc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	881b      	ldrh	r3, [r3, #0]
 8004e14:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8004e16:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d01b      	beq.n	8004e58 <USB_ActivateEndpoint+0x574>
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	881b      	ldrh	r3, [r3, #0]
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e36:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	441a      	add	r2, r3
 8004e42:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004e44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	881b      	ldrh	r3, [r3, #0]
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e6e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004e70:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004e72:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004e76:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004e78:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004e7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004e7e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	441a      	add	r2, r3
 8004e8a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	881b      	ldrh	r3, [r3, #0]
 8004eac:	b29b      	uxth	r3, r3
 8004eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eb6:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	441a      	add	r2, r3
 8004ec2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004ec4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ec8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ecc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	8013      	strh	r3, [r2, #0]
 8004ed8:	e0bc      	b.n	8005054 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004eea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d01d      	beq.n	8004f32 <USB_ActivateEndpoint+0x64e>
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f0c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	781b      	ldrb	r3, [r3, #0]
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	441a      	add	r2, r3
 8004f1a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004f1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	4413      	add	r3, r2
 8004f3c:	881b      	ldrh	r3, [r3, #0]
 8004f3e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004f42:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d01d      	beq.n	8004f8a <USB_ActivateEndpoint+0x6a6>
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4413      	add	r3, r2
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f64:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	781b      	ldrb	r3, [r3, #0]
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	441a      	add	r2, r3
 8004f72:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f82:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	78db      	ldrb	r3, [r3, #3]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d024      	beq.n	8004fdc <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	4413      	add	r3, r2
 8004f9c:	881b      	ldrh	r3, [r3, #0]
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fa8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004fac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004fb0:	f083 0320 	eor.w	r3, r3, #32
 8004fb4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	441a      	add	r2, r3
 8004fc2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004fc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	8013      	strh	r3, [r2, #0]
 8004fda:	e01d      	b.n	8005018 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	4413      	add	r3, r2
 8004fe6:	881b      	ldrh	r3, [r3, #0]
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004fee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ff2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	441a      	add	r2, r3
 8005000:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005004:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005008:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800500c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005014:	b29b      	uxth	r3, r3
 8005016:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	b29b      	uxth	r3, r3
 8005026:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800502a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800502e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	441a      	add	r2, r3
 800503c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005040:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005044:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005048:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800504c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005050:	b29b      	uxth	r3, r3
 8005052:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005054:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005058:	4618      	mov	r0, r3
 800505a:	3774      	adds	r7, #116	@ 0x74
 800505c:	46bd      	mov	sp, r7
 800505e:	bc80      	pop	{r7}
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop

08005064 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005064:	b480      	push	{r7}
 8005066:	b08d      	sub	sp, #52	@ 0x34
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	7b1b      	ldrb	r3, [r3, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	f040 808e 	bne.w	8005194 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	785b      	ldrb	r3, [r3, #1]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d044      	beq.n	800510a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	881b      	ldrh	r3, [r3, #0]
 800508c:	81bb      	strh	r3, [r7, #12]
 800508e:	89bb      	ldrh	r3, [r7, #12]
 8005090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	d01b      	beq.n	80050d0 <USB_DeactivateEndpoint+0x6c>
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4413      	add	r3, r2
 80050a2:	881b      	ldrh	r3, [r3, #0]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ae:	817b      	strh	r3, [r7, #10]
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	441a      	add	r2, r3
 80050ba:	897b      	ldrh	r3, [r7, #10]
 80050bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4413      	add	r3, r2
 80050da:	881b      	ldrh	r3, [r3, #0]
 80050dc:	b29b      	uxth	r3, r3
 80050de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050e6:	813b      	strh	r3, [r7, #8]
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	441a      	add	r2, r3
 80050f2:	893b      	ldrh	r3, [r7, #8]
 80050f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005104:	b29b      	uxth	r3, r3
 8005106:	8013      	strh	r3, [r2, #0]
 8005108:	e192      	b.n	8005430 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	4413      	add	r3, r2
 8005114:	881b      	ldrh	r3, [r3, #0]
 8005116:	827b      	strh	r3, [r7, #18]
 8005118:	8a7b      	ldrh	r3, [r7, #18]
 800511a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d01b      	beq.n	800515a <USB_DeactivateEndpoint+0xf6>
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	881b      	ldrh	r3, [r3, #0]
 800512e:	b29b      	uxth	r3, r3
 8005130:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005138:	823b      	strh	r3, [r7, #16]
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	441a      	add	r2, r3
 8005144:	8a3b      	ldrh	r3, [r7, #16]
 8005146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800514a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800514e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005156:	b29b      	uxth	r3, r3
 8005158:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	881b      	ldrh	r3, [r3, #0]
 8005166:	b29b      	uxth	r3, r3
 8005168:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800516c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005170:	81fb      	strh	r3, [r7, #14]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	441a      	add	r2, r3
 800517c:	89fb      	ldrh	r3, [r7, #14]
 800517e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005182:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005186:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800518a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800518e:	b29b      	uxth	r3, r3
 8005190:	8013      	strh	r3, [r2, #0]
 8005192:	e14d      	b.n	8005430 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	785b      	ldrb	r3, [r3, #1]
 8005198:	2b00      	cmp	r3, #0
 800519a:	f040 80a5 	bne.w	80052e8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	881b      	ldrh	r3, [r3, #0]
 80051aa:	843b      	strh	r3, [r7, #32]
 80051ac:	8c3b      	ldrh	r3, [r7, #32]
 80051ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d01b      	beq.n	80051ee <USB_DeactivateEndpoint+0x18a>
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	781b      	ldrb	r3, [r3, #0]
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	4413      	add	r3, r2
 80051c0:	881b      	ldrh	r3, [r3, #0]
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051cc:	83fb      	strh	r3, [r7, #30]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	441a      	add	r2, r3
 80051d8:	8bfb      	ldrh	r3, [r7, #30]
 80051da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80051e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	881b      	ldrh	r3, [r3, #0]
 80051fa:	83bb      	strh	r3, [r7, #28]
 80051fc:	8bbb      	ldrh	r3, [r7, #28]
 80051fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01b      	beq.n	800523e <USB_DeactivateEndpoint+0x1da>
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	4413      	add	r3, r2
 8005210:	881b      	ldrh	r3, [r3, #0]
 8005212:	b29b      	uxth	r3, r3
 8005214:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005218:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800521c:	837b      	strh	r3, [r7, #26]
 800521e:	687a      	ldr	r2, [r7, #4]
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	781b      	ldrb	r3, [r3, #0]
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	441a      	add	r2, r3
 8005228:	8b7b      	ldrh	r3, [r7, #26]
 800522a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800522e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005232:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005236:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800523a:	b29b      	uxth	r3, r3
 800523c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	881b      	ldrh	r3, [r3, #0]
 800524a:	b29b      	uxth	r3, r3
 800524c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005254:	833b      	strh	r3, [r7, #24]
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	441a      	add	r2, r3
 8005260:	8b3b      	ldrh	r3, [r7, #24]
 8005262:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005266:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800526a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800526e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005272:	b29b      	uxth	r3, r3
 8005274:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	881b      	ldrh	r3, [r3, #0]
 8005282:	b29b      	uxth	r3, r3
 8005284:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005288:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800528c:	82fb      	strh	r3, [r7, #22]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	441a      	add	r2, r3
 8005298:	8afb      	ldrh	r3, [r7, #22]
 800529a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800529e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	4413      	add	r3, r2
 80052b8:	881b      	ldrh	r3, [r3, #0]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052c4:	82bb      	strh	r3, [r7, #20]
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	441a      	add	r2, r3
 80052d0:	8abb      	ldrh	r3, [r7, #20]
 80052d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	8013      	strh	r3, [r2, #0]
 80052e6:	e0a3      	b.n	8005430 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	881b      	ldrh	r3, [r3, #0]
 80052f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80052f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80052f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d01b      	beq.n	8005338 <USB_DeactivateEndpoint+0x2d4>
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	b29b      	uxth	r3, r3
 800530e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005312:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005316:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	781b      	ldrb	r3, [r3, #0]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	441a      	add	r2, r3
 8005322:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800532c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005334:	b29b      	uxth	r3, r3
 8005336:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4413      	add	r3, r2
 8005342:	881b      	ldrh	r3, [r3, #0]
 8005344:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005346:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534c:	2b00      	cmp	r3, #0
 800534e:	d01b      	beq.n	8005388 <USB_DeactivateEndpoint+0x324>
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	4413      	add	r3, r2
 800535a:	881b      	ldrh	r3, [r3, #0]
 800535c:	b29b      	uxth	r3, r3
 800535e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005366:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	441a      	add	r2, r3
 8005372:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005374:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005378:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800537c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005380:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005384:	b29b      	uxth	r3, r3
 8005386:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	881b      	ldrh	r3, [r3, #0]
 8005394:	b29b      	uxth	r3, r3
 8005396:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800539a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800539e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	441a      	add	r2, r3
 80053aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80053ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80053b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053bc:	b29b      	uxth	r3, r3
 80053be:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	881b      	ldrh	r3, [r3, #0]
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	781b      	ldrb	r3, [r3, #0]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	441a      	add	r2, r3
 80053e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80053e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	4413      	add	r3, r2
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	b29b      	uxth	r3, r3
 8005406:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800540a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800540e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	441a      	add	r2, r3
 800541a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800541c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005420:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005424:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800542c:	b29b      	uxth	r3, r3
 800542e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005430:	2300      	movs	r3, #0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3734      	adds	r7, #52	@ 0x34
 8005436:	46bd      	mov	sp, r7
 8005438:	bc80      	pop	{r7}
 800543a:	4770      	bx	lr

0800543c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b0c2      	sub	sp, #264	@ 0x108
 8005440:	af00      	add	r7, sp, #0
 8005442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005446:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800544a:	6018      	str	r0, [r3, #0]
 800544c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005450:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005454:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005456:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800545a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	785b      	ldrb	r3, [r3, #1]
 8005462:	2b01      	cmp	r3, #1
 8005464:	f040 86b7 	bne.w	80061d6 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800546c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699a      	ldr	r2, [r3, #24]
 8005474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	429a      	cmp	r2, r3
 8005482:	d908      	bls.n	8005496 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005488:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005494:	e007      	b.n	80054a6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800549a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80054a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	7b1b      	ldrb	r3, [r3, #12]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d13a      	bne.n	800552c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80054b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6959      	ldr	r1, [r3, #20]
 80054c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	88da      	ldrh	r2, [r3, #6]
 80054ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80054d8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80054dc:	6800      	ldr	r0, [r0, #0]
 80054de:	f001 fc9c 	bl	8006e1a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80054e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	613b      	str	r3, [r7, #16]
 80054ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	461a      	mov	r2, r3
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	4413      	add	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
 8005506:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800550a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	011a      	lsls	r2, r3, #4
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	4413      	add	r3, r2
 8005518:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800551c:	60fb      	str	r3, [r7, #12]
 800551e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	801a      	strh	r2, [r3, #0]
 8005528:	f000 be1f 	b.w	800616a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800552c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005530:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	78db      	ldrb	r3, [r3, #3]
 8005538:	2b02      	cmp	r3, #2
 800553a:	f040 8462 	bne.w	8005e02 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800553e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6a1a      	ldr	r2, [r3, #32]
 800554a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800554e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	691b      	ldr	r3, [r3, #16]
 8005556:	429a      	cmp	r2, r3
 8005558:	f240 83df 	bls.w	8005d1a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800555c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005560:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800556a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4413      	add	r3, r2
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	b29b      	uxth	r3, r3
 800557a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800557e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005582:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8005586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800558a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005594:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	441a      	add	r2, r3
 80055a0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80055a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055ac:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80055b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80055b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	6a1a      	ldr	r2, [r3, #32]
 80055c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055c8:	1ad2      	subs	r2, r2, r3
 80055ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80055d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4413      	add	r3, r2
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 81c7 	beq.w	800598c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80055fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005602:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	633b      	str	r3, [r7, #48]	@ 0x30
 800560a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800560e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	785b      	ldrb	r3, [r3, #1]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d177      	bne.n	800570a <USB_EPStartXfer+0x2ce>
 800561a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800561e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005626:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800562a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005634:	b29b      	uxth	r3, r3
 8005636:	461a      	mov	r2, r3
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	4413      	add	r3, r2
 800563c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800563e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005642:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	011a      	lsls	r2, r3, #4
 800564c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564e:	4413      	add	r3, r2
 8005650:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005654:	627b      	str	r3, [r7, #36]	@ 0x24
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	b29b      	uxth	r3, r3
 800565c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005660:	b29a      	uxth	r2, r3
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	801a      	strh	r2, [r3, #0]
 8005666:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800566a:	2b3e      	cmp	r3, #62	@ 0x3e
 800566c:	d921      	bls.n	80056b2 <USB_EPStartXfer+0x276>
 800566e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005672:	095b      	lsrs	r3, r3, #5
 8005674:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800567c:	f003 031f 	and.w	r3, r3, #31
 8005680:	2b00      	cmp	r3, #0
 8005682:	d104      	bne.n	800568e <USB_EPStartXfer+0x252>
 8005684:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005688:	3b01      	subs	r3, #1
 800568a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800568e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	b29a      	uxth	r2, r3
 8005694:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005698:	b29b      	uxth	r3, r3
 800569a:	029b      	lsls	r3, r3, #10
 800569c:	b29b      	uxth	r3, r3
 800569e:	4313      	orrs	r3, r2
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ae:	801a      	strh	r2, [r3, #0]
 80056b0:	e050      	b.n	8005754 <USB_EPStartXfer+0x318>
 80056b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10a      	bne.n	80056d0 <USB_EPStartXfer+0x294>
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	881b      	ldrh	r3, [r3, #0]
 80056be:	b29b      	uxth	r3, r3
 80056c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056cc:	801a      	strh	r2, [r3, #0]
 80056ce:	e041      	b.n	8005754 <USB_EPStartXfer+0x318>
 80056d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056d4:	085b      	lsrs	r3, r3, #1
 80056d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80056da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d004      	beq.n	80056f0 <USB_EPStartXfer+0x2b4>
 80056e6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80056ea:	3301      	adds	r3, #1
 80056ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80056f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f2:	881b      	ldrh	r3, [r3, #0]
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	029b      	lsls	r3, r3, #10
 80056fe:	b29b      	uxth	r3, r3
 8005700:	4313      	orrs	r3, r2
 8005702:	b29a      	uxth	r2, r3
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	801a      	strh	r2, [r3, #0]
 8005708:	e024      	b.n	8005754 <USB_EPStartXfer+0x318>
 800570a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	785b      	ldrb	r3, [r3, #1]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d11c      	bne.n	8005754 <USB_EPStartXfer+0x318>
 800571a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800571e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005728:	b29b      	uxth	r3, r3
 800572a:	461a      	mov	r2, r3
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	4413      	add	r3, r2
 8005730:	633b      	str	r3, [r7, #48]	@ 0x30
 8005732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005736:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	011a      	lsls	r2, r3, #4
 8005740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005742:	4413      	add	r3, r2
 8005744:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005748:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800574a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800574e:	b29a      	uxth	r2, r3
 8005750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005752:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	895b      	ldrh	r3, [r3, #10]
 8005760:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	6959      	ldr	r1, [r3, #20]
 8005770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005774:	b29b      	uxth	r3, r3
 8005776:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800577a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800577e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005782:	6800      	ldr	r0, [r0, #0]
 8005784:	f001 fb49 	bl	8006e1a <USB_WritePMA>
            ep->xfer_buff += len;
 8005788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800578c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005798:	441a      	add	r2, r3
 800579a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800579e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80057a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6a1a      	ldr	r2, [r3, #32]
 80057b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	691b      	ldr	r3, [r3, #16]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d90f      	bls.n	80057e2 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80057c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6a1a      	ldr	r2, [r3, #32]
 80057ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d2:	1ad2      	subs	r2, r2, r3
 80057d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	621a      	str	r2, [r3, #32]
 80057e0:	e00e      	b.n	8005800 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80057e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80057f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2200      	movs	r2, #0
 80057fe:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005800:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005804:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	785b      	ldrb	r3, [r3, #1]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d177      	bne.n	8005900 <USB_EPStartXfer+0x4c4>
 8005810:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005814:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	61bb      	str	r3, [r7, #24]
 800581c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005820:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800582a:	b29b      	uxth	r3, r3
 800582c:	461a      	mov	r2, r3
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	4413      	add	r3, r2
 8005832:	61bb      	str	r3, [r7, #24]
 8005834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	011a      	lsls	r2, r3, #4
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	4413      	add	r3, r2
 8005846:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800584a:	617b      	str	r3, [r7, #20]
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	881b      	ldrh	r3, [r3, #0]
 8005850:	b29b      	uxth	r3, r3
 8005852:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005856:	b29a      	uxth	r2, r3
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	801a      	strh	r2, [r3, #0]
 800585c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005860:	2b3e      	cmp	r3, #62	@ 0x3e
 8005862:	d921      	bls.n	80058a8 <USB_EPStartXfer+0x46c>
 8005864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800586e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005872:	f003 031f 	and.w	r3, r3, #31
 8005876:	2b00      	cmp	r3, #0
 8005878:	d104      	bne.n	8005884 <USB_EPStartXfer+0x448>
 800587a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800587e:	3b01      	subs	r3, #1
 8005880:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	881b      	ldrh	r3, [r3, #0]
 8005888:	b29a      	uxth	r2, r3
 800588a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800588e:	b29b      	uxth	r3, r3
 8005890:	029b      	lsls	r3, r3, #10
 8005892:	b29b      	uxth	r3, r3
 8005894:	4313      	orrs	r3, r2
 8005896:	b29b      	uxth	r3, r3
 8005898:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800589c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	801a      	strh	r2, [r3, #0]
 80058a6:	e056      	b.n	8005956 <USB_EPStartXfer+0x51a>
 80058a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10a      	bne.n	80058c6 <USB_EPStartXfer+0x48a>
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	881b      	ldrh	r3, [r3, #0]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058be:	b29a      	uxth	r2, r3
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	801a      	strh	r2, [r3, #0]
 80058c4:	e047      	b.n	8005956 <USB_EPStartXfer+0x51a>
 80058c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ca:	085b      	lsrs	r3, r3, #1
 80058cc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80058d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d004      	beq.n	80058e6 <USB_EPStartXfer+0x4aa>
 80058dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e0:	3301      	adds	r3, #1
 80058e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	881b      	ldrh	r3, [r3, #0]
 80058ea:	b29a      	uxth	r2, r3
 80058ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	029b      	lsls	r3, r3, #10
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	4313      	orrs	r3, r2
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	801a      	strh	r2, [r3, #0]
 80058fe:	e02a      	b.n	8005956 <USB_EPStartXfer+0x51a>
 8005900:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005904:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	785b      	ldrb	r3, [r3, #1]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d122      	bne.n	8005956 <USB_EPStartXfer+0x51a>
 8005910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005914:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	623b      	str	r3, [r7, #32]
 800591c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005920:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800592a:	b29b      	uxth	r3, r3
 800592c:	461a      	mov	r2, r3
 800592e:	6a3b      	ldr	r3, [r7, #32]
 8005930:	4413      	add	r3, r2
 8005932:	623b      	str	r3, [r7, #32]
 8005934:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005938:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	011a      	lsls	r2, r3, #4
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	4413      	add	r3, r2
 8005946:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800594a:	61fb      	str	r3, [r7, #28]
 800594c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005950:	b29a      	uxth	r2, r3
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800595a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	891b      	ldrh	r3, [r3, #8]
 8005962:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005966:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6959      	ldr	r1, [r3, #20]
 8005972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005976:	b29b      	uxth	r3, r3
 8005978:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800597c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005980:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005984:	6800      	ldr	r0, [r0, #0]
 8005986:	f001 fa48 	bl	8006e1a <USB_WritePMA>
 800598a:	e3ee      	b.n	800616a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800598c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005990:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	785b      	ldrb	r3, [r3, #1]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d177      	bne.n	8005a8c <USB_EPStartXfer+0x650>
 800599c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	461a      	mov	r2, r3
 80059ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059bc:	4413      	add	r3, r2
 80059be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	011a      	lsls	r2, r3, #4
 80059ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059d0:	4413      	add	r3, r2
 80059d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059da:	881b      	ldrh	r3, [r3, #0]
 80059dc:	b29b      	uxth	r3, r3
 80059de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059e6:	801a      	strh	r2, [r3, #0]
 80059e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80059ee:	d921      	bls.n	8005a34 <USB_EPStartXfer+0x5f8>
 80059f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059f4:	095b      	lsrs	r3, r3, #5
 80059f6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80059fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059fe:	f003 031f 	and.w	r3, r3, #31
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d104      	bne.n	8005a10 <USB_EPStartXfer+0x5d4>
 8005a06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a0a:	3b01      	subs	r3, #1
 8005a0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a12:	881b      	ldrh	r3, [r3, #0]
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	029b      	lsls	r3, r3, #10
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	4313      	orrs	r3, r2
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a30:	801a      	strh	r2, [r3, #0]
 8005a32:	e056      	b.n	8005ae2 <USB_EPStartXfer+0x6a6>
 8005a34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10a      	bne.n	8005a52 <USB_EPStartXfer+0x616>
 8005a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a4e:	801a      	strh	r2, [r3, #0]
 8005a50:	e047      	b.n	8005ae2 <USB_EPStartXfer+0x6a6>
 8005a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d004      	beq.n	8005a72 <USB_EPStartXfer+0x636>
 8005a68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005a72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a74:	881b      	ldrh	r3, [r3, #0]
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	029b      	lsls	r3, r3, #10
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	4313      	orrs	r3, r2
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a88:	801a      	strh	r2, [r3, #0]
 8005a8a:	e02a      	b.n	8005ae2 <USB_EPStartXfer+0x6a6>
 8005a8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	785b      	ldrb	r3, [r3, #1]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d122      	bne.n	8005ae2 <USB_EPStartXfer+0x6a6>
 8005a9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aa0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005aa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005abc:	4413      	add	r3, r2
 8005abe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ac4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	011a      	lsls	r2, r3, #4
 8005ace:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ad0:	4413      	add	r3, r2
 8005ad2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ae0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005ae2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	891b      	ldrh	r3, [r3, #8]
 8005aee:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005af2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	6959      	ldr	r1, [r3, #20]
 8005afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005b08:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005b0c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005b10:	6800      	ldr	r0, [r0, #0]
 8005b12:	f001 f982 	bl	8006e1a <USB_WritePMA>
            ep->xfer_buff += len;
 8005b16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695a      	ldr	r2, [r3, #20]
 8005b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b26:	441a      	add	r2, r3
 8005b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005b34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6a1a      	ldr	r2, [r3, #32]
 8005b40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d90f      	bls.n	8005b70 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005b50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6a1a      	ldr	r2, [r3, #32]
 8005b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b60:	1ad2      	subs	r2, r2, r3
 8005b62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	621a      	str	r2, [r3, #32]
 8005b6e:	e00e      	b.n	8005b8e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005b70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	6a1b      	ldr	r3, [r3, #32]
 8005b7c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005b80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005b8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	785b      	ldrb	r3, [r3, #1]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d177      	bne.n	8005c9a <USB_EPStartXfer+0x85e>
 8005baa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	4413      	add	r3, r2
 8005bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	011a      	lsls	r2, r3, #4
 8005bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bde:	4413      	add	r3, r2
 8005be0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bf4:	801a      	strh	r2, [r3, #0]
 8005bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bfc:	d921      	bls.n	8005c42 <USB_EPStartXfer+0x806>
 8005bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d104      	bne.n	8005c1e <USB_EPStartXfer+0x7e2>
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c20:	881b      	ldrh	r3, [r3, #0]
 8005c22:	b29a      	uxth	r2, r3
 8005c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	029b      	lsls	r3, r3, #10
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3e:	801a      	strh	r2, [r3, #0]
 8005c40:	e050      	b.n	8005ce4 <USB_EPStartXfer+0x8a8>
 8005c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10a      	bne.n	8005c60 <USB_EPStartXfer+0x824>
 8005c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c4c:	881b      	ldrh	r3, [r3, #0]
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5c:	801a      	strh	r2, [r3, #0]
 8005c5e:	e041      	b.n	8005ce4 <USB_EPStartXfer+0x8a8>
 8005c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c64:	085b      	lsrs	r3, r3, #1
 8005c66:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005c6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d004      	beq.n	8005c80 <USB_EPStartXfer+0x844>
 8005c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	029b      	lsls	r3, r3, #10
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	4313      	orrs	r3, r2
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c96:	801a      	strh	r2, [r3, #0]
 8005c98:	e024      	b.n	8005ce4 <USB_EPStartXfer+0x8a8>
 8005c9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d11c      	bne.n	8005ce4 <USB_EPStartXfer+0x8a8>
 8005caa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	461a      	mov	r2, r3
 8005cbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cbe:	4413      	add	r3, r2
 8005cc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	781b      	ldrb	r3, [r3, #0]
 8005cce:	011a      	lsls	r2, r3, #4
 8005cd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cd2:	4413      	add	r3, r2
 8005cd4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005ce4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	895b      	ldrh	r3, [r3, #10]
 8005cf0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6959      	ldr	r1, [r3, #20]
 8005d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005d0a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005d0e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005d12:	6800      	ldr	r0, [r0, #0]
 8005d14:	f001 f881 	bl	8006e1a <USB_WritePMA>
 8005d18:	e227      	b.n	800616a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005d1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d1e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8005d2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	781b      	ldrb	r3, [r3, #0]
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005d4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d50:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005d54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d58:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	441a      	add	r2, r3
 8005d6e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005d72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005d86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	461a      	mov	r2, r3
 8005da4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005da6:	4413      	add	r3, r2
 8005da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005daa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	011a      	lsls	r2, r3, #4
 8005db8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dba:	4413      	add	r3, r2
 8005dbc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005dc0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005dc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005dca:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	891b      	ldrh	r3, [r3, #8]
 8005dd8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005ddc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6959      	ldr	r1, [r3, #20]
 8005de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005df2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005df6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005dfa:	6800      	ldr	r0, [r0, #0]
 8005dfc:	f001 f80d 	bl	8006e1a <USB_WritePMA>
 8005e00:	e1b3      	b.n	800616a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6a1a      	ldr	r2, [r3, #32]
 8005e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e12:	1ad2      	subs	r2, r2, r3
 8005e14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 80c6 	beq.w	8005fd4 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	785b      	ldrb	r3, [r3, #1]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d177      	bne.n	8005f54 <USB_EPStartXfer+0xb18>
 8005e64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	461a      	mov	r2, r3
 8005e82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e84:	4413      	add	r3, r2
 8005e86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	011a      	lsls	r2, r3, #4
 8005e96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e98:	4413      	add	r3, r2
 8005e9a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005e9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ea0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ea2:	881b      	ldrh	r3, [r3, #0]
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eae:	801a      	strh	r2, [r3, #0]
 8005eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005eb6:	d921      	bls.n	8005efc <USB_EPStartXfer+0xac0>
 8005eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ebc:	095b      	lsrs	r3, r3, #5
 8005ebe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ec6:	f003 031f 	and.w	r3, r3, #31
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d104      	bne.n	8005ed8 <USB_EPStartXfer+0xa9c>
 8005ece:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005ed8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	029b      	lsls	r3, r3, #10
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ef0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ef8:	801a      	strh	r2, [r3, #0]
 8005efa:	e050      	b.n	8005f9e <USB_EPStartXfer+0xb62>
 8005efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d10a      	bne.n	8005f1a <USB_EPStartXfer+0xade>
 8005f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f16:	801a      	strh	r2, [r3, #0]
 8005f18:	e041      	b.n	8005f9e <USB_EPStartXfer+0xb62>
 8005f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f1e:	085b      	lsrs	r3, r3, #1
 8005f20:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d004      	beq.n	8005f3a <USB_EPStartXfer+0xafe>
 8005f30:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005f34:	3301      	adds	r3, #1
 8005f36:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005f3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f3c:	881b      	ldrh	r3, [r3, #0]
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	029b      	lsls	r3, r3, #10
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f50:	801a      	strh	r2, [r3, #0]
 8005f52:	e024      	b.n	8005f9e <USB_EPStartXfer+0xb62>
 8005f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	785b      	ldrb	r3, [r3, #1]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d11c      	bne.n	8005f9e <USB_EPStartXfer+0xb62>
 8005f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f68:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	461a      	mov	r2, r3
 8005f76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f78:	4413      	add	r3, r2
 8005f7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	011a      	lsls	r2, r3, #4
 8005f8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f8c:	4413      	add	r3, r2
 8005f8e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005f92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f98:	b29a      	uxth	r2, r3
 8005f9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f9c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	895b      	ldrh	r3, [r3, #10]
 8005faa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6959      	ldr	r1, [r3, #20]
 8005fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005fc4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005fc8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005fcc:	6800      	ldr	r0, [r0, #0]
 8005fce:	f000 ff24 	bl	8006e1a <USB_WritePMA>
 8005fd2:	e0ca      	b.n	800616a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005fd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	785b      	ldrb	r3, [r3, #1]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d177      	bne.n	80060d4 <USB_EPStartXfer+0xc98>
 8005fe4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ff4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	461a      	mov	r2, r3
 8006002:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006004:	4413      	add	r3, r2
 8006006:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800600c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	011a      	lsls	r2, r3, #4
 8006016:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006018:	4413      	add	r3, r2
 800601a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800601e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006020:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	b29b      	uxth	r3, r3
 8006026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800602a:	b29a      	uxth	r2, r3
 800602c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800602e:	801a      	strh	r2, [r3, #0]
 8006030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006034:	2b3e      	cmp	r3, #62	@ 0x3e
 8006036:	d921      	bls.n	800607c <USB_EPStartXfer+0xc40>
 8006038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800603c:	095b      	lsrs	r3, r3, #5
 800603e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006046:	f003 031f 	and.w	r3, r3, #31
 800604a:	2b00      	cmp	r3, #0
 800604c:	d104      	bne.n	8006058 <USB_EPStartXfer+0xc1c>
 800604e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006052:	3b01      	subs	r3, #1
 8006054:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006058:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800605a:	881b      	ldrh	r3, [r3, #0]
 800605c:	b29a      	uxth	r2, r3
 800605e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006062:	b29b      	uxth	r3, r3
 8006064:	029b      	lsls	r3, r3, #10
 8006066:	b29b      	uxth	r3, r3
 8006068:	4313      	orrs	r3, r2
 800606a:	b29b      	uxth	r3, r3
 800606c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006070:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006074:	b29a      	uxth	r2, r3
 8006076:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006078:	801a      	strh	r2, [r3, #0]
 800607a:	e05c      	b.n	8006136 <USB_EPStartXfer+0xcfa>
 800607c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006080:	2b00      	cmp	r3, #0
 8006082:	d10a      	bne.n	800609a <USB_EPStartXfer+0xc5e>
 8006084:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006086:	881b      	ldrh	r3, [r3, #0]
 8006088:	b29b      	uxth	r3, r3
 800608a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800608e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006092:	b29a      	uxth	r2, r3
 8006094:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006096:	801a      	strh	r2, [r3, #0]
 8006098:	e04d      	b.n	8006136 <USB_EPStartXfer+0xcfa>
 800609a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800609e:	085b      	lsrs	r3, r3, #1
 80060a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80060a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060a8:	f003 0301 	and.w	r3, r3, #1
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d004      	beq.n	80060ba <USB_EPStartXfer+0xc7e>
 80060b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80060b4:	3301      	adds	r3, #1
 80060b6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80060ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060bc:	881b      	ldrh	r3, [r3, #0]
 80060be:	b29a      	uxth	r2, r3
 80060c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	029b      	lsls	r3, r3, #10
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	4313      	orrs	r3, r2
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060d0:	801a      	strh	r2, [r3, #0]
 80060d2:	e030      	b.n	8006136 <USB_EPStartXfer+0xcfa>
 80060d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	785b      	ldrb	r3, [r3, #1]
 80060e0:	2b01      	cmp	r3, #1
 80060e2:	d128      	bne.n	8006136 <USB_EPStartXfer+0xcfa>
 80060e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80060f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006100:	b29b      	uxth	r3, r3
 8006102:	461a      	mov	r2, r3
 8006104:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006108:	4413      	add	r3, r2
 800610a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800610e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006112:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	011a      	lsls	r2, r3, #4
 800611c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006120:	4413      	add	r3, r2
 8006122:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006126:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800612a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800612e:	b29a      	uxth	r2, r3
 8006130:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006134:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	891b      	ldrh	r3, [r3, #8]
 8006142:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006146:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6959      	ldr	r1, [r3, #20]
 8006152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006156:	b29b      	uxth	r3, r3
 8006158:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800615c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006160:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006164:	6800      	ldr	r0, [r0, #0]
 8006166:	f000 fe58 	bl	8006e1a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800616a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800616e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006178:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	881b      	ldrh	r3, [r3, #0]
 8006186:	b29b      	uxth	r3, r3
 8006188:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800618c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006190:	817b      	strh	r3, [r7, #10]
 8006192:	897b      	ldrh	r3, [r7, #10]
 8006194:	f083 0310 	eor.w	r3, r3, #16
 8006198:	817b      	strh	r3, [r7, #10]
 800619a:	897b      	ldrh	r3, [r7, #10]
 800619c:	f083 0320 	eor.w	r3, r3, #32
 80061a0:	817b      	strh	r3, [r7, #10]
 80061a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	009b      	lsls	r3, r3, #2
 80061ba:	441a      	add	r2, r3
 80061bc:	897b      	ldrh	r3, [r7, #10]
 80061be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061ce:	b29b      	uxth	r3, r3
 80061d0:	8013      	strh	r3, [r2, #0]
 80061d2:	f000 bcde 	b.w	8006b92 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80061d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	7b1b      	ldrb	r3, [r3, #12]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f040 80bb 	bne.w	800635e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80061e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	699a      	ldr	r2, [r3, #24]
 80061f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	429a      	cmp	r2, r3
 8006202:	d917      	bls.n	8006234 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	699a      	ldr	r2, [r3, #24]
 8006220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006224:	1ad2      	subs	r2, r2, r3
 8006226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800622a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	619a      	str	r2, [r3, #24]
 8006232:	e00e      	b.n	8006252 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006238:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	699b      	ldr	r3, [r3, #24]
 8006240:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006248:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2200      	movs	r2, #0
 8006250:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006252:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006256:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006260:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006264:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800626e:	b29b      	uxth	r3, r3
 8006270:	461a      	mov	r2, r3
 8006272:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006276:	4413      	add	r3, r2
 8006278:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800627c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006280:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	011a      	lsls	r2, r3, #4
 800628a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800628e:	4413      	add	r3, r2
 8006290:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006294:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006298:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	b29b      	uxth	r3, r3
 80062a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062aa:	801a      	strh	r2, [r3, #0]
 80062ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80062b2:	d924      	bls.n	80062fe <USB_EPStartXfer+0xec2>
 80062b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b8:	095b      	lsrs	r3, r3, #5
 80062ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062c2:	f003 031f 	and.w	r3, r3, #31
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d104      	bne.n	80062d4 <USB_EPStartXfer+0xe98>
 80062ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80062ce:	3b01      	subs	r3, #1
 80062d0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062d8:	881b      	ldrh	r3, [r3, #0]
 80062da:	b29a      	uxth	r2, r3
 80062dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	029b      	lsls	r3, r3, #10
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	4313      	orrs	r3, r2
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062f8:	801a      	strh	r2, [r3, #0]
 80062fa:	f000 bc10 	b.w	8006b1e <USB_EPStartXfer+0x16e2>
 80062fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006302:	2b00      	cmp	r3, #0
 8006304:	d10c      	bne.n	8006320 <USB_EPStartXfer+0xee4>
 8006306:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	b29b      	uxth	r3, r3
 800630e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006312:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006316:	b29a      	uxth	r2, r3
 8006318:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800631c:	801a      	strh	r2, [r3, #0]
 800631e:	e3fe      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
 8006320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006324:	085b      	lsrs	r3, r3, #1
 8006326:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800632a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d004      	beq.n	8006340 <USB_EPStartXfer+0xf04>
 8006336:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800633a:	3301      	adds	r3, #1
 800633c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006340:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	b29a      	uxth	r2, r3
 8006348:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800634c:	b29b      	uxth	r3, r3
 800634e:	029b      	lsls	r3, r3, #10
 8006350:	b29b      	uxth	r3, r3
 8006352:	4313      	orrs	r3, r2
 8006354:	b29a      	uxth	r2, r3
 8006356:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800635a:	801a      	strh	r2, [r3, #0]
 800635c:	e3df      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800635e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	78db      	ldrb	r3, [r3, #3]
 800636a:	2b02      	cmp	r3, #2
 800636c:	f040 8218 	bne.w	80067a0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006370:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	785b      	ldrb	r3, [r3, #1]
 800637c:	2b00      	cmp	r3, #0
 800637e:	f040 809d 	bne.w	80064bc <USB_EPStartXfer+0x1080>
 8006382:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006386:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006390:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006394:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800639e:	b29b      	uxth	r3, r3
 80063a0:	461a      	mov	r2, r3
 80063a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063a6:	4413      	add	r3, r2
 80063a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80063ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	011a      	lsls	r2, r3, #4
 80063ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80063be:	4413      	add	r3, r2
 80063c0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80063c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80063c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063cc:	881b      	ldrh	r3, [r3, #0]
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063d4:	b29a      	uxth	r2, r3
 80063d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80063da:	801a      	strh	r2, [r3, #0]
 80063dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80063ea:	d92b      	bls.n	8006444 <USB_EPStartXfer+0x1008>
 80063ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	095b      	lsrs	r3, r3, #5
 80063fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006402:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	f003 031f 	and.w	r3, r3, #31
 800640e:	2b00      	cmp	r3, #0
 8006410:	d104      	bne.n	800641c <USB_EPStartXfer+0xfe0>
 8006412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006416:	3b01      	subs	r3, #1
 8006418:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800641c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006420:	881b      	ldrh	r3, [r3, #0]
 8006422:	b29a      	uxth	r2, r3
 8006424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006428:	b29b      	uxth	r3, r3
 800642a:	029b      	lsls	r3, r3, #10
 800642c:	b29b      	uxth	r3, r3
 800642e:	4313      	orrs	r3, r2
 8006430:	b29b      	uxth	r3, r3
 8006432:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006436:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800643a:	b29a      	uxth	r2, r3
 800643c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006440:	801a      	strh	r2, [r3, #0]
 8006442:	e070      	b.n	8006526 <USB_EPStartXfer+0x10ea>
 8006444:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006448:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10c      	bne.n	800646e <USB_EPStartXfer+0x1032>
 8006454:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006458:	881b      	ldrh	r3, [r3, #0]
 800645a:	b29b      	uxth	r3, r3
 800645c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006460:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006464:	b29a      	uxth	r2, r3
 8006466:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800646a:	801a      	strh	r2, [r3, #0]
 800646c:	e05b      	b.n	8006526 <USB_EPStartXfer+0x10ea>
 800646e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006472:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	085b      	lsrs	r3, r3, #1
 800647c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <USB_EPStartXfer+0x1062>
 8006494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006498:	3301      	adds	r3, #1
 800649a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800649e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80064a2:	881b      	ldrh	r3, [r3, #0]
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	029b      	lsls	r3, r3, #10
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	4313      	orrs	r3, r2
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80064b8:	801a      	strh	r2, [r3, #0]
 80064ba:	e034      	b.n	8006526 <USB_EPStartXfer+0x10ea>
 80064bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	785b      	ldrb	r3, [r3, #1]
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d12c      	bne.n	8006526 <USB_EPStartXfer+0x10ea>
 80064cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80064f0:	4413      	add	r3, r2
 80064f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	011a      	lsls	r2, r3, #4
 8006504:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006508:	4413      	add	r3, r2
 800650a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800650e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006512:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006516:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	b29a      	uxth	r2, r3
 8006520:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006524:	801a      	strh	r2, [r3, #0]
 8006526:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800652a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006534:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006538:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	785b      	ldrb	r3, [r3, #1]
 8006540:	2b00      	cmp	r3, #0
 8006542:	f040 809d 	bne.w	8006680 <USB_EPStartXfer+0x1244>
 8006546:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006554:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006558:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006562:	b29b      	uxth	r3, r3
 8006564:	461a      	mov	r2, r3
 8006566:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800656a:	4413      	add	r3, r2
 800656c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006574:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	011a      	lsls	r2, r3, #4
 800657e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006582:	4413      	add	r3, r2
 8006584:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006588:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800658c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006590:	881b      	ldrh	r3, [r3, #0]
 8006592:	b29b      	uxth	r3, r3
 8006594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006598:	b29a      	uxth	r2, r3
 800659a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800659e:	801a      	strh	r2, [r3, #0]
 80065a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80065ae:	d92b      	bls.n	8006608 <USB_EPStartXfer+0x11cc>
 80065b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	691b      	ldr	r3, [r3, #16]
 80065bc:	095b      	lsrs	r3, r3, #5
 80065be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	f003 031f 	and.w	r3, r3, #31
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d104      	bne.n	80065e0 <USB_EPStartXfer+0x11a4>
 80065d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065da:	3b01      	subs	r3, #1
 80065dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065e4:	881b      	ldrh	r3, [r3, #0]
 80065e6:	b29a      	uxth	r2, r3
 80065e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	029b      	lsls	r3, r3, #10
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	4313      	orrs	r3, r2
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065fe:	b29a      	uxth	r2, r3
 8006600:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006604:	801a      	strh	r2, [r3, #0]
 8006606:	e069      	b.n	80066dc <USB_EPStartXfer+0x12a0>
 8006608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800660c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10c      	bne.n	8006632 <USB_EPStartXfer+0x11f6>
 8006618:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	b29b      	uxth	r3, r3
 8006620:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006624:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006628:	b29a      	uxth	r2, r3
 800662a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800662e:	801a      	strh	r2, [r3, #0]
 8006630:	e054      	b.n	80066dc <USB_EPStartXfer+0x12a0>
 8006632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006636:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	085b      	lsrs	r3, r3, #1
 8006640:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006648:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d004      	beq.n	8006662 <USB_EPStartXfer+0x1226>
 8006658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800665c:	3301      	adds	r3, #1
 800665e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006662:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006666:	881b      	ldrh	r3, [r3, #0]
 8006668:	b29a      	uxth	r2, r3
 800666a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800666e:	b29b      	uxth	r3, r3
 8006670:	029b      	lsls	r3, r3, #10
 8006672:	b29b      	uxth	r3, r3
 8006674:	4313      	orrs	r3, r2
 8006676:	b29a      	uxth	r2, r3
 8006678:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800667c:	801a      	strh	r2, [r3, #0]
 800667e:	e02d      	b.n	80066dc <USB_EPStartXfer+0x12a0>
 8006680:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006684:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	785b      	ldrb	r3, [r3, #1]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d125      	bne.n	80066dc <USB_EPStartXfer+0x12a0>
 8006690:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006694:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800669e:	b29b      	uxth	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80066a6:	4413      	add	r3, r2
 80066a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80066ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	781b      	ldrb	r3, [r3, #0]
 80066b8:	011a      	lsls	r2, r3, #4
 80066ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80066be:	4413      	add	r3, r2
 80066c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80066c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	b29a      	uxth	r2, r3
 80066d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066da:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80066dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	69db      	ldr	r3, [r3, #28]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	f000 8218 	beq.w	8006b1e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80066ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	4413      	add	r3, r2
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800670e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d005      	beq.n	8006726 <USB_EPStartXfer+0x12ea>
 800671a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800671e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10d      	bne.n	8006742 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006726:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800672a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800672e:	2b00      	cmp	r3, #0
 8006730:	f040 81f5 	bne.w	8006b1e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006734:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	f040 81ee 	bne.w	8006b1e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006746:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006750:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	4413      	add	r3, r2
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	b29b      	uxth	r3, r3
 8006760:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006768:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800676c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006770:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800677a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	441a      	add	r2, r3
 8006786:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800678a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800678e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006792:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006796:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800679a:	b29b      	uxth	r3, r3
 800679c:	8013      	strh	r3, [r2, #0]
 800679e:	e1be      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80067a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	78db      	ldrb	r3, [r3, #3]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	f040 81b4 	bne.w	8006b1a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80067b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699a      	ldr	r2, [r3, #24]
 80067be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d917      	bls.n	80067fe <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80067ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80067de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	699a      	ldr	r2, [r3, #24]
 80067ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	619a      	str	r2, [r3, #24]
 80067fc:	e00e      	b.n	800681c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80067fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006802:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800680e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006812:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2200      	movs	r2, #0
 800681a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800681c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006820:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	785b      	ldrb	r3, [r3, #1]
 8006828:	2b00      	cmp	r3, #0
 800682a:	f040 8085 	bne.w	8006938 <USB_EPStartXfer+0x14fc>
 800682e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006832:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800683c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006840:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800684a:	b29b      	uxth	r3, r3
 800684c:	461a      	mov	r2, r3
 800684e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006852:	4413      	add	r3, r2
 8006854:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006858:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800685c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	011a      	lsls	r2, r3, #4
 8006866:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800686a:	4413      	add	r3, r2
 800686c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006870:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006874:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	b29b      	uxth	r3, r3
 800687c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006880:	b29a      	uxth	r2, r3
 8006882:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006886:	801a      	strh	r2, [r3, #0]
 8006888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800688c:	2b3e      	cmp	r3, #62	@ 0x3e
 800688e:	d923      	bls.n	80068d8 <USB_EPStartXfer+0x149c>
 8006890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006894:	095b      	lsrs	r3, r3, #5
 8006896:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800689a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800689e:	f003 031f 	and.w	r3, r3, #31
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d104      	bne.n	80068b0 <USB_EPStartXfer+0x1474>
 80068a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068aa:	3b01      	subs	r3, #1
 80068ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80068b0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068b4:	881b      	ldrh	r3, [r3, #0]
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068bc:	b29b      	uxth	r3, r3
 80068be:	029b      	lsls	r3, r3, #10
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	4313      	orrs	r3, r2
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068d4:	801a      	strh	r2, [r3, #0]
 80068d6:	e060      	b.n	800699a <USB_EPStartXfer+0x155e>
 80068d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10c      	bne.n	80068fa <USB_EPStartXfer+0x14be>
 80068e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068e4:	881b      	ldrh	r3, [r3, #0]
 80068e6:	b29b      	uxth	r3, r3
 80068e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068f0:	b29a      	uxth	r2, r3
 80068f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068f6:	801a      	strh	r2, [r3, #0]
 80068f8:	e04f      	b.n	800699a <USB_EPStartXfer+0x155e>
 80068fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068fe:	085b      	lsrs	r3, r3, #1
 8006900:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006908:	f003 0301 	and.w	r3, r3, #1
 800690c:	2b00      	cmp	r3, #0
 800690e:	d004      	beq.n	800691a <USB_EPStartXfer+0x14de>
 8006910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006914:	3301      	adds	r3, #1
 8006916:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800691a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800691e:	881b      	ldrh	r3, [r3, #0]
 8006920:	b29a      	uxth	r2, r3
 8006922:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006926:	b29b      	uxth	r3, r3
 8006928:	029b      	lsls	r3, r3, #10
 800692a:	b29b      	uxth	r3, r3
 800692c:	4313      	orrs	r3, r2
 800692e:	b29a      	uxth	r2, r3
 8006930:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006934:	801a      	strh	r2, [r3, #0]
 8006936:	e030      	b.n	800699a <USB_EPStartXfer+0x155e>
 8006938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800693c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	785b      	ldrb	r3, [r3, #1]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d128      	bne.n	800699a <USB_EPStartXfer+0x155e>
 8006948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800694c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800695a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006964:	b29b      	uxth	r3, r3
 8006966:	461a      	mov	r2, r3
 8006968:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800696c:	4413      	add	r3, r2
 800696e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006972:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006976:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	011a      	lsls	r2, r3, #4
 8006980:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006984:	4413      	add	r3, r2
 8006986:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800698a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800698e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006992:	b29a      	uxth	r2, r3
 8006994:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006998:	801a      	strh	r2, [r3, #0]
 800699a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800699e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	785b      	ldrb	r3, [r3, #1]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f040 8085 	bne.w	8006ac4 <USB_EPStartXfer+0x1688>
 80069ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80069c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	461a      	mov	r2, r3
 80069da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80069de:	4413      	add	r3, r2
 80069e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80069e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	011a      	lsls	r2, r3, #4
 80069f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80069f6:	4413      	add	r3, r2
 80069f8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80069fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a00:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a12:	801a      	strh	r2, [r3, #0]
 8006a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a18:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a1a:	d923      	bls.n	8006a64 <USB_EPStartXfer+0x1628>
 8006a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a20:	095b      	lsrs	r3, r3, #5
 8006a22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2a:	f003 031f 	and.w	r3, r3, #31
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d104      	bne.n	8006a3c <USB_EPStartXfer+0x1600>
 8006a32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a36:	3b01      	subs	r3, #1
 8006a38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a3c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a40:	881b      	ldrh	r3, [r3, #0]
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	029b      	lsls	r3, r3, #10
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a60:	801a      	strh	r2, [r3, #0]
 8006a62:	e05c      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
 8006a64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d10c      	bne.n	8006a86 <USB_EPStartXfer+0x164a>
 8006a6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006a82:	801a      	strh	r2, [r3, #0]
 8006a84:	e04b      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
 8006a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a8a:	085b      	lsrs	r3, r3, #1
 8006a8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006a90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d004      	beq.n	8006aa6 <USB_EPStartXfer+0x166a>
 8006a9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006aa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	029b      	lsls	r3, r3, #10
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006ac0:	801a      	strh	r2, [r3, #0]
 8006ac2:	e02c      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
 8006ac4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ac8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d124      	bne.n	8006b1e <USB_EPStartXfer+0x16e2>
 8006ad4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ad8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006aea:	4413      	add	r3, r2
 8006aec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006af0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	011a      	lsls	r2, r3, #4
 8006afe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006b02:	4413      	add	r3, r2
 8006b04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006b08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b16:	801a      	strh	r2, [r3, #0]
 8006b18:	e001      	b.n	8006b1e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e03a      	b.n	8006b94 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b44:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006b48:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006b4c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006b50:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006b54:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006b58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b5c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006b60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	441a      	add	r2, r3
 8006b7a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006b7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006b9e:	b480      	push	{r7}
 8006ba0:	b085      	sub	sp, #20
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	6078      	str	r0, [r7, #4]
 8006ba6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	785b      	ldrb	r3, [r3, #1]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d020      	beq.n	8006bf2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bc6:	81bb      	strh	r3, [r7, #12]
 8006bc8:	89bb      	ldrh	r3, [r7, #12]
 8006bca:	f083 0310 	eor.w	r3, r3, #16
 8006bce:	81bb      	strh	r3, [r7, #12]
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	441a      	add	r2, r3
 8006bda:	89bb      	ldrh	r3, [r7, #12]
 8006bdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006be4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	8013      	strh	r3, [r2, #0]
 8006bf0:	e01f      	b.n	8006c32 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	009b      	lsls	r3, r3, #2
 8006bfa:	4413      	add	r3, r2
 8006bfc:	881b      	ldrh	r3, [r3, #0]
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c08:	81fb      	strh	r3, [r7, #14]
 8006c0a:	89fb      	ldrh	r3, [r7, #14]
 8006c0c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006c10:	81fb      	strh	r3, [r7, #14]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	441a      	add	r2, r3
 8006c1c:	89fb      	ldrh	r3, [r7, #14]
 8006c1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bc80      	pop	{r7}
 8006c3c:	4770      	bx	lr

08006c3e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b087      	sub	sp, #28
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	7b1b      	ldrb	r3, [r3, #12]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f040 809d 	bne.w	8006d8c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	785b      	ldrb	r3, [r3, #1]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d04c      	beq.n	8006cf4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	781b      	ldrb	r3, [r3, #0]
 8006c60:	009b      	lsls	r3, r3, #2
 8006c62:	4413      	add	r3, r2
 8006c64:	881b      	ldrh	r3, [r3, #0]
 8006c66:	823b      	strh	r3, [r7, #16]
 8006c68:	8a3b      	ldrh	r3, [r7, #16]
 8006c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d01b      	beq.n	8006caa <USB_EPClearStall+0x6c>
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4413      	add	r3, r2
 8006c7c:	881b      	ldrh	r3, [r3, #0]
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c88:	81fb      	strh	r3, [r7, #14]
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	441a      	add	r2, r3
 8006c94:	89fb      	ldrh	r3, [r7, #14]
 8006c96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ca2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	78db      	ldrb	r3, [r3, #3]
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d06c      	beq.n	8006d8c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	4413      	add	r3, r2
 8006cbc:	881b      	ldrh	r3, [r3, #0]
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc8:	81bb      	strh	r3, [r7, #12]
 8006cca:	89bb      	ldrh	r3, [r7, #12]
 8006ccc:	f083 0320 	eor.w	r3, r3, #32
 8006cd0:	81bb      	strh	r3, [r7, #12]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	441a      	add	r2, r3
 8006cdc:	89bb      	ldrh	r3, [r7, #12]
 8006cde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	8013      	strh	r3, [r2, #0]
 8006cf2:	e04b      	b.n	8006d8c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	4413      	add	r3, r2
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	82fb      	strh	r3, [r7, #22]
 8006d02:	8afb      	ldrh	r3, [r7, #22]
 8006d04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d01b      	beq.n	8006d44 <USB_EPClearStall+0x106>
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	881b      	ldrh	r3, [r3, #0]
 8006d18:	b29b      	uxth	r3, r3
 8006d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d22:	82bb      	strh	r3, [r7, #20]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	441a      	add	r2, r3
 8006d2e:	8abb      	ldrh	r3, [r7, #20]
 8006d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	4413      	add	r3, r2
 8006d4e:	881b      	ldrh	r3, [r3, #0]
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d5a:	827b      	strh	r3, [r7, #18]
 8006d5c:	8a7b      	ldrh	r3, [r7, #18]
 8006d5e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006d62:	827b      	strh	r3, [r7, #18]
 8006d64:	8a7b      	ldrh	r3, [r7, #18]
 8006d66:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006d6a:	827b      	strh	r3, [r7, #18]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	441a      	add	r2, r3
 8006d76:	8a7b      	ldrh	r3, [r7, #18]
 8006d78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	371c      	adds	r7, #28
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bc80      	pop	{r7}
 8006d96:	4770      	bx	lr

08006d98 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006da4:	78fb      	ldrb	r3, [r7, #3]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d103      	bne.n	8006db2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2280      	movs	r2, #128	@ 0x80
 8006dae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bc80      	pop	{r7}
 8006dbc:	4770      	bx	lr

08006dbe <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006dbe:	b480      	push	{r7}
 8006dc0:	b083      	sub	sp, #12
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006dc6:	2300      	movs	r3, #0
}
 8006dc8:	4618      	mov	r0, r3
 8006dca:	370c      	adds	r7, #12
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bc80      	pop	{r7}
 8006dd0:	4770      	bx	lr

08006dd2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b083      	sub	sp, #12
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bc80      	pop	{r7}
 8006de4:	4770      	bx	lr

08006de6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8006de6:	b480      	push	{r7}
 8006de8:	b085      	sub	sp, #20
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006df8:	68fb      	ldr	r3, [r7, #12]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bc80      	pop	{r7}
 8006e02:	4770      	bx	lr

08006e04 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr

08006e1a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b08b      	sub	sp, #44	@ 0x2c
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	60f8      	str	r0, [r7, #12]
 8006e22:	60b9      	str	r1, [r7, #8]
 8006e24:	4611      	mov	r1, r2
 8006e26:	461a      	mov	r2, r3
 8006e28:	460b      	mov	r3, r1
 8006e2a:	80fb      	strh	r3, [r7, #6]
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006e30:	88bb      	ldrh	r3, [r7, #4]
 8006e32:	3301      	adds	r3, #1
 8006e34:	085b      	lsrs	r3, r3, #1
 8006e36:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006e40:	88fb      	ldrh	r3, [r7, #6]
 8006e42:	005a      	lsls	r2, r3, #1
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	4413      	add	r3, r2
 8006e48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e4c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e52:	e01f      	b.n	8006e94 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	b21b      	sxth	r3, r3
 8006e62:	021b      	lsls	r3, r3, #8
 8006e64:	b21a      	sxth	r2, r3
 8006e66:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	b21b      	sxth	r3, r3
 8006e6e:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006e70:	6a3b      	ldr	r3, [r7, #32]
 8006e72:	8a7a      	ldrh	r2, [r7, #18]
 8006e74:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006e76:	6a3b      	ldr	r3, [r7, #32]
 8006e78:	3302      	adds	r3, #2
 8006e7a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006e7c:	6a3b      	ldr	r3, [r7, #32]
 8006e7e:	3302      	adds	r3, #2
 8006e80:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	3301      	adds	r3, #1
 8006e86:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	3b01      	subs	r3, #1
 8006e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d1dc      	bne.n	8006e54 <USB_WritePMA+0x3a>
  }
}
 8006e9a:	bf00      	nop
 8006e9c:	bf00      	nop
 8006e9e:	372c      	adds	r7, #44	@ 0x2c
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bc80      	pop	{r7}
 8006ea4:	4770      	bx	lr

08006ea6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006ea6:	b480      	push	{r7}
 8006ea8:	b08b      	sub	sp, #44	@ 0x2c
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	4611      	mov	r1, r2
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	80fb      	strh	r3, [r7, #6]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006ebc:	88bb      	ldrh	r3, [r7, #4]
 8006ebe:	085b      	lsrs	r3, r3, #1
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006ecc:	88fb      	ldrh	r3, [r7, #6]
 8006ece:	005a      	lsls	r2, r3, #1
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ed8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006eda:	69bb      	ldr	r3, [r7, #24]
 8006edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ede:	e01b      	b.n	8006f18 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	881b      	ldrh	r3, [r3, #0]
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006ee8:	6a3b      	ldr	r3, [r7, #32]
 8006eea:	3302      	adds	r3, #2
 8006eec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	b2da      	uxtb	r2, r3
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	3301      	adds	r3, #1
 8006efa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	0a1b      	lsrs	r3, r3, #8
 8006f00:	b2da      	uxtb	r2, r3
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006f0c:	6a3b      	ldr	r3, [r7, #32]
 8006f0e:	3302      	adds	r3, #2
 8006f10:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8006f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f14:	3b01      	subs	r3, #1
 8006f16:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d1e0      	bne.n	8006ee0 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006f1e:	88bb      	ldrh	r3, [r7, #4]
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	b2da      	uxtb	r2, r3
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	701a      	strb	r2, [r3, #0]
  }
}
 8006f3a:	bf00      	nop
 8006f3c:	372c      	adds	r7, #44	@ 0x2c
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bc80      	pop	{r7}
 8006f42:	4770      	bx	lr

08006f44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	460b      	mov	r3, r1
 8006f4e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006f50:	2300      	movs	r3, #0
 8006f52:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	7c1b      	ldrb	r3, [r3, #16]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d115      	bne.n	8006f88 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006f5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f60:	2202      	movs	r2, #2
 8006f62:	2181      	movs	r1, #129	@ 0x81
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f004 f90c 	bl	800b182 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f74:	2202      	movs	r2, #2
 8006f76:	2101      	movs	r1, #1
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f004 f902 	bl	800b182 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8006f86:	e012      	b.n	8006fae <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006f88:	2340      	movs	r3, #64	@ 0x40
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	2181      	movs	r1, #129	@ 0x81
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f004 f8f7 	bl	800b182 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006f9a:	2340      	movs	r3, #64	@ 0x40
 8006f9c:	2202      	movs	r2, #2
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f004 f8ee 	bl	800b182 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006fae:	2308      	movs	r3, #8
 8006fb0:	2203      	movs	r2, #3
 8006fb2:	2182      	movs	r1, #130	@ 0x82
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f004 f8e4 	bl	800b182 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006fc0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006fc4:	f004 fa04 	bl	800b3d0 <USBD_static_malloc>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d102      	bne.n	8006fe0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	73fb      	strb	r3, [r7, #15]
 8006fde:	e026      	b.n	800702e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fe6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	7c1b      	ldrb	r3, [r3, #16]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d109      	bne.n	800701e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007014:	2101      	movs	r1, #1
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f004 f9a3 	bl	800b362 <USBD_LL_PrepareReceive>
 800701c:	e007      	b.n	800702e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007024:	2340      	movs	r3, #64	@ 0x40
 8007026:	2101      	movs	r1, #1
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f004 f99a 	bl	800b362 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800702e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	460b      	mov	r3, r1
 8007042:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007048:	2181      	movs	r1, #129	@ 0x81
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f004 f8bf 	bl	800b1ce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007056:	2101      	movs	r1, #1
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f004 f8b8 	bl	800b1ce <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007066:	2182      	movs	r1, #130	@ 0x82
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f004 f8b0 	bl	800b1ce <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00e      	beq.n	800709c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800708e:	4618      	mov	r0, r3
 8007090:	f004 f9aa 	bl	800b3e8 <USBD_static_free>
    pdev->pClassData = NULL;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 800709c:	7bfb      	ldrb	r3, [r7, #15]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80070a6:	b580      	push	{r7, lr}
 80070a8:	b086      	sub	sp, #24
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
 80070ae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070b6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80070c0:	2300      	movs	r3, #0
 80070c2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d039      	beq.n	8007144 <USBD_CDC_Setup+0x9e>
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d17f      	bne.n	80071d4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	88db      	ldrh	r3, [r3, #6]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d029      	beq.n	8007130 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	b25b      	sxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	da11      	bge.n	800710a <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	683a      	ldr	r2, [r7, #0]
 80070f0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80070f2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	88d2      	ldrh	r2, [r2, #6]
 80070f8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80070fa:	6939      	ldr	r1, [r7, #16]
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	88db      	ldrh	r3, [r3, #6]
 8007100:	461a      	mov	r2, r3
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f001 fa06 	bl	8008514 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007108:	e06b      	b.n	80071e2 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	785a      	ldrb	r2, [r3, #1]
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	88db      	ldrh	r3, [r3, #6]
 8007118:	b2da      	uxtb	r2, r3
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007120:	6939      	ldr	r1, [r7, #16]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	88db      	ldrh	r3, [r3, #6]
 8007126:	461a      	mov	r2, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f001 fa21 	bl	8008570 <USBD_CtlPrepareRx>
      break;
 800712e:	e058      	b.n	80071e2 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	7850      	ldrb	r0, [r2, #1]
 800713c:	2200      	movs	r2, #0
 800713e:	6839      	ldr	r1, [r7, #0]
 8007140:	4798      	blx	r3
      break;
 8007142:	e04e      	b.n	80071e2 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	785b      	ldrb	r3, [r3, #1]
 8007148:	2b0b      	cmp	r3, #11
 800714a:	d02e      	beq.n	80071aa <USBD_CDC_Setup+0x104>
 800714c:	2b0b      	cmp	r3, #11
 800714e:	dc38      	bgt.n	80071c2 <USBD_CDC_Setup+0x11c>
 8007150:	2b00      	cmp	r3, #0
 8007152:	d002      	beq.n	800715a <USBD_CDC_Setup+0xb4>
 8007154:	2b0a      	cmp	r3, #10
 8007156:	d014      	beq.n	8007182 <USBD_CDC_Setup+0xdc>
 8007158:	e033      	b.n	80071c2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007160:	2b03      	cmp	r3, #3
 8007162:	d107      	bne.n	8007174 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007164:	f107 030c 	add.w	r3, r7, #12
 8007168:	2202      	movs	r2, #2
 800716a:	4619      	mov	r1, r3
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f001 f9d1 	bl	8008514 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007172:	e02e      	b.n	80071d2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007174:	6839      	ldr	r1, [r7, #0]
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f001 f962 	bl	8008440 <USBD_CtlError>
            ret = USBD_FAIL;
 800717c:	2302      	movs	r3, #2
 800717e:	75fb      	strb	r3, [r7, #23]
          break;
 8007180:	e027      	b.n	80071d2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007188:	2b03      	cmp	r3, #3
 800718a:	d107      	bne.n	800719c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800718c:	f107 030f 	add.w	r3, r7, #15
 8007190:	2201      	movs	r2, #1
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f001 f9bd 	bl	8008514 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800719a:	e01a      	b.n	80071d2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800719c:	6839      	ldr	r1, [r7, #0]
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f001 f94e 	bl	8008440 <USBD_CtlError>
            ret = USBD_FAIL;
 80071a4:	2302      	movs	r3, #2
 80071a6:	75fb      	strb	r3, [r7, #23]
          break;
 80071a8:	e013      	b.n	80071d2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071b0:	2b03      	cmp	r3, #3
 80071b2:	d00d      	beq.n	80071d0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80071b4:	6839      	ldr	r1, [r7, #0]
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 f942 	bl	8008440 <USBD_CtlError>
            ret = USBD_FAIL;
 80071bc:	2302      	movs	r3, #2
 80071be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80071c0:	e006      	b.n	80071d0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80071c2:	6839      	ldr	r1, [r7, #0]
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f001 f93b 	bl	8008440 <USBD_CtlError>
          ret = USBD_FAIL;
 80071ca:	2302      	movs	r3, #2
 80071cc:	75fb      	strb	r3, [r7, #23]
          break;
 80071ce:	e000      	b.n	80071d2 <USBD_CDC_Setup+0x12c>
          break;
 80071d0:	bf00      	nop
      }
      break;
 80071d2:	e006      	b.n	80071e2 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80071d4:	6839      	ldr	r1, [r7, #0]
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f001 f932 	bl	8008440 <USBD_CtlError>
      ret = USBD_FAIL;
 80071dc:	2302      	movs	r3, #2
 80071de:	75fb      	strb	r3, [r7, #23]
      break;
 80071e0:	bf00      	nop
  }

  return ret;
 80071e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3718      	adds	r7, #24
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	460b      	mov	r3, r1
 80071f6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071fe:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007206:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800720e:	2b00      	cmp	r3, #0
 8007210:	d03a      	beq.n	8007288 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007212:	78fa      	ldrb	r2, [r7, #3]
 8007214:	6879      	ldr	r1, [r7, #4]
 8007216:	4613      	mov	r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	4413      	add	r3, r2
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	440b      	add	r3, r1
 8007220:	331c      	adds	r3, #28
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d029      	beq.n	800727c <USBD_CDC_DataIn+0x90>
 8007228:	78fa      	ldrb	r2, [r7, #3]
 800722a:	6879      	ldr	r1, [r7, #4]
 800722c:	4613      	mov	r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	4413      	add	r3, r2
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	440b      	add	r3, r1
 8007236:	331c      	adds	r3, #28
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	78f9      	ldrb	r1, [r7, #3]
 800723c:	68b8      	ldr	r0, [r7, #8]
 800723e:	460b      	mov	r3, r1
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	440b      	add	r3, r1
 8007244:	00db      	lsls	r3, r3, #3
 8007246:	4403      	add	r3, r0
 8007248:	3320      	adds	r3, #32
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007250:	fb01 f303 	mul.w	r3, r1, r3
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d110      	bne.n	800727c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800725a:	78fa      	ldrb	r2, [r7, #3]
 800725c:	6879      	ldr	r1, [r7, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	440b      	add	r3, r1
 8007268:	331c      	adds	r3, #28
 800726a:	2200      	movs	r2, #0
 800726c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800726e:	78f9      	ldrb	r1, [r7, #3]
 8007270:	2300      	movs	r3, #0
 8007272:	2200      	movs	r2, #0
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f004 f851 	bl	800b31c <USBD_LL_Transmit>
 800727a:	e003      	b.n	8007284 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	e000      	b.n	800728a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007288:	2302      	movs	r3, #2
  }
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b084      	sub	sp, #16
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	460b      	mov	r3, r1
 800729c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072a4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80072a6:	78fb      	ldrb	r3, [r7, #3]
 80072a8:	4619      	mov	r1, r3
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f004 f87c 	bl	800b3a8 <USBD_LL_GetRxDataSize>
 80072b0:	4602      	mov	r2, r0
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00d      	beq.n	80072de <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80072d6:	4611      	mov	r1, r2
 80072d8:	4798      	blx	r3

    return USBD_OK;
 80072da:	2300      	movs	r3, #0
 80072dc:	e000      	b.n	80072e0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80072de:	2302      	movs	r3, #2
  }
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3710      	adds	r7, #16
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80072f6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d014      	beq.n	800732c <USBD_CDC_EP0_RxReady+0x44>
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007308:	2bff      	cmp	r3, #255	@ 0xff
 800730a:	d00f      	beq.n	800732c <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800731a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007322:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	22ff      	movs	r2, #255	@ 0xff
 8007328:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 800732c:	2300      	movs	r3, #0
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
	...

08007338 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2243      	movs	r2, #67	@ 0x43
 8007344:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007346:	4b03      	ldr	r3, [pc, #12]	@ (8007354 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007348:	4618      	mov	r0, r3
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	bc80      	pop	{r7}
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	20000090 	.word	0x20000090

08007358 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2243      	movs	r2, #67	@ 0x43
 8007364:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007366:	4b03      	ldr	r3, [pc, #12]	@ (8007374 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007368:	4618      	mov	r0, r3
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	bc80      	pop	{r7}
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	2000004c 	.word	0x2000004c

08007378 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007378:	b480      	push	{r7}
 800737a:	b083      	sub	sp, #12
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2243      	movs	r2, #67	@ 0x43
 8007384:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007386:	4b03      	ldr	r3, [pc, #12]	@ (8007394 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007388:	4618      	mov	r0, r3
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr
 8007392:	bf00      	nop
 8007394:	200000d4 	.word	0x200000d4

08007398 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	220a      	movs	r2, #10
 80073a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80073a6:	4b03      	ldr	r3, [pc, #12]	@ (80073b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bc80      	pop	{r7}
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000008 	.word	0x20000008

080073b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80073c2:	2302      	movs	r3, #2
 80073c4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3714      	adds	r7, #20
 80073de:	46bd      	mov	sp, r7
 80073e0:	bc80      	pop	{r7}
 80073e2:	4770      	bx	lr

080073e4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b087      	sub	sp, #28
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	4613      	mov	r3, r2
 80073f0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073f8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	68ba      	ldr	r2, [r7, #8]
 80073fe:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007402:	88fa      	ldrh	r2, [r7, #6]
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800740a:	2300      	movs	r3, #0
}
 800740c:	4618      	mov	r0, r3
 800740e:	371c      	adds	r7, #28
 8007410:	46bd      	mov	sp, r7
 8007412:	bc80      	pop	{r7}
 8007414:	4770      	bx	lr

08007416 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007416:	b480      	push	{r7}
 8007418:	b085      	sub	sp, #20
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
 800741e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007426:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3714      	adds	r7, #20
 8007436:	46bd      	mov	sp, r7
 8007438:	bc80      	pop	{r7}
 800743a:	4770      	bx	lr

0800743c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800744a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007452:	2b00      	cmp	r3, #0
 8007454:	d01c      	beq.n	8007490 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800745c:	2b00      	cmp	r3, #0
 800745e:	d115      	bne.n	800748c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2201      	movs	r2, #1
 8007464:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800747e:	b29b      	uxth	r3, r3
 8007480:	2181      	movs	r1, #129	@ 0x81
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f003 ff4a 	bl	800b31c <USBD_LL_Transmit>

      return USBD_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	e002      	b.n	8007492 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007490:	2302      	movs	r3, #2
  }
}
 8007492:	4618      	mov	r0, r3
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}

0800749a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074a8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d017      	beq.n	80074e4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	7c1b      	ldrb	r3, [r3, #16]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d109      	bne.n	80074d0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80074c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80074c6:	2101      	movs	r1, #1
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f003 ff4a 	bl	800b362 <USBD_LL_PrepareReceive>
 80074ce:	e007      	b.n	80074e0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80074d6:	2340      	movs	r3, #64	@ 0x40
 80074d8:	2101      	movs	r1, #1
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f003 ff41 	bl	800b362 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	e000      	b.n	80074e6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80074e4:	2302      	movs	r3, #2
  }
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b084      	sub	sp, #16
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	60f8      	str	r0, [r7, #12]
 80074f6:	60b9      	str	r1, [r7, #8]
 80074f8:	4613      	mov	r3, r2
 80074fa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d101      	bne.n	8007506 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007502:	2302      	movs	r3, #2
 8007504:	e01a      	b.n	800753c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800750c:	2b00      	cmp	r3, #0
 800750e:	d003      	beq.n	8007518 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	79fa      	ldrb	r2, [r7, #7]
 8007532:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007534:	68f8      	ldr	r0, [r7, #12]
 8007536:	f003 fdaf 	bl	800b098 <USBD_LL_Init>

  return USBD_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800754e:	2300      	movs	r3, #0
 8007550:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d006      	beq.n	8007566 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	683a      	ldr	r2, [r7, #0]
 800755c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007560:	2300      	movs	r3, #0
 8007562:	73fb      	strb	r3, [r7, #15]
 8007564:	e001      	b.n	800756a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007566:	2302      	movs	r3, #2
 8007568:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800756a:	7bfb      	ldrb	r3, [r7, #15]
}
 800756c:	4618      	mov	r0, r3
 800756e:	3714      	adds	r7, #20
 8007570:	46bd      	mov	sp, r7
 8007572:	bc80      	pop	{r7}
 8007574:	4770      	bx	lr

08007576 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007576:	b580      	push	{r7, lr}
 8007578:	b082      	sub	sp, #8
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f003 fde4 	bl	800b14c <USBD_LL_Start>

  return USBD_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3708      	adds	r7, #8
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800758e:	b480      	push	{r7}
 8007590:	b083      	sub	sp, #12
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	bc80      	pop	{r7}
 80075a0:	4770      	bx	lr

080075a2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b084      	sub	sp, #16
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	460b      	mov	r3, r1
 80075ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80075ae:	2302      	movs	r3, #2
 80075b0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00c      	beq.n	80075d6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	78fa      	ldrb	r2, [r7, #3]
 80075c6:	4611      	mov	r1, r2
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	4798      	blx	r3
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d101      	bne.n	80075d6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	460b      	mov	r3, r1
 80075ea:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	78fa      	ldrb	r2, [r7, #3]
 80075f6:	4611      	mov	r1, r2
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	4798      	blx	r3

  return USBD_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b082      	sub	sp, #8
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007616:	6839      	ldr	r1, [r7, #0]
 8007618:	4618      	mov	r0, r3
 800761a:	f000 fed8 	bl	80083ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2201      	movs	r2, #1
 8007622:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800762c:	461a      	mov	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800763a:	f003 031f 	and.w	r3, r3, #31
 800763e:	2b02      	cmp	r3, #2
 8007640:	d016      	beq.n	8007670 <USBD_LL_SetupStage+0x6a>
 8007642:	2b02      	cmp	r3, #2
 8007644:	d81c      	bhi.n	8007680 <USBD_LL_SetupStage+0x7a>
 8007646:	2b00      	cmp	r3, #0
 8007648:	d002      	beq.n	8007650 <USBD_LL_SetupStage+0x4a>
 800764a:	2b01      	cmp	r3, #1
 800764c:	d008      	beq.n	8007660 <USBD_LL_SetupStage+0x5a>
 800764e:	e017      	b.n	8007680 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007656:	4619      	mov	r1, r3
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f9cb 	bl	80079f4 <USBD_StdDevReq>
      break;
 800765e:	e01a      	b.n	8007696 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007666:	4619      	mov	r1, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fa2d 	bl	8007ac8 <USBD_StdItfReq>
      break;
 800766e:	e012      	b.n	8007696 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8007676:	4619      	mov	r1, r3
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 fa6d 	bl	8007b58 <USBD_StdEPReq>
      break;
 800767e:	e00a      	b.n	8007696 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007686:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800768a:	b2db      	uxtb	r3, r3
 800768c:	4619      	mov	r1, r3
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f003 fdbc 	bl	800b20c <USBD_LL_StallEP>
      break;
 8007694:	bf00      	nop
  }

  return USBD_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	60f8      	str	r0, [r7, #12]
 80076a8:	460b      	mov	r3, r1
 80076aa:	607a      	str	r2, [r7, #4]
 80076ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80076ae:	7afb      	ldrb	r3, [r7, #11]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d14b      	bne.n	800774c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80076ba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80076c2:	2b03      	cmp	r3, #3
 80076c4:	d134      	bne.n	8007730 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	68da      	ldr	r2, [r3, #12]
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d919      	bls.n	8007706 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	68da      	ldr	r2, [r3, #12]
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	691b      	ldr	r3, [r3, #16]
 80076da:	1ad2      	subs	r2, r2, r3
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d203      	bcs.n	80076f4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	e002      	b.n	80076fa <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	461a      	mov	r2, r3
 80076fc:	6879      	ldr	r1, [r7, #4]
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f000 ff54 	bl	80085ac <USBD_CtlContinueRx>
 8007704:	e038      	b.n	8007778 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00a      	beq.n	8007728 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007718:	2b03      	cmp	r3, #3
 800771a:	d105      	bne.n	8007728 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007728:	68f8      	ldr	r0, [r7, #12]
 800772a:	f000 ff51 	bl	80085d0 <USBD_CtlSendStatus>
 800772e:	e023      	b.n	8007778 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007736:	2b05      	cmp	r3, #5
 8007738:	d11e      	bne.n	8007778 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007742:	2100      	movs	r1, #0
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f003 fd61 	bl	800b20c <USBD_LL_StallEP>
 800774a:	e015      	b.n	8007778 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00d      	beq.n	8007774 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800775e:	2b03      	cmp	r3, #3
 8007760:	d108      	bne.n	8007774 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	7afa      	ldrb	r2, [r7, #11]
 800776c:	4611      	mov	r1, r2
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	4798      	blx	r3
 8007772:	e001      	b.n	8007778 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007774:	2302      	movs	r3, #2
 8007776:	e000      	b.n	800777a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b086      	sub	sp, #24
 8007786:	af00      	add	r7, sp, #0
 8007788:	60f8      	str	r0, [r7, #12]
 800778a:	460b      	mov	r3, r1
 800778c:	607a      	str	r2, [r7, #4]
 800778e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007790:	7afb      	ldrb	r3, [r7, #11]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d17f      	bne.n	8007896 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	3314      	adds	r3, #20
 800779a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d15c      	bne.n	8007860 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	68da      	ldr	r2, [r3, #12]
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d915      	bls.n	80077de <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	68da      	ldr	r2, [r3, #12]
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	1ad2      	subs	r2, r2, r3
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	68db      	ldr	r3, [r3, #12]
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	461a      	mov	r2, r3
 80077c8:	6879      	ldr	r1, [r7, #4]
 80077ca:	68f8      	ldr	r0, [r7, #12]
 80077cc:	f000 febe 	bl	800854c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077d0:	2300      	movs	r3, #0
 80077d2:	2200      	movs	r2, #0
 80077d4:	2100      	movs	r1, #0
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f003 fdc3 	bl	800b362 <USBD_LL_PrepareReceive>
 80077dc:	e04e      	b.n	800787c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	6912      	ldr	r2, [r2, #16]
 80077e6:	fbb3 f1f2 	udiv	r1, r3, r2
 80077ea:	fb01 f202 	mul.w	r2, r1, r2
 80077ee:	1a9b      	subs	r3, r3, r2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d11c      	bne.n	800782e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	689a      	ldr	r2, [r3, #8]
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d316      	bcc.n	800782e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	689a      	ldr	r2, [r3, #8]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800780a:	429a      	cmp	r2, r3
 800780c:	d20f      	bcs.n	800782e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800780e:	2200      	movs	r2, #0
 8007810:	2100      	movs	r1, #0
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fe9a 	bl	800854c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007820:	2300      	movs	r3, #0
 8007822:	2200      	movs	r2, #0
 8007824:	2100      	movs	r1, #0
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f003 fd9b 	bl	800b362 <USBD_LL_PrepareReceive>
 800782c:	e026      	b.n	800787c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00a      	beq.n	8007850 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007840:	2b03      	cmp	r3, #3
 8007842:	d105      	bne.n	8007850 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007850:	2180      	movs	r1, #128	@ 0x80
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	f003 fcda 	bl	800b20c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f000 fecc 	bl	80085f6 <USBD_CtlReceiveStatus>
 800785e:	e00d      	b.n	800787c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007866:	2b04      	cmp	r3, #4
 8007868:	d004      	beq.n	8007874 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007870:	2b00      	cmp	r3, #0
 8007872:	d103      	bne.n	800787c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007874:	2180      	movs	r1, #128	@ 0x80
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f003 fcc8 	bl	800b20c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007882:	2b01      	cmp	r3, #1
 8007884:	d11d      	bne.n	80078c2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f7ff fe81 	bl	800758e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007894:	e015      	b.n	80078c2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00d      	beq.n	80078be <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80078a8:	2b03      	cmp	r3, #3
 80078aa:	d108      	bne.n	80078be <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078b2:	695b      	ldr	r3, [r3, #20]
 80078b4:	7afa      	ldrb	r2, [r7, #11]
 80078b6:	4611      	mov	r1, r2
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	4798      	blx	r3
 80078bc:	e001      	b.n	80078c2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80078be:	2302      	movs	r3, #2
 80078c0:	e000      	b.n	80078c4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3718      	adds	r7, #24
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078d4:	2340      	movs	r3, #64	@ 0x40
 80078d6:	2200      	movs	r2, #0
 80078d8:	2100      	movs	r1, #0
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f003 fc51 	bl	800b182 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2240      	movs	r2, #64	@ 0x40
 80078ec:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80078f0:	2340      	movs	r3, #64	@ 0x40
 80078f2:	2200      	movs	r2, #0
 80078f4:	2180      	movs	r1, #128	@ 0x80
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f003 fc43 	bl	800b182 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2240      	movs	r2, #64	@ 0x40
 8007906:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800792c:	2b00      	cmp	r3, #0
 800792e:	d009      	beq.n	8007944 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	6852      	ldr	r2, [r2, #4]
 800793c:	b2d2      	uxtb	r2, r2
 800793e:	4611      	mov	r1, r2
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	4798      	blx	r3
  }

  return USBD_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800794e:	b480      	push	{r7}
 8007950:	b083      	sub	sp, #12
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
 8007956:	460b      	mov	r3, r1
 8007958:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	78fa      	ldrb	r2, [r7, #3]
 800795e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	370c      	adds	r7, #12
 8007966:	46bd      	mov	sp, r7
 8007968:	bc80      	pop	{r7}
 800796a:	4770      	bx	lr

0800796c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2204      	movs	r2, #4
 8007984:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007988:	2300      	movs	r3, #0
}
 800798a:	4618      	mov	r0, r3
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	bc80      	pop	{r7}
 8007992:	4770      	bx	lr

08007994 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007994:	b480      	push	{r7}
 8007996:	b083      	sub	sp, #12
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079a2:	2b04      	cmp	r3, #4
 80079a4:	d105      	bne.n	80079b2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	370c      	adds	r7, #12
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bc80      	pop	{r7}
 80079bc:	4770      	bx	lr

080079be <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079cc:	2b03      	cmp	r3, #3
 80079ce:	d10b      	bne.n	80079e8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079d6:	69db      	ldr	r3, [r3, #28]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d005      	beq.n	80079e8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
	...

080079f4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a0a:	2b40      	cmp	r3, #64	@ 0x40
 8007a0c:	d005      	beq.n	8007a1a <USBD_StdDevReq+0x26>
 8007a0e:	2b40      	cmp	r3, #64	@ 0x40
 8007a10:	d84f      	bhi.n	8007ab2 <USBD_StdDevReq+0xbe>
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d009      	beq.n	8007a2a <USBD_StdDevReq+0x36>
 8007a16:	2b20      	cmp	r3, #32
 8007a18:	d14b      	bne.n	8007ab2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	6839      	ldr	r1, [r7, #0]
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	4798      	blx	r3
      break;
 8007a28:	e048      	b.n	8007abc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	785b      	ldrb	r3, [r3, #1]
 8007a2e:	2b09      	cmp	r3, #9
 8007a30:	d839      	bhi.n	8007aa6 <USBD_StdDevReq+0xb2>
 8007a32:	a201      	add	r2, pc, #4	@ (adr r2, 8007a38 <USBD_StdDevReq+0x44>)
 8007a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a38:	08007a89 	.word	0x08007a89
 8007a3c:	08007a9d 	.word	0x08007a9d
 8007a40:	08007aa7 	.word	0x08007aa7
 8007a44:	08007a93 	.word	0x08007a93
 8007a48:	08007aa7 	.word	0x08007aa7
 8007a4c:	08007a6b 	.word	0x08007a6b
 8007a50:	08007a61 	.word	0x08007a61
 8007a54:	08007aa7 	.word	0x08007aa7
 8007a58:	08007a7f 	.word	0x08007a7f
 8007a5c:	08007a75 	.word	0x08007a75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007a60:	6839      	ldr	r1, [r7, #0]
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f9dc 	bl	8007e20 <USBD_GetDescriptor>
          break;
 8007a68:	e022      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 fb3f 	bl	80080f0 <USBD_SetAddress>
          break;
 8007a72:	e01d      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007a74:	6839      	ldr	r1, [r7, #0]
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fb7e 	bl	8008178 <USBD_SetConfig>
          break;
 8007a7c:	e018      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007a7e:	6839      	ldr	r1, [r7, #0]
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f000 fc07 	bl	8008294 <USBD_GetConfig>
          break;
 8007a86:	e013      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007a88:	6839      	ldr	r1, [r7, #0]
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fc37 	bl	80082fe <USBD_GetStatus>
          break;
 8007a90:	e00e      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007a92:	6839      	ldr	r1, [r7, #0]
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f000 fc65 	bl	8008364 <USBD_SetFeature>
          break;
 8007a9a:	e009      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 fc74 	bl	800838c <USBD_ClrFeature>
          break;
 8007aa4:	e004      	b.n	8007ab0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 fcc9 	bl	8008440 <USBD_CtlError>
          break;
 8007aae:	bf00      	nop
      }
      break;
 8007ab0:	e004      	b.n	8007abc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007ab2:	6839      	ldr	r1, [r7, #0]
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f000 fcc3 	bl	8008440 <USBD_CtlError>
      break;
 8007aba:	bf00      	nop
  }

  return ret;
 8007abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}
 8007ac6:	bf00      	nop

08007ac8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ade:	2b40      	cmp	r3, #64	@ 0x40
 8007ae0:	d005      	beq.n	8007aee <USBD_StdItfReq+0x26>
 8007ae2:	2b40      	cmp	r3, #64	@ 0x40
 8007ae4:	d82e      	bhi.n	8007b44 <USBD_StdItfReq+0x7c>
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d001      	beq.n	8007aee <USBD_StdItfReq+0x26>
 8007aea:	2b20      	cmp	r3, #32
 8007aec:	d12a      	bne.n	8007b44 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007af4:	3b01      	subs	r3, #1
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d81d      	bhi.n	8007b36 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	889b      	ldrh	r3, [r3, #4]
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d813      	bhi.n	8007b2c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	6839      	ldr	r1, [r7, #0]
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	4798      	blx	r3
 8007b12:	4603      	mov	r3, r0
 8007b14:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	88db      	ldrh	r3, [r3, #6]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d110      	bne.n	8007b40 <USBD_StdItfReq+0x78>
 8007b1e:	7bfb      	ldrb	r3, [r7, #15]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d10d      	bne.n	8007b40 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fd53 	bl	80085d0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007b2a:	e009      	b.n	8007b40 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007b2c:	6839      	ldr	r1, [r7, #0]
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fc86 	bl	8008440 <USBD_CtlError>
          break;
 8007b34:	e004      	b.n	8007b40 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007b36:	6839      	ldr	r1, [r7, #0]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 fc81 	bl	8008440 <USBD_CtlError>
          break;
 8007b3e:	e000      	b.n	8007b42 <USBD_StdItfReq+0x7a>
          break;
 8007b40:	bf00      	nop
      }
      break;
 8007b42:	e004      	b.n	8007b4e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007b44:	6839      	ldr	r1, [r7, #0]
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 fc7a 	bl	8008440 <USBD_CtlError>
      break;
 8007b4c:	bf00      	nop
  }

  return USBD_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3710      	adds	r7, #16
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007b62:	2300      	movs	r3, #0
 8007b64:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	889b      	ldrh	r3, [r3, #4]
 8007b6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b74:	2b40      	cmp	r3, #64	@ 0x40
 8007b76:	d007      	beq.n	8007b88 <USBD_StdEPReq+0x30>
 8007b78:	2b40      	cmp	r3, #64	@ 0x40
 8007b7a:	f200 8146 	bhi.w	8007e0a <USBD_StdEPReq+0x2b2>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00a      	beq.n	8007b98 <USBD_StdEPReq+0x40>
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	f040 8141 	bne.w	8007e0a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	6839      	ldr	r1, [r7, #0]
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	4798      	blx	r3
      break;
 8007b96:	e13d      	b.n	8007e14 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d10a      	bne.n	8007bba <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	6839      	ldr	r1, [r7, #0]
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	4798      	blx	r3
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007bb6:	7bfb      	ldrb	r3, [r7, #15]
 8007bb8:	e12d      	b.n	8007e16 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	785b      	ldrb	r3, [r3, #1]
 8007bbe:	2b03      	cmp	r3, #3
 8007bc0:	d007      	beq.n	8007bd2 <USBD_StdEPReq+0x7a>
 8007bc2:	2b03      	cmp	r3, #3
 8007bc4:	f300 811b 	bgt.w	8007dfe <USBD_StdEPReq+0x2a6>
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d072      	beq.n	8007cb2 <USBD_StdEPReq+0x15a>
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d03a      	beq.n	8007c46 <USBD_StdEPReq+0xee>
 8007bd0:	e115      	b.n	8007dfe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d002      	beq.n	8007be2 <USBD_StdEPReq+0x8a>
 8007bdc:	2b03      	cmp	r3, #3
 8007bde:	d015      	beq.n	8007c0c <USBD_StdEPReq+0xb4>
 8007be0:	e02b      	b.n	8007c3a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007be2:	7bbb      	ldrb	r3, [r7, #14]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d00c      	beq.n	8007c02 <USBD_StdEPReq+0xaa>
 8007be8:	7bbb      	ldrb	r3, [r7, #14]
 8007bea:	2b80      	cmp	r3, #128	@ 0x80
 8007bec:	d009      	beq.n	8007c02 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007bee:	7bbb      	ldrb	r3, [r7, #14]
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f003 fb0a 	bl	800b20c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007bf8:	2180      	movs	r1, #128	@ 0x80
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f003 fb06 	bl	800b20c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c00:	e020      	b.n	8007c44 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007c02:	6839      	ldr	r1, [r7, #0]
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fc1b 	bl	8008440 <USBD_CtlError>
              break;
 8007c0a:	e01b      	b.n	8007c44 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	885b      	ldrh	r3, [r3, #2]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d10e      	bne.n	8007c32 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007c14:	7bbb      	ldrb	r3, [r7, #14]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00b      	beq.n	8007c32 <USBD_StdEPReq+0xda>
 8007c1a:	7bbb      	ldrb	r3, [r7, #14]
 8007c1c:	2b80      	cmp	r3, #128	@ 0x80
 8007c1e:	d008      	beq.n	8007c32 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	88db      	ldrh	r3, [r3, #6]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d104      	bne.n	8007c32 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007c28:	7bbb      	ldrb	r3, [r7, #14]
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f003 faed 	bl	800b20c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f000 fccc 	bl	80085d0 <USBD_CtlSendStatus>

              break;
 8007c38:	e004      	b.n	8007c44 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007c3a:	6839      	ldr	r1, [r7, #0]
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 fbff 	bl	8008440 <USBD_CtlError>
              break;
 8007c42:	bf00      	nop
          }
          break;
 8007c44:	e0e0      	b.n	8007e08 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d002      	beq.n	8007c56 <USBD_StdEPReq+0xfe>
 8007c50:	2b03      	cmp	r3, #3
 8007c52:	d015      	beq.n	8007c80 <USBD_StdEPReq+0x128>
 8007c54:	e026      	b.n	8007ca4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007c56:	7bbb      	ldrb	r3, [r7, #14]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00c      	beq.n	8007c76 <USBD_StdEPReq+0x11e>
 8007c5c:	7bbb      	ldrb	r3, [r7, #14]
 8007c5e:	2b80      	cmp	r3, #128	@ 0x80
 8007c60:	d009      	beq.n	8007c76 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007c62:	7bbb      	ldrb	r3, [r7, #14]
 8007c64:	4619      	mov	r1, r3
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f003 fad0 	bl	800b20c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007c6c:	2180      	movs	r1, #128	@ 0x80
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f003 facc 	bl	800b20c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007c74:	e01c      	b.n	8007cb0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 fbe1 	bl	8008440 <USBD_CtlError>
              break;
 8007c7e:	e017      	b.n	8007cb0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	885b      	ldrh	r3, [r3, #2]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d112      	bne.n	8007cae <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007c88:	7bbb      	ldrb	r3, [r7, #14]
 8007c8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d004      	beq.n	8007c9c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007c92:	7bbb      	ldrb	r3, [r7, #14]
 8007c94:	4619      	mov	r1, r3
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f003 fad7 	bl	800b24a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fc97 	bl	80085d0 <USBD_CtlSendStatus>
              }
              break;
 8007ca2:	e004      	b.n	8007cae <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007ca4:	6839      	ldr	r1, [r7, #0]
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fbca 	bl	8008440 <USBD_CtlError>
              break;
 8007cac:	e000      	b.n	8007cb0 <USBD_StdEPReq+0x158>
              break;
 8007cae:	bf00      	nop
          }
          break;
 8007cb0:	e0aa      	b.n	8007e08 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cb8:	2b02      	cmp	r3, #2
 8007cba:	d002      	beq.n	8007cc2 <USBD_StdEPReq+0x16a>
 8007cbc:	2b03      	cmp	r3, #3
 8007cbe:	d032      	beq.n	8007d26 <USBD_StdEPReq+0x1ce>
 8007cc0:	e097      	b.n	8007df2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007cc2:	7bbb      	ldrb	r3, [r7, #14]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d007      	beq.n	8007cd8 <USBD_StdEPReq+0x180>
 8007cc8:	7bbb      	ldrb	r3, [r7, #14]
 8007cca:	2b80      	cmp	r3, #128	@ 0x80
 8007ccc:	d004      	beq.n	8007cd8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007cce:	6839      	ldr	r1, [r7, #0]
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 fbb5 	bl	8008440 <USBD_CtlError>
                break;
 8007cd6:	e091      	b.n	8007dfc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	da0b      	bge.n	8007cf8 <USBD_StdEPReq+0x1a0>
 8007ce0:	7bbb      	ldrb	r3, [r7, #14]
 8007ce2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	4413      	add	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	3310      	adds	r3, #16
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	e00b      	b.n	8007d10 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cf8:	7bbb      	ldrb	r3, [r7, #14]
 8007cfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cfe:	4613      	mov	r3, r2
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	4413      	add	r3, r2
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	3304      	adds	r3, #4
 8007d10:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	2200      	movs	r2, #0
 8007d16:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 fbf8 	bl	8008514 <USBD_CtlSendData>
              break;
 8007d24:	e06a      	b.n	8007dfc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007d26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	da11      	bge.n	8007d52 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007d2e:	7bbb      	ldrb	r3, [r7, #14]
 8007d30:	f003 020f 	and.w	r2, r3, #15
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	440b      	add	r3, r1
 8007d40:	3318      	adds	r3, #24
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d117      	bne.n	8007d78 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007d48:	6839      	ldr	r1, [r7, #0]
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 fb78 	bl	8008440 <USBD_CtlError>
                  break;
 8007d50:	e054      	b.n	8007dfc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007d52:	7bbb      	ldrb	r3, [r7, #14]
 8007d54:	f003 020f 	and.w	r2, r3, #15
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	440b      	add	r3, r1
 8007d64:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d104      	bne.n	8007d78 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8007d6e:	6839      	ldr	r1, [r7, #0]
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 fb65 	bl	8008440 <USBD_CtlError>
                  break;
 8007d76:	e041      	b.n	8007dfc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	da0b      	bge.n	8007d98 <USBD_StdEPReq+0x240>
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
 8007d82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007d86:	4613      	mov	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4413      	add	r3, r2
 8007d8c:	009b      	lsls	r3, r3, #2
 8007d8e:	3310      	adds	r3, #16
 8007d90:	687a      	ldr	r2, [r7, #4]
 8007d92:	4413      	add	r3, r2
 8007d94:	3304      	adds	r3, #4
 8007d96:	e00b      	b.n	8007db0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007d98:	7bbb      	ldrb	r3, [r7, #14]
 8007d9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007d9e:	4613      	mov	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	4413      	add	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	4413      	add	r3, r2
 8007dae:	3304      	adds	r3, #4
 8007db0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007db2:	7bbb      	ldrb	r3, [r7, #14]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <USBD_StdEPReq+0x266>
 8007db8:	7bbb      	ldrb	r3, [r7, #14]
 8007dba:	2b80      	cmp	r3, #128	@ 0x80
 8007dbc:	d103      	bne.n	8007dc6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	601a      	str	r2, [r3, #0]
 8007dc4:	e00e      	b.n	8007de4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007dc6:	7bbb      	ldrb	r3, [r7, #14]
 8007dc8:	4619      	mov	r1, r3
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f003 fa5c 	bl	800b288 <USBD_LL_IsStallEP>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d003      	beq.n	8007dde <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	e002      	b.n	8007de4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	2200      	movs	r2, #0
 8007de2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	2202      	movs	r2, #2
 8007de8:	4619      	mov	r1, r3
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f000 fb92 	bl	8008514 <USBD_CtlSendData>
              break;
 8007df0:	e004      	b.n	8007dfc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 fb23 	bl	8008440 <USBD_CtlError>
              break;
 8007dfa:	bf00      	nop
          }
          break;
 8007dfc:	e004      	b.n	8007e08 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007dfe:	6839      	ldr	r1, [r7, #0]
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fb1d 	bl	8008440 <USBD_CtlError>
          break;
 8007e06:	bf00      	nop
      }
      break;
 8007e08:	e004      	b.n	8007e14 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8007e0a:	6839      	ldr	r1, [r7, #0]
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fb17 	bl	8008440 <USBD_CtlError>
      break;
 8007e12:	bf00      	nop
  }

  return ret;
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	885b      	ldrh	r3, [r3, #2]
 8007e3a:	0a1b      	lsrs	r3, r3, #8
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	2b06      	cmp	r3, #6
 8007e42:	f200 8128 	bhi.w	8008096 <USBD_GetDescriptor+0x276>
 8007e46:	a201      	add	r2, pc, #4	@ (adr r2, 8007e4c <USBD_GetDescriptor+0x2c>)
 8007e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e4c:	08007e69 	.word	0x08007e69
 8007e50:	08007e81 	.word	0x08007e81
 8007e54:	08007ec1 	.word	0x08007ec1
 8007e58:	08008097 	.word	0x08008097
 8007e5c:	08008097 	.word	0x08008097
 8007e60:	08008037 	.word	0x08008037
 8007e64:	08008063 	.word	0x08008063
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	7c12      	ldrb	r2, [r2, #16]
 8007e74:	f107 0108 	add.w	r1, r7, #8
 8007e78:	4610      	mov	r0, r2
 8007e7a:	4798      	blx	r3
 8007e7c:	60f8      	str	r0, [r7, #12]
      break;
 8007e7e:	e112      	b.n	80080a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	7c1b      	ldrb	r3, [r3, #16]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d10d      	bne.n	8007ea4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e90:	f107 0208 	add.w	r2, r7, #8
 8007e94:	4610      	mov	r0, r2
 8007e96:	4798      	blx	r3
 8007e98:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007ea2:	e100      	b.n	80080a6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eac:	f107 0208 	add.w	r2, r7, #8
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	4798      	blx	r3
 8007eb4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	3301      	adds	r3, #1
 8007eba:	2202      	movs	r2, #2
 8007ebc:	701a      	strb	r2, [r3, #0]
      break;
 8007ebe:	e0f2      	b.n	80080a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	885b      	ldrh	r3, [r3, #2]
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b05      	cmp	r3, #5
 8007ec8:	f200 80ac 	bhi.w	8008024 <USBD_GetDescriptor+0x204>
 8007ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8007ed4 <USBD_GetDescriptor+0xb4>)
 8007ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed2:	bf00      	nop
 8007ed4:	08007eed 	.word	0x08007eed
 8007ed8:	08007f21 	.word	0x08007f21
 8007edc:	08007f55 	.word	0x08007f55
 8007ee0:	08007f89 	.word	0x08007f89
 8007ee4:	08007fbd 	.word	0x08007fbd
 8007ee8:	08007ff1 	.word	0x08007ff1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00b      	beq.n	8007f10 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	7c12      	ldrb	r2, [r2, #16]
 8007f04:	f107 0108 	add.w	r1, r7, #8
 8007f08:	4610      	mov	r0, r2
 8007f0a:	4798      	blx	r3
 8007f0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f0e:	e091      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f10:	6839      	ldr	r1, [r7, #0]
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f000 fa94 	bl	8008440 <USBD_CtlError>
            err++;
 8007f18:	7afb      	ldrb	r3, [r7, #11]
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f1e:	e089      	b.n	8008034 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00b      	beq.n	8007f44 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	7c12      	ldrb	r2, [r2, #16]
 8007f38:	f107 0108 	add.w	r1, r7, #8
 8007f3c:	4610      	mov	r0, r2
 8007f3e:	4798      	blx	r3
 8007f40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f42:	e077      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f44:	6839      	ldr	r1, [r7, #0]
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fa7a 	bl	8008440 <USBD_CtlError>
            err++;
 8007f4c:	7afb      	ldrb	r3, [r7, #11]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	72fb      	strb	r3, [r7, #11]
          break;
 8007f52:	e06f      	b.n	8008034 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00b      	beq.n	8007f78 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	7c12      	ldrb	r2, [r2, #16]
 8007f6c:	f107 0108 	add.w	r1, r7, #8
 8007f70:	4610      	mov	r0, r2
 8007f72:	4798      	blx	r3
 8007f74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f76:	e05d      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f78:	6839      	ldr	r1, [r7, #0]
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 fa60 	bl	8008440 <USBD_CtlError>
            err++;
 8007f80:	7afb      	ldrb	r3, [r7, #11]
 8007f82:	3301      	adds	r3, #1
 8007f84:	72fb      	strb	r3, [r7, #11]
          break;
 8007f86:	e055      	b.n	8008034 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f8e:	691b      	ldr	r3, [r3, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00b      	beq.n	8007fac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	7c12      	ldrb	r2, [r2, #16]
 8007fa0:	f107 0108 	add.w	r1, r7, #8
 8007fa4:	4610      	mov	r0, r2
 8007fa6:	4798      	blx	r3
 8007fa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007faa:	e043      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fa46 	bl	8008440 <USBD_CtlError>
            err++;
 8007fb4:	7afb      	ldrb	r3, [r7, #11]
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	72fb      	strb	r3, [r7, #11]
          break;
 8007fba:	e03b      	b.n	8008034 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00b      	beq.n	8007fe0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	7c12      	ldrb	r2, [r2, #16]
 8007fd4:	f107 0108 	add.w	r1, r7, #8
 8007fd8:	4610      	mov	r0, r2
 8007fda:	4798      	blx	r3
 8007fdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007fde:	e029      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007fe0:	6839      	ldr	r1, [r7, #0]
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f000 fa2c 	bl	8008440 <USBD_CtlError>
            err++;
 8007fe8:	7afb      	ldrb	r3, [r7, #11]
 8007fea:	3301      	adds	r3, #1
 8007fec:	72fb      	strb	r3, [r7, #11]
          break;
 8007fee:	e021      	b.n	8008034 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d00b      	beq.n	8008014 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	7c12      	ldrb	r2, [r2, #16]
 8008008:	f107 0108 	add.w	r1, r7, #8
 800800c:	4610      	mov	r0, r2
 800800e:	4798      	blx	r3
 8008010:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008012:	e00f      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008014:	6839      	ldr	r1, [r7, #0]
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fa12 	bl	8008440 <USBD_CtlError>
            err++;
 800801c:	7afb      	ldrb	r3, [r7, #11]
 800801e:	3301      	adds	r3, #1
 8008020:	72fb      	strb	r3, [r7, #11]
          break;
 8008022:	e007      	b.n	8008034 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008024:	6839      	ldr	r1, [r7, #0]
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fa0a 	bl	8008440 <USBD_CtlError>
          err++;
 800802c:	7afb      	ldrb	r3, [r7, #11]
 800802e:	3301      	adds	r3, #1
 8008030:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008032:	e038      	b.n	80080a6 <USBD_GetDescriptor+0x286>
 8008034:	e037      	b.n	80080a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	7c1b      	ldrb	r3, [r3, #16]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d109      	bne.n	8008052 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008046:	f107 0208 	add.w	r2, r7, #8
 800804a:	4610      	mov	r0, r2
 800804c:	4798      	blx	r3
 800804e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008050:	e029      	b.n	80080a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008052:	6839      	ldr	r1, [r7, #0]
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f9f3 	bl	8008440 <USBD_CtlError>
        err++;
 800805a:	7afb      	ldrb	r3, [r7, #11]
 800805c:	3301      	adds	r3, #1
 800805e:	72fb      	strb	r3, [r7, #11]
      break;
 8008060:	e021      	b.n	80080a6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	7c1b      	ldrb	r3, [r3, #16]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10d      	bne.n	8008086 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008072:	f107 0208 	add.w	r2, r7, #8
 8008076:	4610      	mov	r0, r2
 8008078:	4798      	blx	r3
 800807a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	3301      	adds	r3, #1
 8008080:	2207      	movs	r2, #7
 8008082:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008084:	e00f      	b.n	80080a6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008086:	6839      	ldr	r1, [r7, #0]
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f000 f9d9 	bl	8008440 <USBD_CtlError>
        err++;
 800808e:	7afb      	ldrb	r3, [r7, #11]
 8008090:	3301      	adds	r3, #1
 8008092:	72fb      	strb	r3, [r7, #11]
      break;
 8008094:	e007      	b.n	80080a6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008096:	6839      	ldr	r1, [r7, #0]
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f9d1 	bl	8008440 <USBD_CtlError>
      err++;
 800809e:	7afb      	ldrb	r3, [r7, #11]
 80080a0:	3301      	adds	r3, #1
 80080a2:	72fb      	strb	r3, [r7, #11]
      break;
 80080a4:	bf00      	nop
  }

  if (err != 0U)
 80080a6:	7afb      	ldrb	r3, [r7, #11]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d11c      	bne.n	80080e6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80080ac:	893b      	ldrh	r3, [r7, #8]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d011      	beq.n	80080d6 <USBD_GetDescriptor+0x2b6>
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	88db      	ldrh	r3, [r3, #6]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00d      	beq.n	80080d6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	88da      	ldrh	r2, [r3, #6]
 80080be:	893b      	ldrh	r3, [r7, #8]
 80080c0:	4293      	cmp	r3, r2
 80080c2:	bf28      	it	cs
 80080c4:	4613      	movcs	r3, r2
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80080ca:	893b      	ldrh	r3, [r7, #8]
 80080cc:	461a      	mov	r2, r3
 80080ce:	68f9      	ldr	r1, [r7, #12]
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fa1f 	bl	8008514 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	88db      	ldrh	r3, [r3, #6]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d104      	bne.n	80080e8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fa76 	bl	80085d0 <USBD_CtlSendStatus>
 80080e4:	e000      	b.n	80080e8 <USBD_GetDescriptor+0x2c8>
    return;
 80080e6:	bf00      	nop
    }
  }
}
 80080e8:	3710      	adds	r7, #16
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop

080080f0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	889b      	ldrh	r3, [r3, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d130      	bne.n	8008164 <USBD_SetAddress+0x74>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	88db      	ldrh	r3, [r3, #6]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d12c      	bne.n	8008164 <USBD_SetAddress+0x74>
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	885b      	ldrh	r3, [r3, #2]
 800810e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008110:	d828      	bhi.n	8008164 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	885b      	ldrh	r3, [r3, #2]
 8008116:	b2db      	uxtb	r3, r3
 8008118:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800811c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008124:	2b03      	cmp	r3, #3
 8008126:	d104      	bne.n	8008132 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008128:	6839      	ldr	r1, [r7, #0]
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f988 	bl	8008440 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008130:	e01d      	b.n	800816e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	7bfa      	ldrb	r2, [r7, #15]
 8008136:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800813a:	7bfb      	ldrb	r3, [r7, #15]
 800813c:	4619      	mov	r1, r3
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f003 f8cd 	bl	800b2de <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fa43 	bl	80085d0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800814a:	7bfb      	ldrb	r3, [r7, #15]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d004      	beq.n	800815a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008158:	e009      	b.n	800816e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2201      	movs	r2, #1
 800815e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008162:	e004      	b.n	800816e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008164:	6839      	ldr	r1, [r7, #0]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 f96a 	bl	8008440 <USBD_CtlError>
  }
}
 800816c:	bf00      	nop
 800816e:	bf00      	nop
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
	...

08008178 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	885b      	ldrh	r3, [r3, #2]
 8008186:	b2da      	uxtb	r2, r3
 8008188:	4b41      	ldr	r3, [pc, #260]	@ (8008290 <USBD_SetConfig+0x118>)
 800818a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800818c:	4b40      	ldr	r3, [pc, #256]	@ (8008290 <USBD_SetConfig+0x118>)
 800818e:	781b      	ldrb	r3, [r3, #0]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d904      	bls.n	800819e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008194:	6839      	ldr	r1, [r7, #0]
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f952 	bl	8008440 <USBD_CtlError>
 800819c:	e075      	b.n	800828a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d002      	beq.n	80081ae <USBD_SetConfig+0x36>
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d023      	beq.n	80081f4 <USBD_SetConfig+0x7c>
 80081ac:	e062      	b.n	8008274 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80081ae:	4b38      	ldr	r3, [pc, #224]	@ (8008290 <USBD_SetConfig+0x118>)
 80081b0:	781b      	ldrb	r3, [r3, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d01a      	beq.n	80081ec <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80081b6:	4b36      	ldr	r3, [pc, #216]	@ (8008290 <USBD_SetConfig+0x118>)
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	461a      	mov	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2203      	movs	r2, #3
 80081c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80081c8:	4b31      	ldr	r3, [pc, #196]	@ (8008290 <USBD_SetConfig+0x118>)
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	4619      	mov	r1, r3
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7ff f9e7 	bl	80075a2 <USBD_SetClassConfig>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	d104      	bne.n	80081e4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80081da:	6839      	ldr	r1, [r7, #0]
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f92f 	bl	8008440 <USBD_CtlError>
            return;
 80081e2:	e052      	b.n	800828a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f9f3 	bl	80085d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80081ea:	e04e      	b.n	800828a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 f9ef 	bl	80085d0 <USBD_CtlSendStatus>
        break;
 80081f2:	e04a      	b.n	800828a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80081f4:	4b26      	ldr	r3, [pc, #152]	@ (8008290 <USBD_SetConfig+0x118>)
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d112      	bne.n	8008222 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2202      	movs	r2, #2
 8008200:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008204:	4b22      	ldr	r3, [pc, #136]	@ (8008290 <USBD_SetConfig+0x118>)
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	461a      	mov	r2, r3
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800820e:	4b20      	ldr	r3, [pc, #128]	@ (8008290 <USBD_SetConfig+0x118>)
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	4619      	mov	r1, r3
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff f9e3 	bl	80075e0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f9d8 	bl	80085d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008220:	e033      	b.n	800828a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008222:	4b1b      	ldr	r3, [pc, #108]	@ (8008290 <USBD_SetConfig+0x118>)
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	461a      	mov	r2, r3
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	429a      	cmp	r2, r3
 800822e:	d01d      	beq.n	800826c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	b2db      	uxtb	r3, r3
 8008236:	4619      	mov	r1, r3
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7ff f9d1 	bl	80075e0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800823e:	4b14      	ldr	r3, [pc, #80]	@ (8008290 <USBD_SetConfig+0x118>)
 8008240:	781b      	ldrb	r3, [r3, #0]
 8008242:	461a      	mov	r2, r3
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008248:	4b11      	ldr	r3, [pc, #68]	@ (8008290 <USBD_SetConfig+0x118>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	4619      	mov	r1, r3
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7ff f9a7 	bl	80075a2 <USBD_SetClassConfig>
 8008254:	4603      	mov	r3, r0
 8008256:	2b02      	cmp	r3, #2
 8008258:	d104      	bne.n	8008264 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800825a:	6839      	ldr	r1, [r7, #0]
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 f8ef 	bl	8008440 <USBD_CtlError>
            return;
 8008262:	e012      	b.n	800828a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f9b3 	bl	80085d0 <USBD_CtlSendStatus>
        break;
 800826a:	e00e      	b.n	800828a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f9af 	bl	80085d0 <USBD_CtlSendStatus>
        break;
 8008272:	e00a      	b.n	800828a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f8e2 	bl	8008440 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800827c:	4b04      	ldr	r3, [pc, #16]	@ (8008290 <USBD_SetConfig+0x118>)
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	4619      	mov	r1, r3
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f7ff f9ac 	bl	80075e0 <USBD_ClrClassConfig>
        break;
 8008288:	bf00      	nop
    }
  }
}
 800828a:	3708      	adds	r7, #8
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	20000368 	.word	0x20000368

08008294 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	88db      	ldrh	r3, [r3, #6]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d004      	beq.n	80082b0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 f8c9 	bl	8008440 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80082ae:	e022      	b.n	80082f6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	dc02      	bgt.n	80082c0 <USBD_GetConfig+0x2c>
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	dc03      	bgt.n	80082c6 <USBD_GetConfig+0x32>
 80082be:	e015      	b.n	80082ec <USBD_GetConfig+0x58>
 80082c0:	2b03      	cmp	r3, #3
 80082c2:	d00b      	beq.n	80082dc <USBD_GetConfig+0x48>
 80082c4:	e012      	b.n	80082ec <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2200      	movs	r2, #0
 80082ca:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	3308      	adds	r3, #8
 80082d0:	2201      	movs	r2, #1
 80082d2:	4619      	mov	r1, r3
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 f91d 	bl	8008514 <USBD_CtlSendData>
        break;
 80082da:	e00c      	b.n	80082f6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	3304      	adds	r3, #4
 80082e0:	2201      	movs	r2, #1
 80082e2:	4619      	mov	r1, r3
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f915 	bl	8008514 <USBD_CtlSendData>
        break;
 80082ea:	e004      	b.n	80082f6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80082ec:	6839      	ldr	r1, [r7, #0]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f8a6 	bl	8008440 <USBD_CtlError>
        break;
 80082f4:	bf00      	nop
}
 80082f6:	bf00      	nop
 80082f8:	3708      	adds	r7, #8
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}

080082fe <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082fe:	b580      	push	{r7, lr}
 8008300:	b082      	sub	sp, #8
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800830e:	3b01      	subs	r3, #1
 8008310:	2b02      	cmp	r3, #2
 8008312:	d81e      	bhi.n	8008352 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	88db      	ldrh	r3, [r3, #6]
 8008318:	2b02      	cmp	r3, #2
 800831a:	d004      	beq.n	8008326 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800831c:	6839      	ldr	r1, [r7, #0]
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f88e 	bl	8008440 <USBD_CtlError>
        break;
 8008324:	e01a      	b.n	800835c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2201      	movs	r2, #1
 800832a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008332:	2b00      	cmp	r3, #0
 8008334:	d005      	beq.n	8008342 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	68db      	ldr	r3, [r3, #12]
 800833a:	f043 0202 	orr.w	r2, r3, #2
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	330c      	adds	r3, #12
 8008346:	2202      	movs	r2, #2
 8008348:	4619      	mov	r1, r3
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 f8e2 	bl	8008514 <USBD_CtlSendData>
      break;
 8008350:	e004      	b.n	800835c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008352:	6839      	ldr	r1, [r7, #0]
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f000 f873 	bl	8008440 <USBD_CtlError>
      break;
 800835a:	bf00      	nop
  }
}
 800835c:	bf00      	nop
 800835e:	3708      	adds	r7, #8
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}

08008364 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	885b      	ldrh	r3, [r3, #2]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d106      	bne.n	8008384 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2201      	movs	r2, #1
 800837a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f926 	bl	80085d0 <USBD_CtlSendStatus>
  }
}
 8008384:	bf00      	nop
 8008386:	3708      	adds	r7, #8
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800839c:	3b01      	subs	r3, #1
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d80b      	bhi.n	80083ba <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	885b      	ldrh	r3, [r3, #2]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d10c      	bne.n	80083c4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f90c 	bl	80085d0 <USBD_CtlSendStatus>
      }
      break;
 80083b8:	e004      	b.n	80083c4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80083ba:	6839      	ldr	r1, [r7, #0]
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f83f 	bl	8008440 <USBD_CtlError>
      break;
 80083c2:	e000      	b.n	80083c6 <USBD_ClrFeature+0x3a>
      break;
 80083c4:	bf00      	nop
  }
}
 80083c6:	bf00      	nop
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}

080083ce <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80083ce:	b480      	push	{r7}
 80083d0:	b083      	sub	sp, #12
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	781a      	ldrb	r2, [r3, #0]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	785a      	ldrb	r2, [r3, #1]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	3302      	adds	r3, #2
 80083ec:	781b      	ldrb	r3, [r3, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	3303      	adds	r3, #3
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	021b      	lsls	r3, r3, #8
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	4413      	add	r3, r2
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	3304      	adds	r3, #4
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	3305      	adds	r3, #5
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	021b      	lsls	r3, r3, #8
 8008412:	b29b      	uxth	r3, r3
 8008414:	4413      	add	r3, r2
 8008416:	b29a      	uxth	r2, r3
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	3306      	adds	r3, #6
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	3307      	adds	r3, #7
 8008428:	781b      	ldrb	r3, [r3, #0]
 800842a:	021b      	lsls	r3, r3, #8
 800842c:	b29b      	uxth	r3, r3
 800842e:	4413      	add	r3, r2
 8008430:	b29a      	uxth	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	80da      	strh	r2, [r3, #6]

}
 8008436:	bf00      	nop
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	bc80      	pop	{r7}
 800843e:	4770      	bx	lr

08008440 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b082      	sub	sp, #8
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800844a:	2180      	movs	r1, #128	@ 0x80
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f002 fedd 	bl	800b20c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008452:	2100      	movs	r1, #0
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f002 fed9 	bl	800b20c <USBD_LL_StallEP>
}
 800845a:	bf00      	nop
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008462:	b580      	push	{r7, lr}
 8008464:	b086      	sub	sp, #24
 8008466:	af00      	add	r7, sp, #0
 8008468:	60f8      	str	r0, [r7, #12]
 800846a:	60b9      	str	r1, [r7, #8]
 800846c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800846e:	2300      	movs	r3, #0
 8008470:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d032      	beq.n	80084de <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008478:	68f8      	ldr	r0, [r7, #12]
 800847a:	f000 f834 	bl	80084e6 <USBD_GetLen>
 800847e:	4603      	mov	r3, r0
 8008480:	3301      	adds	r3, #1
 8008482:	b29b      	uxth	r3, r3
 8008484:	005b      	lsls	r3, r3, #1
 8008486:	b29a      	uxth	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800848c:	7dfb      	ldrb	r3, [r7, #23]
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	75fa      	strb	r2, [r7, #23]
 8008492:	461a      	mov	r2, r3
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	4413      	add	r3, r2
 8008498:	687a      	ldr	r2, [r7, #4]
 800849a:	7812      	ldrb	r2, [r2, #0]
 800849c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	1c5a      	adds	r2, r3, #1
 80084a2:	75fa      	strb	r2, [r7, #23]
 80084a4:	461a      	mov	r2, r3
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	4413      	add	r3, r2
 80084aa:	2203      	movs	r2, #3
 80084ac:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80084ae:	e012      	b.n	80084d6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	1c5a      	adds	r2, r3, #1
 80084b4:	60fa      	str	r2, [r7, #12]
 80084b6:	7dfa      	ldrb	r2, [r7, #23]
 80084b8:	1c51      	adds	r1, r2, #1
 80084ba:	75f9      	strb	r1, [r7, #23]
 80084bc:	4611      	mov	r1, r2
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	440a      	add	r2, r1
 80084c2:	781b      	ldrb	r3, [r3, #0]
 80084c4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80084c6:	7dfb      	ldrb	r3, [r7, #23]
 80084c8:	1c5a      	adds	r2, r3, #1
 80084ca:	75fa      	strb	r2, [r7, #23]
 80084cc:	461a      	mov	r2, r3
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	4413      	add	r3, r2
 80084d2:	2200      	movs	r2, #0
 80084d4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1e8      	bne.n	80084b0 <USBD_GetString+0x4e>
    }
  }
}
 80084de:	bf00      	nop
 80084e0:	3718      	adds	r7, #24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b085      	sub	sp, #20
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80084ee:	2300      	movs	r3, #0
 80084f0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80084f2:	e005      	b.n	8008500 <USBD_GetLen+0x1a>
  {
    len++;
 80084f4:	7bfb      	ldrb	r3, [r7, #15]
 80084f6:	3301      	adds	r3, #1
 80084f8:	73fb      	strb	r3, [r7, #15]
    buf++;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	3301      	adds	r3, #1
 80084fe:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1f5      	bne.n	80084f4 <USBD_GetLen+0xe>
  }

  return len;
 8008508:	7bfb      	ldrb	r3, [r7, #15]
}
 800850a:	4618      	mov	r0, r3
 800850c:	3714      	adds	r7, #20
 800850e:	46bd      	mov	sp, r7
 8008510:	bc80      	pop	{r7}
 8008512:	4770      	bx	lr

08008514 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b084      	sub	sp, #16
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	4613      	mov	r3, r2
 8008520:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2202      	movs	r2, #2
 8008526:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800852a:	88fa      	ldrh	r2, [r7, #6]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008530:	88fa      	ldrh	r2, [r7, #6]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008536:	88fb      	ldrh	r3, [r7, #6]
 8008538:	68ba      	ldr	r2, [r7, #8]
 800853a:	2100      	movs	r1, #0
 800853c:	68f8      	ldr	r0, [r7, #12]
 800853e:	f002 feed 	bl	800b31c <USBD_LL_Transmit>

  return USBD_OK;
 8008542:	2300      	movs	r3, #0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	4613      	mov	r3, r2
 8008558:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800855a:	88fb      	ldrh	r3, [r7, #6]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	2100      	movs	r1, #0
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f002 fedb 	bl	800b31c <USBD_LL_Transmit>

  return USBD_OK;
 8008566:	2300      	movs	r3, #0
}
 8008568:	4618      	mov	r0, r3
 800856a:	3710      	adds	r7, #16
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}

08008570 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	4613      	mov	r3, r2
 800857c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2203      	movs	r2, #3
 8008582:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008586:	88fa      	ldrh	r2, [r7, #6]
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800858e:	88fa      	ldrh	r2, [r7, #6]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008596:	88fb      	ldrh	r3, [r7, #6]
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	2100      	movs	r1, #0
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f002 fee0 	bl	800b362 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b084      	sub	sp, #16
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	4613      	mov	r3, r2
 80085b8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085ba:	88fb      	ldrh	r3, [r7, #6]
 80085bc:	68ba      	ldr	r2, [r7, #8]
 80085be:	2100      	movs	r1, #0
 80085c0:	68f8      	ldr	r0, [r7, #12]
 80085c2:	f002 fece 	bl	800b362 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2204      	movs	r2, #4
 80085dc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80085e0:	2300      	movs	r3, #0
 80085e2:	2200      	movs	r2, #0
 80085e4:	2100      	movs	r1, #0
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f002 fe98 	bl	800b31c <USBD_LL_Transmit>

  return USBD_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b082      	sub	sp, #8
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2205      	movs	r2, #5
 8008602:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008606:	2300      	movs	r3, #0
 8008608:	2200      	movs	r2, #0
 800860a:	2100      	movs	r1, #0
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f002 fea8 	bl	800b362 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008626:	2300      	movs	r3, #0
 8008628:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800862a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800862e:	2b84      	cmp	r3, #132	@ 0x84
 8008630:	d005      	beq.n	800863e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008632:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	4413      	add	r3, r2
 800863a:	3303      	adds	r3, #3
 800863c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800863e:	68fb      	ldr	r3, [r7, #12]
}
 8008640:	4618      	mov	r0, r3
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	bc80      	pop	{r7}
 8008648:	4770      	bx	lr

0800864a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800864a:	b580      	push	{r7, lr}
 800864c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800864e:	f000 fe99 	bl	8009384 <vTaskStartScheduler>
  
  return osOK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	bd80      	pop	{r7, pc}

08008658 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800865a:	b089      	sub	sp, #36	@ 0x24
 800865c:	af04      	add	r7, sp, #16
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	695b      	ldr	r3, [r3, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d020      	beq.n	80086ac <osThreadCreate+0x54>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	699b      	ldr	r3, [r3, #24]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01c      	beq.n	80086ac <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685c      	ldr	r4, [r3, #4]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691e      	ldr	r6, [r3, #16]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008684:	4618      	mov	r0, r3
 8008686:	f7ff ffc9 	bl	800861c <makeFreeRtosPriority>
 800868a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	695b      	ldr	r3, [r3, #20]
 8008690:	687a      	ldr	r2, [r7, #4]
 8008692:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008694:	9202      	str	r2, [sp, #8]
 8008696:	9301      	str	r3, [sp, #4]
 8008698:	9100      	str	r1, [sp, #0]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	4632      	mov	r2, r6
 800869e:	4629      	mov	r1, r5
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 fca1 	bl	8008fe8 <xTaskCreateStatic>
 80086a6:	4603      	mov	r3, r0
 80086a8:	60fb      	str	r3, [r7, #12]
 80086aa:	e01c      	b.n	80086e6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685c      	ldr	r4, [r3, #4]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086b8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086c0:	4618      	mov	r0, r3
 80086c2:	f7ff ffab 	bl	800861c <makeFreeRtosPriority>
 80086c6:	4602      	mov	r2, r0
 80086c8:	f107 030c 	add.w	r3, r7, #12
 80086cc:	9301      	str	r3, [sp, #4]
 80086ce:	9200      	str	r2, [sp, #0]
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	4632      	mov	r2, r6
 80086d4:	4629      	mov	r1, r5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fce6 	bl	80090a8 <xTaskCreate>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d001      	beq.n	80086e6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80086e2:	2300      	movs	r3, #0
 80086e4:	e000      	b.n	80086e8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80086e6:	68fb      	ldr	r3, [r7, #12]
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3714      	adds	r7, #20
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086f0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <osDelay+0x16>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	e000      	b.n	8008708 <osDelay+0x18>
 8008706:	2301      	movs	r3, #1
 8008708:	4618      	mov	r0, r3
 800870a:	f000 fe05 	bl	8009318 <vTaskDelay>
  
  return osOK;
 800870e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008710:	4618      	mov	r0, r3
 8008712:	3710      	adds	r7, #16
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f103 0208 	add.w	r2, r3, #8
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008730:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f103 0208 	add.w	r2, r3, #8
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f103 0208 	add.w	r2, r3, #8
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800874c:	bf00      	nop
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008764:	bf00      	nop
 8008766:	370c      	adds	r7, #12
 8008768:	46bd      	mov	sp, r7
 800876a:	bc80      	pop	{r7}
 800876c:	4770      	bx	lr

0800876e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800876e:	b480      	push	{r7}
 8008770:	b085      	sub	sp, #20
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	689a      	ldr	r2, [r3, #8]
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	683a      	ldr	r2, [r7, #0]
 8008792:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	683a      	ldr	r2, [r7, #0]
 8008798:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	687a      	ldr	r2, [r7, #4]
 800879e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	601a      	str	r2, [r3, #0]
}
 80087aa:	bf00      	nop
 80087ac:	3714      	adds	r7, #20
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bc80      	pop	{r7}
 80087b2:	4770      	bx	lr

080087b4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087b4:	b480      	push	{r7}
 80087b6:	b085      	sub	sp, #20
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087ca:	d103      	bne.n	80087d4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	60fb      	str	r3, [r7, #12]
 80087d2:	e00c      	b.n	80087ee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	3308      	adds	r3, #8
 80087d8:	60fb      	str	r3, [r7, #12]
 80087da:	e002      	b.n	80087e2 <vListInsert+0x2e>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	60fb      	str	r3, [r7, #12]
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d2f6      	bcs.n	80087dc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	685a      	ldr	r2, [r3, #4]
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	685b      	ldr	r3, [r3, #4]
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	683a      	ldr	r2, [r7, #0]
 8008808:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	1c5a      	adds	r2, r3, #1
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	601a      	str	r2, [r3, #0]
}
 800881a:	bf00      	nop
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	bc80      	pop	{r7}
 8008822:	4770      	bx	lr

08008824 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	687a      	ldr	r2, [r7, #4]
 8008838:	6892      	ldr	r2, [r2, #8]
 800883a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	6852      	ldr	r2, [r2, #4]
 8008844:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	429a      	cmp	r2, r3
 800884e:	d103      	bne.n	8008858 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	689a      	ldr	r2, [r3, #8]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	1e5a      	subs	r2, r3, #1
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
}
 800886c:	4618      	mov	r0, r3
 800886e:	3714      	adds	r7, #20
 8008870:	46bd      	mov	sp, r7
 8008872:	bc80      	pop	{r7}
 8008874:	4770      	bx	lr
	...

08008878 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d10b      	bne.n	80088a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	e7fd      	b.n	80088a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80088a4:	f001 fb72 	bl	8009f8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088b0:	68f9      	ldr	r1, [r7, #12]
 80088b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088b4:	fb01 f303 	mul.w	r3, r1, r3
 80088b8:	441a      	add	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2200      	movs	r2, #0
 80088c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681a      	ldr	r2, [r3, #0]
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d4:	3b01      	subs	r3, #1
 80088d6:	68f9      	ldr	r1, [r7, #12]
 80088d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80088da:	fb01 f303 	mul.w	r3, r1, r3
 80088de:	441a      	add	r2, r3
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	22ff      	movs	r2, #255	@ 0xff
 80088e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	22ff      	movs	r2, #255	@ 0xff
 80088f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d114      	bne.n	8008924 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	691b      	ldr	r3, [r3, #16]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d01a      	beq.n	8008938 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	3310      	adds	r3, #16
 8008906:	4618      	mov	r0, r3
 8008908:	f000 ff86 	bl	8009818 <xTaskRemoveFromEventList>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d012      	beq.n	8008938 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008912:	4b0d      	ldr	r3, [pc, #52]	@ (8008948 <xQueueGenericReset+0xd0>)
 8008914:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008918:	601a      	str	r2, [r3, #0]
 800891a:	f3bf 8f4f 	dsb	sy
 800891e:	f3bf 8f6f 	isb	sy
 8008922:	e009      	b.n	8008938 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	3310      	adds	r3, #16
 8008928:	4618      	mov	r0, r3
 800892a:	f7ff fef5 	bl	8008718 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	3324      	adds	r3, #36	@ 0x24
 8008932:	4618      	mov	r0, r3
 8008934:	f7ff fef0 	bl	8008718 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008938:	f001 fb58 	bl	8009fec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800893c:	2301      	movs	r3, #1
}
 800893e:	4618      	mov	r0, r3
 8008940:	3710      	adds	r7, #16
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	e000ed04 	.word	0xe000ed04

0800894c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800894c:	b580      	push	{r7, lr}
 800894e:	b08a      	sub	sp, #40	@ 0x28
 8008950:	af02      	add	r7, sp, #8
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	4613      	mov	r3, r2
 8008958:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10b      	bne.n	8008978 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	613b      	str	r3, [r7, #16]
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	fb02 f303 	mul.w	r3, r2, r3
 8008980:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	3348      	adds	r3, #72	@ 0x48
 8008986:	4618      	mov	r0, r3
 8008988:	f001 fbc2 	bl	800a110 <pvPortMalloc>
 800898c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d011      	beq.n	80089b8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	3348      	adds	r3, #72	@ 0x48
 800899c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800899e:	69bb      	ldr	r3, [r7, #24]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089a6:	79fa      	ldrb	r2, [r7, #7]
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	4613      	mov	r3, r2
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	68b9      	ldr	r1, [r7, #8]
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	f000 f805 	bl	80089c2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80089b8:	69bb      	ldr	r3, [r7, #24]
	}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3720      	adds	r7, #32
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}

080089c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80089c2:	b580      	push	{r7, lr}
 80089c4:	b084      	sub	sp, #16
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	60f8      	str	r0, [r7, #12]
 80089ca:	60b9      	str	r1, [r7, #8]
 80089cc:	607a      	str	r2, [r7, #4]
 80089ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d103      	bne.n	80089de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80089d6:	69bb      	ldr	r3, [r7, #24]
 80089d8:	69ba      	ldr	r2, [r7, #24]
 80089da:	601a      	str	r2, [r3, #0]
 80089dc:	e002      	b.n	80089e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	68ba      	ldr	r2, [r7, #8]
 80089ee:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80089f0:	2101      	movs	r1, #1
 80089f2:	69b8      	ldr	r0, [r7, #24]
 80089f4:	f7ff ff40 	bl	8008878 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80089f8:	bf00      	nop
 80089fa:	3710      	adds	r7, #16
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}

08008a00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b08e      	sub	sp, #56	@ 0x38
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d10b      	bne.n	8008a34 <xQueueGenericSend+0x34>
	__asm volatile
 8008a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	e7fd      	b.n	8008a30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d103      	bne.n	8008a42 <xQueueGenericSend+0x42>
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d101      	bne.n	8008a46 <xQueueGenericSend+0x46>
 8008a42:	2301      	movs	r3, #1
 8008a44:	e000      	b.n	8008a48 <xQueueGenericSend+0x48>
 8008a46:	2300      	movs	r3, #0
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d10b      	bne.n	8008a64 <xQueueGenericSend+0x64>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008a5e:	bf00      	nop
 8008a60:	bf00      	nop
 8008a62:	e7fd      	b.n	8008a60 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	d103      	bne.n	8008a72 <xQueueGenericSend+0x72>
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d101      	bne.n	8008a76 <xQueueGenericSend+0x76>
 8008a72:	2301      	movs	r3, #1
 8008a74:	e000      	b.n	8008a78 <xQueueGenericSend+0x78>
 8008a76:	2300      	movs	r3, #0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10b      	bne.n	8008a94 <xQueueGenericSend+0x94>
	__asm volatile
 8008a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a80:	f383 8811 	msr	BASEPRI, r3
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	623b      	str	r3, [r7, #32]
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	e7fd      	b.n	8008a90 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a94:	f001 f880 	bl	8009b98 <xTaskGetSchedulerState>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d102      	bne.n	8008aa4 <xQueueGenericSend+0xa4>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <xQueueGenericSend+0xa8>
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	e000      	b.n	8008aaa <xQueueGenericSend+0xaa>
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d10b      	bne.n	8008ac6 <xQueueGenericSend+0xc6>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	61fb      	str	r3, [r7, #28]
}
 8008ac0:	bf00      	nop
 8008ac2:	bf00      	nop
 8008ac4:	e7fd      	b.n	8008ac2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008ac6:	f001 fa61 	bl	8009f8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d302      	bcc.n	8008adc <xQueueGenericSend+0xdc>
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d129      	bne.n	8008b30 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	68b9      	ldr	r1, [r7, #8]
 8008ae0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ae2:	f000 f971 	bl	8008dc8 <prvCopyDataToQueue>
 8008ae6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d010      	beq.n	8008b12 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af2:	3324      	adds	r3, #36	@ 0x24
 8008af4:	4618      	mov	r0, r3
 8008af6:	f000 fe8f 	bl	8009818 <xTaskRemoveFromEventList>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d013      	beq.n	8008b28 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008b00:	4b3f      	ldr	r3, [pc, #252]	@ (8008c00 <xQueueGenericSend+0x200>)
 8008b02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b06:	601a      	str	r2, [r3, #0]
 8008b08:	f3bf 8f4f 	dsb	sy
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	e00a      	b.n	8008b28 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d007      	beq.n	8008b28 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008b18:	4b39      	ldr	r3, [pc, #228]	@ (8008c00 <xQueueGenericSend+0x200>)
 8008b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b1e:	601a      	str	r2, [r3, #0]
 8008b20:	f3bf 8f4f 	dsb	sy
 8008b24:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008b28:	f001 fa60 	bl	8009fec <vPortExitCritical>
				return pdPASS;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	e063      	b.n	8008bf8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d103      	bne.n	8008b3e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008b36:	f001 fa59 	bl	8009fec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	e05c      	b.n	8008bf8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d106      	bne.n	8008b52 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008b44:	f107 0314 	add.w	r3, r7, #20
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 fec9 	bl	80098e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008b52:	f001 fa4b 	bl	8009fec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008b56:	f000 fc77 	bl	8009448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008b5a:	f001 fa17 	bl	8009f8c <vPortEnterCritical>
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b64:	b25b      	sxtb	r3, r3
 8008b66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b6a:	d103      	bne.n	8008b74 <xQueueGenericSend+0x174>
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b7a:	b25b      	sxtb	r3, r3
 8008b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b80:	d103      	bne.n	8008b8a <xQueueGenericSend+0x18a>
 8008b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b8a:	f001 fa2f 	bl	8009fec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b8e:	1d3a      	adds	r2, r7, #4
 8008b90:	f107 0314 	add.w	r3, r7, #20
 8008b94:	4611      	mov	r1, r2
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 feb8 	bl	800990c <xTaskCheckForTimeOut>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d124      	bne.n	8008bec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008ba2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ba4:	f000 fa08 	bl	8008fb8 <prvIsQueueFull>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d018      	beq.n	8008be0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb0:	3310      	adds	r3, #16
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	4611      	mov	r1, r2
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f000 fe08 	bl	80097cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008bbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bbe:	f000 f993 	bl	8008ee8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008bc2:	f000 fc4f 	bl	8009464 <xTaskResumeAll>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	f47f af7c 	bne.w	8008ac6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008bce:	4b0c      	ldr	r3, [pc, #48]	@ (8008c00 <xQueueGenericSend+0x200>)
 8008bd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bd4:	601a      	str	r2, [r3, #0]
 8008bd6:	f3bf 8f4f 	dsb	sy
 8008bda:	f3bf 8f6f 	isb	sy
 8008bde:	e772      	b.n	8008ac6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008be0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008be2:	f000 f981 	bl	8008ee8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008be6:	f000 fc3d 	bl	8009464 <xTaskResumeAll>
 8008bea:	e76c      	b.n	8008ac6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008bec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bee:	f000 f97b 	bl	8008ee8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008bf2:	f000 fc37 	bl	8009464 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008bf6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3738      	adds	r7, #56	@ 0x38
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}
 8008c00:	e000ed04 	.word	0xe000ed04

08008c04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b08c      	sub	sp, #48	@ 0x30
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	60f8      	str	r0, [r7, #12]
 8008c0c:	60b9      	str	r1, [r7, #8]
 8008c0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c10:	2300      	movs	r3, #0
 8008c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10b      	bne.n	8008c36 <xQueueReceive+0x32>
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	623b      	str	r3, [r7, #32]
}
 8008c30:	bf00      	nop
 8008c32:	bf00      	nop
 8008c34:	e7fd      	b.n	8008c32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d103      	bne.n	8008c44 <xQueueReceive+0x40>
 8008c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <xQueueReceive+0x44>
 8008c44:	2301      	movs	r3, #1
 8008c46:	e000      	b.n	8008c4a <xQueueReceive+0x46>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10b      	bne.n	8008c66 <xQueueReceive+0x62>
	__asm volatile
 8008c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c52:	f383 8811 	msr	BASEPRI, r3
 8008c56:	f3bf 8f6f 	isb	sy
 8008c5a:	f3bf 8f4f 	dsb	sy
 8008c5e:	61fb      	str	r3, [r7, #28]
}
 8008c60:	bf00      	nop
 8008c62:	bf00      	nop
 8008c64:	e7fd      	b.n	8008c62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c66:	f000 ff97 	bl	8009b98 <xTaskGetSchedulerState>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d102      	bne.n	8008c76 <xQueueReceive+0x72>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d101      	bne.n	8008c7a <xQueueReceive+0x76>
 8008c76:	2301      	movs	r3, #1
 8008c78:	e000      	b.n	8008c7c <xQueueReceive+0x78>
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10b      	bne.n	8008c98 <xQueueReceive+0x94>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	61bb      	str	r3, [r7, #24]
}
 8008c92:	bf00      	nop
 8008c94:	bf00      	nop
 8008c96:	e7fd      	b.n	8008c94 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c98:	f001 f978 	bl	8009f8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ca0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d01f      	beq.n	8008ce8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ca8:	68b9      	ldr	r1, [r7, #8]
 8008caa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cac:	f000 f8f6 	bl	8008e9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb2:	1e5a      	subs	r2, r3, #1
 8008cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00f      	beq.n	8008ce0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc2:	3310      	adds	r3, #16
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f000 fda7 	bl	8009818 <xTaskRemoveFromEventList>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d007      	beq.n	8008ce0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008cd0:	4b3c      	ldr	r3, [pc, #240]	@ (8008dc4 <xQueueReceive+0x1c0>)
 8008cd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cd6:	601a      	str	r2, [r3, #0]
 8008cd8:	f3bf 8f4f 	dsb	sy
 8008cdc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ce0:	f001 f984 	bl	8009fec <vPortExitCritical>
				return pdPASS;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e069      	b.n	8008dbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d103      	bne.n	8008cf6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008cee:	f001 f97d 	bl	8009fec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	e062      	b.n	8008dbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d106      	bne.n	8008d0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008cfc:	f107 0310 	add.w	r3, r7, #16
 8008d00:	4618      	mov	r0, r3
 8008d02:	f000 fded 	bl	80098e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d06:	2301      	movs	r3, #1
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d0a:	f001 f96f 	bl	8009fec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d0e:	f000 fb9b 	bl	8009448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d12:	f001 f93b 	bl	8009f8c <vPortEnterCritical>
 8008d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d1c:	b25b      	sxtb	r3, r3
 8008d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d22:	d103      	bne.n	8008d2c <xQueueReceive+0x128>
 8008d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d26:	2200      	movs	r2, #0
 8008d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d32:	b25b      	sxtb	r3, r3
 8008d34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d38:	d103      	bne.n	8008d42 <xQueueReceive+0x13e>
 8008d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d42:	f001 f953 	bl	8009fec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d46:	1d3a      	adds	r2, r7, #4
 8008d48:	f107 0310 	add.w	r3, r7, #16
 8008d4c:	4611      	mov	r1, r2
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fddc 	bl	800990c <xTaskCheckForTimeOut>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d123      	bne.n	8008da2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d5c:	f000 f916 	bl	8008f8c <prvIsQueueEmpty>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d017      	beq.n	8008d96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d68:	3324      	adds	r3, #36	@ 0x24
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	4611      	mov	r1, r2
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f000 fd2c 	bl	80097cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d76:	f000 f8b7 	bl	8008ee8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d7a:	f000 fb73 	bl	8009464 <xTaskResumeAll>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d189      	bne.n	8008c98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008d84:	4b0f      	ldr	r3, [pc, #60]	@ (8008dc4 <xQueueReceive+0x1c0>)
 8008d86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d8a:	601a      	str	r2, [r3, #0]
 8008d8c:	f3bf 8f4f 	dsb	sy
 8008d90:	f3bf 8f6f 	isb	sy
 8008d94:	e780      	b.n	8008c98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d98:	f000 f8a6 	bl	8008ee8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d9c:	f000 fb62 	bl	8009464 <xTaskResumeAll>
 8008da0:	e77a      	b.n	8008c98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008da2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008da4:	f000 f8a0 	bl	8008ee8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008da8:	f000 fb5c 	bl	8009464 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008dac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dae:	f000 f8ed 	bl	8008f8c <prvIsQueueEmpty>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	f43f af6f 	beq.w	8008c98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008dba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3730      	adds	r7, #48	@ 0x30
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	e000ed04 	.word	0xe000ed04

08008dc8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	60f8      	str	r0, [r7, #12]
 8008dd0:	60b9      	str	r1, [r7, #8]
 8008dd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ddc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d10d      	bne.n	8008e02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d14d      	bne.n	8008e8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	689b      	ldr	r3, [r3, #8]
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 feee 	bl	8009bd4 <xTaskPriorityDisinherit>
 8008df8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	609a      	str	r2, [r3, #8]
 8008e00:	e043      	b.n	8008e8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d119      	bne.n	8008e3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6858      	ldr	r0, [r3, #4]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e10:	461a      	mov	r2, r3
 8008e12:	68b9      	ldr	r1, [r7, #8]
 8008e14:	f003 fa7f 	bl	800c316 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	685a      	ldr	r2, [r3, #4]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e20:	441a      	add	r2, r3
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d32b      	bcc.n	8008e8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	605a      	str	r2, [r3, #4]
 8008e3a:	e026      	b.n	8008e8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	68d8      	ldr	r0, [r3, #12]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e44:	461a      	mov	r2, r3
 8008e46:	68b9      	ldr	r1, [r7, #8]
 8008e48:	f003 fa65 	bl	800c316 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	68da      	ldr	r2, [r3, #12]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e54:	425b      	negs	r3, r3
 8008e56:	441a      	add	r2, r3
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	68da      	ldr	r2, [r3, #12]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d207      	bcs.n	8008e78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	689a      	ldr	r2, [r3, #8]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e70:	425b      	negs	r3, r3
 8008e72:	441a      	add	r2, r3
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2b02      	cmp	r3, #2
 8008e7c:	d105      	bne.n	8008e8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d002      	beq.n	8008e8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	3b01      	subs	r3, #1
 8008e88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	1c5a      	adds	r2, r3, #1
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008e92:	697b      	ldr	r3, [r7, #20]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3718      	adds	r7, #24
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d018      	beq.n	8008ee0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68da      	ldr	r2, [r3, #12]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb6:	441a      	add	r2, r3
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	68da      	ldr	r2, [r3, #12]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	689b      	ldr	r3, [r3, #8]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d303      	bcc.n	8008ed0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	68d9      	ldr	r1, [r3, #12]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ed8:	461a      	mov	r2, r3
 8008eda:	6838      	ldr	r0, [r7, #0]
 8008edc:	f003 fa1b 	bl	800c316 <memcpy>
	}
}
 8008ee0:	bf00      	nop
 8008ee2:	3708      	adds	r7, #8
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008ef0:	f001 f84c 	bl	8009f8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008efa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008efc:	e011      	b.n	8008f22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d012      	beq.n	8008f2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	3324      	adds	r3, #36	@ 0x24
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f000 fc84 	bl	8009818 <xTaskRemoveFromEventList>
 8008f10:	4603      	mov	r3, r0
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d001      	beq.n	8008f1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f16:	f000 fd5d 	bl	80099d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f1a:	7bfb      	ldrb	r3, [r7, #15]
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	dce9      	bgt.n	8008efe <prvUnlockQueue+0x16>
 8008f2a:	e000      	b.n	8008f2e <prvUnlockQueue+0x46>
					break;
 8008f2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	22ff      	movs	r2, #255	@ 0xff
 8008f32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008f36:	f001 f859 	bl	8009fec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f3a:	f001 f827 	bl	8009f8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f46:	e011      	b.n	8008f6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d012      	beq.n	8008f76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	3310      	adds	r3, #16
 8008f54:	4618      	mov	r0, r3
 8008f56:	f000 fc5f 	bl	8009818 <xTaskRemoveFromEventList>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f60:	f000 fd38 	bl	80099d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008f64:	7bbb      	ldrb	r3, [r7, #14]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	dce9      	bgt.n	8008f48 <prvUnlockQueue+0x60>
 8008f74:	e000      	b.n	8008f78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	22ff      	movs	r2, #255	@ 0xff
 8008f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008f80:	f001 f834 	bl	8009fec <vPortExitCritical>
}
 8008f84:	bf00      	nop
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f94:	f000 fffa 	bl	8009f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d102      	bne.n	8008fa6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	60fb      	str	r3, [r7, #12]
 8008fa4:	e001      	b.n	8008faa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008faa:	f001 f81f 	bl	8009fec <vPortExitCritical>

	return xReturn;
 8008fae:	68fb      	ldr	r3, [r7, #12]
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3710      	adds	r7, #16
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fc0:	f000 ffe4 	bl	8009f8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d102      	bne.n	8008fd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	60fb      	str	r3, [r7, #12]
 8008fd4:	e001      	b.n	8008fda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fda:	f001 f807 	bl	8009fec <vPortExitCritical>

	return xReturn;
 8008fde:	68fb      	ldr	r3, [r7, #12]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b08e      	sub	sp, #56	@ 0x38
 8008fec:	af04      	add	r7, sp, #16
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
 8008ff4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d10b      	bne.n	8009014 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009000:	f383 8811 	msr	BASEPRI, r3
 8009004:	f3bf 8f6f 	isb	sy
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	623b      	str	r3, [r7, #32]
}
 800900e:	bf00      	nop
 8009010:	bf00      	nop
 8009012:	e7fd      	b.n	8009010 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009016:	2b00      	cmp	r3, #0
 8009018:	d10b      	bne.n	8009032 <xTaskCreateStatic+0x4a>
	__asm volatile
 800901a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800901e:	f383 8811 	msr	BASEPRI, r3
 8009022:	f3bf 8f6f 	isb	sy
 8009026:	f3bf 8f4f 	dsb	sy
 800902a:	61fb      	str	r3, [r7, #28]
}
 800902c:	bf00      	nop
 800902e:	bf00      	nop
 8009030:	e7fd      	b.n	800902e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009032:	2354      	movs	r3, #84	@ 0x54
 8009034:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	2b54      	cmp	r3, #84	@ 0x54
 800903a:	d00b      	beq.n	8009054 <xTaskCreateStatic+0x6c>
	__asm volatile
 800903c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009040:	f383 8811 	msr	BASEPRI, r3
 8009044:	f3bf 8f6f 	isb	sy
 8009048:	f3bf 8f4f 	dsb	sy
 800904c:	61bb      	str	r3, [r7, #24]
}
 800904e:	bf00      	nop
 8009050:	bf00      	nop
 8009052:	e7fd      	b.n	8009050 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009054:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009058:	2b00      	cmp	r3, #0
 800905a:	d01e      	beq.n	800909a <xTaskCreateStatic+0xb2>
 800905c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800905e:	2b00      	cmp	r3, #0
 8009060:	d01b      	beq.n	800909a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009064:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800906a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800906c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906e:	2202      	movs	r2, #2
 8009070:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009074:	2300      	movs	r3, #0
 8009076:	9303      	str	r3, [sp, #12]
 8009078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907a:	9302      	str	r3, [sp, #8]
 800907c:	f107 0314 	add.w	r3, r7, #20
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009084:	9300      	str	r3, [sp, #0]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	68b9      	ldr	r1, [r7, #8]
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f000 f850 	bl	8009132 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009092:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009094:	f000 f8d6 	bl	8009244 <prvAddNewTaskToReadyList>
 8009098:	e001      	b.n	800909e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800909a:	2300      	movs	r3, #0
 800909c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800909e:	697b      	ldr	r3, [r7, #20]
	}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3728      	adds	r7, #40	@ 0x28
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b08c      	sub	sp, #48	@ 0x30
 80090ac:	af04      	add	r7, sp, #16
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	603b      	str	r3, [r7, #0]
 80090b4:	4613      	mov	r3, r2
 80090b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80090b8:	88fb      	ldrh	r3, [r7, #6]
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	4618      	mov	r0, r3
 80090be:	f001 f827 	bl	800a110 <pvPortMalloc>
 80090c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00e      	beq.n	80090e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80090ca:	2054      	movs	r0, #84	@ 0x54
 80090cc:	f001 f820 	bl	800a110 <pvPortMalloc>
 80090d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80090d2:	69fb      	ldr	r3, [r7, #28]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d003      	beq.n	80090e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	697a      	ldr	r2, [r7, #20]
 80090dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80090de:	e005      	b.n	80090ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80090e0:	6978      	ldr	r0, [r7, #20]
 80090e2:	f001 f8e3 	bl	800a2ac <vPortFree>
 80090e6:	e001      	b.n	80090ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80090e8:	2300      	movs	r3, #0
 80090ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d017      	beq.n	8009122 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	2200      	movs	r2, #0
 80090f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80090fa:	88fa      	ldrh	r2, [r7, #6]
 80090fc:	2300      	movs	r3, #0
 80090fe:	9303      	str	r3, [sp, #12]
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	9302      	str	r3, [sp, #8]
 8009104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800910a:	9300      	str	r3, [sp, #0]
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 f80e 	bl	8009132 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009116:	69f8      	ldr	r0, [r7, #28]
 8009118:	f000 f894 	bl	8009244 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800911c:	2301      	movs	r3, #1
 800911e:	61bb      	str	r3, [r7, #24]
 8009120:	e002      	b.n	8009128 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009122:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009126:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009128:	69bb      	ldr	r3, [r7, #24]
	}
 800912a:	4618      	mov	r0, r3
 800912c:	3720      	adds	r7, #32
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b088      	sub	sp, #32
 8009136:	af00      	add	r7, sp, #0
 8009138:	60f8      	str	r0, [r7, #12]
 800913a:	60b9      	str	r1, [r7, #8]
 800913c:	607a      	str	r2, [r7, #4]
 800913e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009142:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800914a:	3b01      	subs	r3, #1
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	4413      	add	r3, r2
 8009150:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009152:	69bb      	ldr	r3, [r7, #24]
 8009154:	f023 0307 	bic.w	r3, r3, #7
 8009158:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800915a:	69bb      	ldr	r3, [r7, #24]
 800915c:	f003 0307 	and.w	r3, r3, #7
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00b      	beq.n	800917c <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	617b      	str	r3, [r7, #20]
}
 8009176:	bf00      	nop
 8009178:	bf00      	nop
 800917a:	e7fd      	b.n	8009178 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d01f      	beq.n	80091c2 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009182:	2300      	movs	r3, #0
 8009184:	61fb      	str	r3, [r7, #28]
 8009186:	e012      	b.n	80091ae <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009188:	68ba      	ldr	r2, [r7, #8]
 800918a:	69fb      	ldr	r3, [r7, #28]
 800918c:	4413      	add	r3, r2
 800918e:	7819      	ldrb	r1, [r3, #0]
 8009190:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	4413      	add	r3, r2
 8009196:	3334      	adds	r3, #52	@ 0x34
 8009198:	460a      	mov	r2, r1
 800919a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	69fb      	ldr	r3, [r7, #28]
 80091a0:	4413      	add	r3, r2
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d006      	beq.n	80091b6 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	3301      	adds	r3, #1
 80091ac:	61fb      	str	r3, [r7, #28]
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	2b0f      	cmp	r3, #15
 80091b2:	d9e9      	bls.n	8009188 <prvInitialiseNewTask+0x56>
 80091b4:	e000      	b.n	80091b8 <prvInitialiseNewTask+0x86>
			{
				break;
 80091b6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80091b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80091c0:	e003      	b.n	80091ca <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80091c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c4:	2200      	movs	r2, #0
 80091c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80091ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091cc:	2b06      	cmp	r3, #6
 80091ce:	d901      	bls.n	80091d4 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80091d0:	2306      	movs	r3, #6
 80091d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091d8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091de:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80091e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e2:	2200      	movs	r2, #0
 80091e4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80091e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e8:	3304      	adds	r3, #4
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff fab3 	bl	8008756 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80091f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f2:	3318      	adds	r3, #24
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7ff faae 	bl	8008756 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80091fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091fe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	f1c3 0207 	rsb	r2, r3, #7
 8009206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009208:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800920e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009212:	2200      	movs	r2, #0
 8009214:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009218:	2200      	movs	r2, #0
 800921a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	68f9      	ldr	r1, [r7, #12]
 8009222:	69b8      	ldr	r0, [r7, #24]
 8009224:	f000 fdc4 	bl	8009db0 <pxPortInitialiseStack>
 8009228:	4602      	mov	r2, r0
 800922a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800922c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800922e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009238:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800923a:	bf00      	nop
 800923c:	3720      	adds	r7, #32
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
	...

08009244 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800924c:	f000 fe9e 	bl	8009f8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009250:	4b2a      	ldr	r3, [pc, #168]	@ (80092fc <prvAddNewTaskToReadyList+0xb8>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	3301      	adds	r3, #1
 8009256:	4a29      	ldr	r2, [pc, #164]	@ (80092fc <prvAddNewTaskToReadyList+0xb8>)
 8009258:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800925a:	4b29      	ldr	r3, [pc, #164]	@ (8009300 <prvAddNewTaskToReadyList+0xbc>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d109      	bne.n	8009276 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009262:	4a27      	ldr	r2, [pc, #156]	@ (8009300 <prvAddNewTaskToReadyList+0xbc>)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009268:	4b24      	ldr	r3, [pc, #144]	@ (80092fc <prvAddNewTaskToReadyList+0xb8>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d110      	bne.n	8009292 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009270:	f000 fbd4 	bl	8009a1c <prvInitialiseTaskLists>
 8009274:	e00d      	b.n	8009292 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009276:	4b23      	ldr	r3, [pc, #140]	@ (8009304 <prvAddNewTaskToReadyList+0xc0>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d109      	bne.n	8009292 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800927e:	4b20      	ldr	r3, [pc, #128]	@ (8009300 <prvAddNewTaskToReadyList+0xbc>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009288:	429a      	cmp	r2, r3
 800928a:	d802      	bhi.n	8009292 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800928c:	4a1c      	ldr	r2, [pc, #112]	@ (8009300 <prvAddNewTaskToReadyList+0xbc>)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009292:	4b1d      	ldr	r3, [pc, #116]	@ (8009308 <prvAddNewTaskToReadyList+0xc4>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	3301      	adds	r3, #1
 8009298:	4a1b      	ldr	r2, [pc, #108]	@ (8009308 <prvAddNewTaskToReadyList+0xc4>)
 800929a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092a0:	2201      	movs	r2, #1
 80092a2:	409a      	lsls	r2, r3
 80092a4:	4b19      	ldr	r3, [pc, #100]	@ (800930c <prvAddNewTaskToReadyList+0xc8>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	4a18      	ldr	r2, [pc, #96]	@ (800930c <prvAddNewTaskToReadyList+0xc8>)
 80092ac:	6013      	str	r3, [r2, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092b2:	4613      	mov	r3, r2
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	4413      	add	r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	4a15      	ldr	r2, [pc, #84]	@ (8009310 <prvAddNewTaskToReadyList+0xcc>)
 80092bc:	441a      	add	r2, r3
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	3304      	adds	r3, #4
 80092c2:	4619      	mov	r1, r3
 80092c4:	4610      	mov	r0, r2
 80092c6:	f7ff fa52 	bl	800876e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80092ca:	f000 fe8f 	bl	8009fec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80092ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009304 <prvAddNewTaskToReadyList+0xc0>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00e      	beq.n	80092f4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80092d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009300 <prvAddNewTaskToReadyList+0xbc>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d207      	bcs.n	80092f4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80092e4:	4b0b      	ldr	r3, [pc, #44]	@ (8009314 <prvAddNewTaskToReadyList+0xd0>)
 80092e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092ea:	601a      	str	r2, [r3, #0]
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092f4:	bf00      	nop
 80092f6:	3708      	adds	r7, #8
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	2000046c 	.word	0x2000046c
 8009300:	2000036c 	.word	0x2000036c
 8009304:	20000478 	.word	0x20000478
 8009308:	20000488 	.word	0x20000488
 800930c:	20000474 	.word	0x20000474
 8009310:	20000370 	.word	0x20000370
 8009314:	e000ed04 	.word	0xe000ed04

08009318 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009318:	b580      	push	{r7, lr}
 800931a:	b084      	sub	sp, #16
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009320:	2300      	movs	r3, #0
 8009322:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d018      	beq.n	800935c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800932a:	4b14      	ldr	r3, [pc, #80]	@ (800937c <vTaskDelay+0x64>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d00b      	beq.n	800934a <vTaskDelay+0x32>
	__asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	60bb      	str	r3, [r7, #8]
}
 8009344:	bf00      	nop
 8009346:	bf00      	nop
 8009348:	e7fd      	b.n	8009346 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800934a:	f000 f87d 	bl	8009448 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800934e:	2100      	movs	r1, #0
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f000 fcc7 	bl	8009ce4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009356:	f000 f885 	bl	8009464 <xTaskResumeAll>
 800935a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d107      	bne.n	8009372 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009362:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <vTaskDelay+0x68>)
 8009364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009368:	601a      	str	r2, [r3, #0]
 800936a:	f3bf 8f4f 	dsb	sy
 800936e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009372:	bf00      	nop
 8009374:	3710      	adds	r7, #16
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20000494 	.word	0x20000494
 8009380:	e000ed04 	.word	0xe000ed04

08009384 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b08a      	sub	sp, #40	@ 0x28
 8009388:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800938a:	2300      	movs	r3, #0
 800938c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800938e:	2300      	movs	r3, #0
 8009390:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009392:	463a      	mov	r2, r7
 8009394:	1d39      	adds	r1, r7, #4
 8009396:	f107 0308 	add.w	r3, r7, #8
 800939a:	4618      	mov	r0, r3
 800939c:	f001 f8a4 	bl	800a4e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80093a0:	6839      	ldr	r1, [r7, #0]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	9202      	str	r2, [sp, #8]
 80093a8:	9301      	str	r3, [sp, #4]
 80093aa:	2300      	movs	r3, #0
 80093ac:	9300      	str	r3, [sp, #0]
 80093ae:	2300      	movs	r3, #0
 80093b0:	460a      	mov	r2, r1
 80093b2:	491f      	ldr	r1, [pc, #124]	@ (8009430 <vTaskStartScheduler+0xac>)
 80093b4:	481f      	ldr	r0, [pc, #124]	@ (8009434 <vTaskStartScheduler+0xb0>)
 80093b6:	f7ff fe17 	bl	8008fe8 <xTaskCreateStatic>
 80093ba:	4603      	mov	r3, r0
 80093bc:	4a1e      	ldr	r2, [pc, #120]	@ (8009438 <vTaskStartScheduler+0xb4>)
 80093be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80093c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009438 <vTaskStartScheduler+0xb4>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d002      	beq.n	80093ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80093c8:	2301      	movs	r3, #1
 80093ca:	617b      	str	r3, [r7, #20]
 80093cc:	e001      	b.n	80093d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80093ce:	2300      	movs	r3, #0
 80093d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d116      	bne.n	8009406 <vTaskStartScheduler+0x82>
	__asm volatile
 80093d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093dc:	f383 8811 	msr	BASEPRI, r3
 80093e0:	f3bf 8f6f 	isb	sy
 80093e4:	f3bf 8f4f 	dsb	sy
 80093e8:	613b      	str	r3, [r7, #16]
}
 80093ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80093ec:	4b13      	ldr	r3, [pc, #76]	@ (800943c <vTaskStartScheduler+0xb8>)
 80093ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80093f4:	4b12      	ldr	r3, [pc, #72]	@ (8009440 <vTaskStartScheduler+0xbc>)
 80093f6:	2201      	movs	r2, #1
 80093f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80093fa:	4b12      	ldr	r3, [pc, #72]	@ (8009444 <vTaskStartScheduler+0xc0>)
 80093fc:	2200      	movs	r2, #0
 80093fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009400:	f000 fd52 	bl	8009ea8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009404:	e00f      	b.n	8009426 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800940c:	d10b      	bne.n	8009426 <vTaskStartScheduler+0xa2>
	__asm volatile
 800940e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009412:	f383 8811 	msr	BASEPRI, r3
 8009416:	f3bf 8f6f 	isb	sy
 800941a:	f3bf 8f4f 	dsb	sy
 800941e:	60fb      	str	r3, [r7, #12]
}
 8009420:	bf00      	nop
 8009422:	bf00      	nop
 8009424:	e7fd      	b.n	8009422 <vTaskStartScheduler+0x9e>
}
 8009426:	bf00      	nop
 8009428:	3718      	adds	r7, #24
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
 800942e:	bf00      	nop
 8009430:	0800e3c8 	.word	0x0800e3c8
 8009434:	080099ed 	.word	0x080099ed
 8009438:	20000490 	.word	0x20000490
 800943c:	2000048c 	.word	0x2000048c
 8009440:	20000478 	.word	0x20000478
 8009444:	20000470 	.word	0x20000470

08009448 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009448:	b480      	push	{r7}
 800944a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800944c:	4b04      	ldr	r3, [pc, #16]	@ (8009460 <vTaskSuspendAll+0x18>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	3301      	adds	r3, #1
 8009452:	4a03      	ldr	r2, [pc, #12]	@ (8009460 <vTaskSuspendAll+0x18>)
 8009454:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009456:	bf00      	nop
 8009458:	46bd      	mov	sp, r7
 800945a:	bc80      	pop	{r7}
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	20000494 	.word	0x20000494

08009464 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800946a:	2300      	movs	r3, #0
 800946c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800946e:	2300      	movs	r3, #0
 8009470:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009472:	4b42      	ldr	r3, [pc, #264]	@ (800957c <xTaskResumeAll+0x118>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d10b      	bne.n	8009492 <xTaskResumeAll+0x2e>
	__asm volatile
 800947a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800947e:	f383 8811 	msr	BASEPRI, r3
 8009482:	f3bf 8f6f 	isb	sy
 8009486:	f3bf 8f4f 	dsb	sy
 800948a:	603b      	str	r3, [r7, #0]
}
 800948c:	bf00      	nop
 800948e:	bf00      	nop
 8009490:	e7fd      	b.n	800948e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009492:	f000 fd7b 	bl	8009f8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009496:	4b39      	ldr	r3, [pc, #228]	@ (800957c <xTaskResumeAll+0x118>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3b01      	subs	r3, #1
 800949c:	4a37      	ldr	r2, [pc, #220]	@ (800957c <xTaskResumeAll+0x118>)
 800949e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094a0:	4b36      	ldr	r3, [pc, #216]	@ (800957c <xTaskResumeAll+0x118>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d161      	bne.n	800956c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80094a8:	4b35      	ldr	r3, [pc, #212]	@ (8009580 <xTaskResumeAll+0x11c>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d05d      	beq.n	800956c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80094b0:	e02e      	b.n	8009510 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094b2:	4b34      	ldr	r3, [pc, #208]	@ (8009584 <xTaskResumeAll+0x120>)
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3318      	adds	r3, #24
 80094be:	4618      	mov	r0, r3
 80094c0:	f7ff f9b0 	bl	8008824 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	3304      	adds	r3, #4
 80094c8:	4618      	mov	r0, r3
 80094ca:	f7ff f9ab 	bl	8008824 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d2:	2201      	movs	r2, #1
 80094d4:	409a      	lsls	r2, r3
 80094d6:	4b2c      	ldr	r3, [pc, #176]	@ (8009588 <xTaskResumeAll+0x124>)
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4313      	orrs	r3, r2
 80094dc:	4a2a      	ldr	r2, [pc, #168]	@ (8009588 <xTaskResumeAll+0x124>)
 80094de:	6013      	str	r3, [r2, #0]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e4:	4613      	mov	r3, r2
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	4413      	add	r3, r2
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4a27      	ldr	r2, [pc, #156]	@ (800958c <xTaskResumeAll+0x128>)
 80094ee:	441a      	add	r2, r3
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	3304      	adds	r3, #4
 80094f4:	4619      	mov	r1, r3
 80094f6:	4610      	mov	r0, r2
 80094f8:	f7ff f939 	bl	800876e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009500:	4b23      	ldr	r3, [pc, #140]	@ (8009590 <xTaskResumeAll+0x12c>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009506:	429a      	cmp	r2, r3
 8009508:	d302      	bcc.n	8009510 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800950a:	4b22      	ldr	r3, [pc, #136]	@ (8009594 <xTaskResumeAll+0x130>)
 800950c:	2201      	movs	r2, #1
 800950e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009510:	4b1c      	ldr	r3, [pc, #112]	@ (8009584 <xTaskResumeAll+0x120>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d1cc      	bne.n	80094b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d001      	beq.n	8009522 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800951e:	f000 fb1b 	bl	8009b58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009522:	4b1d      	ldr	r3, [pc, #116]	@ (8009598 <xTaskResumeAll+0x134>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d010      	beq.n	8009550 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800952e:	f000 f837 	bl	80095a0 <xTaskIncrementTick>
 8009532:	4603      	mov	r3, r0
 8009534:	2b00      	cmp	r3, #0
 8009536:	d002      	beq.n	800953e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009538:	4b16      	ldr	r3, [pc, #88]	@ (8009594 <xTaskResumeAll+0x130>)
 800953a:	2201      	movs	r2, #1
 800953c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	3b01      	subs	r3, #1
 8009542:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d1f1      	bne.n	800952e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800954a:	4b13      	ldr	r3, [pc, #76]	@ (8009598 <xTaskResumeAll+0x134>)
 800954c:	2200      	movs	r2, #0
 800954e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009550:	4b10      	ldr	r3, [pc, #64]	@ (8009594 <xTaskResumeAll+0x130>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d009      	beq.n	800956c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009558:	2301      	movs	r3, #1
 800955a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800955c:	4b0f      	ldr	r3, [pc, #60]	@ (800959c <xTaskResumeAll+0x138>)
 800955e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009562:	601a      	str	r2, [r3, #0]
 8009564:	f3bf 8f4f 	dsb	sy
 8009568:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800956c:	f000 fd3e 	bl	8009fec <vPortExitCritical>

	return xAlreadyYielded;
 8009570:	68bb      	ldr	r3, [r7, #8]
}
 8009572:	4618      	mov	r0, r3
 8009574:	3710      	adds	r7, #16
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	20000494 	.word	0x20000494
 8009580:	2000046c 	.word	0x2000046c
 8009584:	2000042c 	.word	0x2000042c
 8009588:	20000474 	.word	0x20000474
 800958c:	20000370 	.word	0x20000370
 8009590:	2000036c 	.word	0x2000036c
 8009594:	20000480 	.word	0x20000480
 8009598:	2000047c 	.word	0x2000047c
 800959c:	e000ed04 	.word	0xe000ed04

080095a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b086      	sub	sp, #24
 80095a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80095a6:	2300      	movs	r3, #0
 80095a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095aa:	4b4f      	ldr	r3, [pc, #316]	@ (80096e8 <xTaskIncrementTick+0x148>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f040 808f 	bne.w	80096d2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80095b4:	4b4d      	ldr	r3, [pc, #308]	@ (80096ec <xTaskIncrementTick+0x14c>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	3301      	adds	r3, #1
 80095ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80095bc:	4a4b      	ldr	r2, [pc, #300]	@ (80096ec <xTaskIncrementTick+0x14c>)
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d121      	bne.n	800960c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80095c8:	4b49      	ldr	r3, [pc, #292]	@ (80096f0 <xTaskIncrementTick+0x150>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00b      	beq.n	80095ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80095d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d6:	f383 8811 	msr	BASEPRI, r3
 80095da:	f3bf 8f6f 	isb	sy
 80095de:	f3bf 8f4f 	dsb	sy
 80095e2:	603b      	str	r3, [r7, #0]
}
 80095e4:	bf00      	nop
 80095e6:	bf00      	nop
 80095e8:	e7fd      	b.n	80095e6 <xTaskIncrementTick+0x46>
 80095ea:	4b41      	ldr	r3, [pc, #260]	@ (80096f0 <xTaskIncrementTick+0x150>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	60fb      	str	r3, [r7, #12]
 80095f0:	4b40      	ldr	r3, [pc, #256]	@ (80096f4 <xTaskIncrementTick+0x154>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a3e      	ldr	r2, [pc, #248]	@ (80096f0 <xTaskIncrementTick+0x150>)
 80095f6:	6013      	str	r3, [r2, #0]
 80095f8:	4a3e      	ldr	r2, [pc, #248]	@ (80096f4 <xTaskIncrementTick+0x154>)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	4b3e      	ldr	r3, [pc, #248]	@ (80096f8 <xTaskIncrementTick+0x158>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	3301      	adds	r3, #1
 8009604:	4a3c      	ldr	r2, [pc, #240]	@ (80096f8 <xTaskIncrementTick+0x158>)
 8009606:	6013      	str	r3, [r2, #0]
 8009608:	f000 faa6 	bl	8009b58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800960c:	4b3b      	ldr	r3, [pc, #236]	@ (80096fc <xTaskIncrementTick+0x15c>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	429a      	cmp	r2, r3
 8009614:	d348      	bcc.n	80096a8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009616:	4b36      	ldr	r3, [pc, #216]	@ (80096f0 <xTaskIncrementTick+0x150>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d104      	bne.n	800962a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009620:	4b36      	ldr	r3, [pc, #216]	@ (80096fc <xTaskIncrementTick+0x15c>)
 8009622:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009626:	601a      	str	r2, [r3, #0]
					break;
 8009628:	e03e      	b.n	80096a8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800962a:	4b31      	ldr	r3, [pc, #196]	@ (80096f0 <xTaskIncrementTick+0x150>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	68db      	ldr	r3, [r3, #12]
 8009632:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	685b      	ldr	r3, [r3, #4]
 8009638:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800963a:	693a      	ldr	r2, [r7, #16]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	429a      	cmp	r2, r3
 8009640:	d203      	bcs.n	800964a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009642:	4a2e      	ldr	r2, [pc, #184]	@ (80096fc <xTaskIncrementTick+0x15c>)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009648:	e02e      	b.n	80096a8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	3304      	adds	r3, #4
 800964e:	4618      	mov	r0, r3
 8009650:	f7ff f8e8 	bl	8008824 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009658:	2b00      	cmp	r3, #0
 800965a:	d004      	beq.n	8009666 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	3318      	adds	r3, #24
 8009660:	4618      	mov	r0, r3
 8009662:	f7ff f8df 	bl	8008824 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800966a:	2201      	movs	r2, #1
 800966c:	409a      	lsls	r2, r3
 800966e:	4b24      	ldr	r3, [pc, #144]	@ (8009700 <xTaskIncrementTick+0x160>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4313      	orrs	r3, r2
 8009674:	4a22      	ldr	r2, [pc, #136]	@ (8009700 <xTaskIncrementTick+0x160>)
 8009676:	6013      	str	r3, [r2, #0]
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967c:	4613      	mov	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	4a1f      	ldr	r2, [pc, #124]	@ (8009704 <xTaskIncrementTick+0x164>)
 8009686:	441a      	add	r2, r3
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	3304      	adds	r3, #4
 800968c:	4619      	mov	r1, r3
 800968e:	4610      	mov	r0, r2
 8009690:	f7ff f86d 	bl	800876e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009698:	4b1b      	ldr	r3, [pc, #108]	@ (8009708 <xTaskIncrementTick+0x168>)
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800969e:	429a      	cmp	r2, r3
 80096a0:	d3b9      	bcc.n	8009616 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80096a2:	2301      	movs	r3, #1
 80096a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096a6:	e7b6      	b.n	8009616 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80096a8:	4b17      	ldr	r3, [pc, #92]	@ (8009708 <xTaskIncrementTick+0x168>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ae:	4915      	ldr	r1, [pc, #84]	@ (8009704 <xTaskIncrementTick+0x164>)
 80096b0:	4613      	mov	r3, r2
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	4413      	add	r3, r2
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	440b      	add	r3, r1
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d901      	bls.n	80096c4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80096c0:	2301      	movs	r3, #1
 80096c2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80096c4:	4b11      	ldr	r3, [pc, #68]	@ (800970c <xTaskIncrementTick+0x16c>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d007      	beq.n	80096dc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80096cc:	2301      	movs	r3, #1
 80096ce:	617b      	str	r3, [r7, #20]
 80096d0:	e004      	b.n	80096dc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80096d2:	4b0f      	ldr	r3, [pc, #60]	@ (8009710 <xTaskIncrementTick+0x170>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	3301      	adds	r3, #1
 80096d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009710 <xTaskIncrementTick+0x170>)
 80096da:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80096dc:	697b      	ldr	r3, [r7, #20]
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3718      	adds	r7, #24
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	20000494 	.word	0x20000494
 80096ec:	20000470 	.word	0x20000470
 80096f0:	20000424 	.word	0x20000424
 80096f4:	20000428 	.word	0x20000428
 80096f8:	20000484 	.word	0x20000484
 80096fc:	2000048c 	.word	0x2000048c
 8009700:	20000474 	.word	0x20000474
 8009704:	20000370 	.word	0x20000370
 8009708:	2000036c 	.word	0x2000036c
 800970c:	20000480 	.word	0x20000480
 8009710:	2000047c 	.word	0x2000047c

08009714 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009714:	b480      	push	{r7}
 8009716:	b087      	sub	sp, #28
 8009718:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800971a:	4b27      	ldr	r3, [pc, #156]	@ (80097b8 <vTaskSwitchContext+0xa4>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d003      	beq.n	800972a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009722:	4b26      	ldr	r3, [pc, #152]	@ (80097bc <vTaskSwitchContext+0xa8>)
 8009724:	2201      	movs	r2, #1
 8009726:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009728:	e040      	b.n	80097ac <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800972a:	4b24      	ldr	r3, [pc, #144]	@ (80097bc <vTaskSwitchContext+0xa8>)
 800972c:	2200      	movs	r2, #0
 800972e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009730:	4b23      	ldr	r3, [pc, #140]	@ (80097c0 <vTaskSwitchContext+0xac>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	fab3 f383 	clz	r3, r3
 800973c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800973e:	7afb      	ldrb	r3, [r7, #11]
 8009740:	f1c3 031f 	rsb	r3, r3, #31
 8009744:	617b      	str	r3, [r7, #20]
 8009746:	491f      	ldr	r1, [pc, #124]	@ (80097c4 <vTaskSwitchContext+0xb0>)
 8009748:	697a      	ldr	r2, [r7, #20]
 800974a:	4613      	mov	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	4413      	add	r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	440b      	add	r3, r1
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10b      	bne.n	8009772 <vTaskSwitchContext+0x5e>
	__asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	607b      	str	r3, [r7, #4]
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <vTaskSwitchContext+0x5a>
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	4613      	mov	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4413      	add	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	4a11      	ldr	r2, [pc, #68]	@ (80097c4 <vTaskSwitchContext+0xb0>)
 800977e:	4413      	add	r3, r2
 8009780:	613b      	str	r3, [r7, #16]
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	685a      	ldr	r2, [r3, #4]
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	605a      	str	r2, [r3, #4]
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	685a      	ldr	r2, [r3, #4]
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	3308      	adds	r3, #8
 8009794:	429a      	cmp	r2, r3
 8009796:	d104      	bne.n	80097a2 <vTaskSwitchContext+0x8e>
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	685a      	ldr	r2, [r3, #4]
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	605a      	str	r2, [r3, #4]
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	68db      	ldr	r3, [r3, #12]
 80097a8:	4a07      	ldr	r2, [pc, #28]	@ (80097c8 <vTaskSwitchContext+0xb4>)
 80097aa:	6013      	str	r3, [r2, #0]
}
 80097ac:	bf00      	nop
 80097ae:	371c      	adds	r7, #28
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bc80      	pop	{r7}
 80097b4:	4770      	bx	lr
 80097b6:	bf00      	nop
 80097b8:	20000494 	.word	0x20000494
 80097bc:	20000480 	.word	0x20000480
 80097c0:	20000474 	.word	0x20000474
 80097c4:	20000370 	.word	0x20000370
 80097c8:	2000036c 	.word	0x2000036c

080097cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b084      	sub	sp, #16
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d10b      	bne.n	80097f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80097dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e0:	f383 8811 	msr	BASEPRI, r3
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	60fb      	str	r3, [r7, #12]
}
 80097ee:	bf00      	nop
 80097f0:	bf00      	nop
 80097f2:	e7fd      	b.n	80097f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097f4:	4b07      	ldr	r3, [pc, #28]	@ (8009814 <vTaskPlaceOnEventList+0x48>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	3318      	adds	r3, #24
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7fe ffd9 	bl	80087b4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009802:	2101      	movs	r1, #1
 8009804:	6838      	ldr	r0, [r7, #0]
 8009806:	f000 fa6d 	bl	8009ce4 <prvAddCurrentTaskToDelayedList>
}
 800980a:	bf00      	nop
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	2000036c 	.word	0x2000036c

08009818 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10b      	bne.n	8009846 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	60fb      	str	r3, [r7, #12]
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	e7fd      	b.n	8009842 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	3318      	adds	r3, #24
 800984a:	4618      	mov	r0, r3
 800984c:	f7fe ffea 	bl	8008824 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009850:	4b1d      	ldr	r3, [pc, #116]	@ (80098c8 <xTaskRemoveFromEventList+0xb0>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d11c      	bne.n	8009892 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	3304      	adds	r3, #4
 800985c:	4618      	mov	r0, r3
 800985e:	f7fe ffe1 	bl	8008824 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009866:	2201      	movs	r2, #1
 8009868:	409a      	lsls	r2, r3
 800986a:	4b18      	ldr	r3, [pc, #96]	@ (80098cc <xTaskRemoveFromEventList+0xb4>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4313      	orrs	r3, r2
 8009870:	4a16      	ldr	r2, [pc, #88]	@ (80098cc <xTaskRemoveFromEventList+0xb4>)
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009878:	4613      	mov	r3, r2
 800987a:	009b      	lsls	r3, r3, #2
 800987c:	4413      	add	r3, r2
 800987e:	009b      	lsls	r3, r3, #2
 8009880:	4a13      	ldr	r2, [pc, #76]	@ (80098d0 <xTaskRemoveFromEventList+0xb8>)
 8009882:	441a      	add	r2, r3
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	3304      	adds	r3, #4
 8009888:	4619      	mov	r1, r3
 800988a:	4610      	mov	r0, r2
 800988c:	f7fe ff6f 	bl	800876e <vListInsertEnd>
 8009890:	e005      	b.n	800989e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	3318      	adds	r3, #24
 8009896:	4619      	mov	r1, r3
 8009898:	480e      	ldr	r0, [pc, #56]	@ (80098d4 <xTaskRemoveFromEventList+0xbc>)
 800989a:	f7fe ff68 	bl	800876e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098a2:	4b0d      	ldr	r3, [pc, #52]	@ (80098d8 <xTaskRemoveFromEventList+0xc0>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d905      	bls.n	80098b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80098ac:	2301      	movs	r3, #1
 80098ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80098b0:	4b0a      	ldr	r3, [pc, #40]	@ (80098dc <xTaskRemoveFromEventList+0xc4>)
 80098b2:	2201      	movs	r2, #1
 80098b4:	601a      	str	r2, [r3, #0]
 80098b6:	e001      	b.n	80098bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80098b8:	2300      	movs	r3, #0
 80098ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80098bc:	697b      	ldr	r3, [r7, #20]
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3718      	adds	r7, #24
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	20000494 	.word	0x20000494
 80098cc:	20000474 	.word	0x20000474
 80098d0:	20000370 	.word	0x20000370
 80098d4:	2000042c 	.word	0x2000042c
 80098d8:	2000036c 	.word	0x2000036c
 80098dc:	20000480 	.word	0x20000480

080098e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098e8:	4b06      	ldr	r3, [pc, #24]	@ (8009904 <vTaskInternalSetTimeOutState+0x24>)
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098f0:	4b05      	ldr	r3, [pc, #20]	@ (8009908 <vTaskInternalSetTimeOutState+0x28>)
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	605a      	str	r2, [r3, #4]
}
 80098f8:	bf00      	nop
 80098fa:	370c      	adds	r7, #12
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bc80      	pop	{r7}
 8009900:	4770      	bx	lr
 8009902:	bf00      	nop
 8009904:	20000484 	.word	0x20000484
 8009908:	20000470 	.word	0x20000470

0800990c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d10b      	bne.n	8009934 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800991c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009920:	f383 8811 	msr	BASEPRI, r3
 8009924:	f3bf 8f6f 	isb	sy
 8009928:	f3bf 8f4f 	dsb	sy
 800992c:	613b      	str	r3, [r7, #16]
}
 800992e:	bf00      	nop
 8009930:	bf00      	nop
 8009932:	e7fd      	b.n	8009930 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d10b      	bne.n	8009952 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800993a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993e:	f383 8811 	msr	BASEPRI, r3
 8009942:	f3bf 8f6f 	isb	sy
 8009946:	f3bf 8f4f 	dsb	sy
 800994a:	60fb      	str	r3, [r7, #12]
}
 800994c:	bf00      	nop
 800994e:	bf00      	nop
 8009950:	e7fd      	b.n	800994e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009952:	f000 fb1b 	bl	8009f8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009956:	4b1d      	ldr	r3, [pc, #116]	@ (80099cc <xTaskCheckForTimeOut+0xc0>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	69ba      	ldr	r2, [r7, #24]
 8009962:	1ad3      	subs	r3, r2, r3
 8009964:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800996e:	d102      	bne.n	8009976 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009970:	2300      	movs	r3, #0
 8009972:	61fb      	str	r3, [r7, #28]
 8009974:	e023      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	4b15      	ldr	r3, [pc, #84]	@ (80099d0 <xTaskCheckForTimeOut+0xc4>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	429a      	cmp	r2, r3
 8009980:	d007      	beq.n	8009992 <xTaskCheckForTimeOut+0x86>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	69ba      	ldr	r2, [r7, #24]
 8009988:	429a      	cmp	r2, r3
 800998a:	d302      	bcc.n	8009992 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800998c:	2301      	movs	r3, #1
 800998e:	61fb      	str	r3, [r7, #28]
 8009990:	e015      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	429a      	cmp	r2, r3
 800999a:	d20b      	bcs.n	80099b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	681a      	ldr	r2, [r3, #0]
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	1ad2      	subs	r2, r2, r3
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f7ff ff99 	bl	80098e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80099ae:	2300      	movs	r3, #0
 80099b0:	61fb      	str	r3, [r7, #28]
 80099b2:	e004      	b.n	80099be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	2200      	movs	r2, #0
 80099b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80099ba:	2301      	movs	r3, #1
 80099bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80099be:	f000 fb15 	bl	8009fec <vPortExitCritical>

	return xReturn;
 80099c2:	69fb      	ldr	r3, [r7, #28]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3720      	adds	r7, #32
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	20000470 	.word	0x20000470
 80099d0:	20000484 	.word	0x20000484

080099d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80099d8:	4b03      	ldr	r3, [pc, #12]	@ (80099e8 <vTaskMissedYield+0x14>)
 80099da:	2201      	movs	r2, #1
 80099dc:	601a      	str	r2, [r3, #0]
}
 80099de:	bf00      	nop
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bc80      	pop	{r7}
 80099e4:	4770      	bx	lr
 80099e6:	bf00      	nop
 80099e8:	20000480 	.word	0x20000480

080099ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80099f4:	f000 f852 	bl	8009a9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80099f8:	4b06      	ldr	r3, [pc, #24]	@ (8009a14 <prvIdleTask+0x28>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d9f9      	bls.n	80099f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009a00:	4b05      	ldr	r3, [pc, #20]	@ (8009a18 <prvIdleTask+0x2c>)
 8009a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a06:	601a      	str	r2, [r3, #0]
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009a10:	e7f0      	b.n	80099f4 <prvIdleTask+0x8>
 8009a12:	bf00      	nop
 8009a14:	20000370 	.word	0x20000370
 8009a18:	e000ed04 	.word	0xe000ed04

08009a1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a22:	2300      	movs	r3, #0
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	e00c      	b.n	8009a42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a28:	687a      	ldr	r2, [r7, #4]
 8009a2a:	4613      	mov	r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	4413      	add	r3, r2
 8009a30:	009b      	lsls	r3, r3, #2
 8009a32:	4a12      	ldr	r2, [pc, #72]	@ (8009a7c <prvInitialiseTaskLists+0x60>)
 8009a34:	4413      	add	r3, r2
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7fe fe6e 	bl	8008718 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	3301      	adds	r3, #1
 8009a40:	607b      	str	r3, [r7, #4]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2b06      	cmp	r3, #6
 8009a46:	d9ef      	bls.n	8009a28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a48:	480d      	ldr	r0, [pc, #52]	@ (8009a80 <prvInitialiseTaskLists+0x64>)
 8009a4a:	f7fe fe65 	bl	8008718 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a4e:	480d      	ldr	r0, [pc, #52]	@ (8009a84 <prvInitialiseTaskLists+0x68>)
 8009a50:	f7fe fe62 	bl	8008718 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a54:	480c      	ldr	r0, [pc, #48]	@ (8009a88 <prvInitialiseTaskLists+0x6c>)
 8009a56:	f7fe fe5f 	bl	8008718 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009a5a:	480c      	ldr	r0, [pc, #48]	@ (8009a8c <prvInitialiseTaskLists+0x70>)
 8009a5c:	f7fe fe5c 	bl	8008718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009a60:	480b      	ldr	r0, [pc, #44]	@ (8009a90 <prvInitialiseTaskLists+0x74>)
 8009a62:	f7fe fe59 	bl	8008718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a66:	4b0b      	ldr	r3, [pc, #44]	@ (8009a94 <prvInitialiseTaskLists+0x78>)
 8009a68:	4a05      	ldr	r2, [pc, #20]	@ (8009a80 <prvInitialiseTaskLists+0x64>)
 8009a6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009a98 <prvInitialiseTaskLists+0x7c>)
 8009a6e:	4a05      	ldr	r2, [pc, #20]	@ (8009a84 <prvInitialiseTaskLists+0x68>)
 8009a70:	601a      	str	r2, [r3, #0]
}
 8009a72:	bf00      	nop
 8009a74:	3708      	adds	r7, #8
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20000370 	.word	0x20000370
 8009a80:	200003fc 	.word	0x200003fc
 8009a84:	20000410 	.word	0x20000410
 8009a88:	2000042c 	.word	0x2000042c
 8009a8c:	20000440 	.word	0x20000440
 8009a90:	20000458 	.word	0x20000458
 8009a94:	20000424 	.word	0x20000424
 8009a98:	20000428 	.word	0x20000428

08009a9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b082      	sub	sp, #8
 8009aa0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009aa2:	e019      	b.n	8009ad8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009aa4:	f000 fa72 	bl	8009f8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aa8:	4b10      	ldr	r3, [pc, #64]	@ (8009aec <prvCheckTasksWaitingTermination+0x50>)
 8009aaa:	68db      	ldr	r3, [r3, #12]
 8009aac:	68db      	ldr	r3, [r3, #12]
 8009aae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	3304      	adds	r3, #4
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fe feb5 	bl	8008824 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009aba:	4b0d      	ldr	r3, [pc, #52]	@ (8009af0 <prvCheckTasksWaitingTermination+0x54>)
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8009af0 <prvCheckTasksWaitingTermination+0x54>)
 8009ac2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8009af4 <prvCheckTasksWaitingTermination+0x58>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	4a0a      	ldr	r2, [pc, #40]	@ (8009af4 <prvCheckTasksWaitingTermination+0x58>)
 8009acc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009ace:	f000 fa8d 	bl	8009fec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 f810 	bl	8009af8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ad8:	4b06      	ldr	r3, [pc, #24]	@ (8009af4 <prvCheckTasksWaitingTermination+0x58>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d1e1      	bne.n	8009aa4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ae0:	bf00      	nop
 8009ae2:	bf00      	nop
 8009ae4:	3708      	adds	r7, #8
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	20000440 	.word	0x20000440
 8009af0:	2000046c 	.word	0x2000046c
 8009af4:	20000454 	.word	0x20000454

08009af8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d108      	bne.n	8009b1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f000 fbcc 	bl	800a2ac <vPortFree>
				vPortFree( pxTCB );
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fbc9 	bl	800a2ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009b1a:	e019      	b.n	8009b50 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d103      	bne.n	8009b2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 fbc0 	bl	800a2ac <vPortFree>
	}
 8009b2c:	e010      	b.n	8009b50 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b34:	2b02      	cmp	r3, #2
 8009b36:	d00b      	beq.n	8009b50 <prvDeleteTCB+0x58>
	__asm volatile
 8009b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	60fb      	str	r3, [r7, #12]
}
 8009b4a:	bf00      	nop
 8009b4c:	bf00      	nop
 8009b4e:	e7fd      	b.n	8009b4c <prvDeleteTCB+0x54>
	}
 8009b50:	bf00      	nop
 8009b52:	3710      	adds	r7, #16
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}

08009b58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009b90 <prvResetNextTaskUnblockTime+0x38>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d104      	bne.n	8009b72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b68:	4b0a      	ldr	r3, [pc, #40]	@ (8009b94 <prvResetNextTaskUnblockTime+0x3c>)
 8009b6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b70:	e008      	b.n	8009b84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b72:	4b07      	ldr	r3, [pc, #28]	@ (8009b90 <prvResetNextTaskUnblockTime+0x38>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68db      	ldr	r3, [r3, #12]
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	4a04      	ldr	r2, [pc, #16]	@ (8009b94 <prvResetNextTaskUnblockTime+0x3c>)
 8009b82:	6013      	str	r3, [r2, #0]
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bc80      	pop	{r7}
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	20000424 	.word	0x20000424
 8009b94:	2000048c 	.word	0x2000048c

08009b98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009bcc <xTaskGetSchedulerState+0x34>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d102      	bne.n	8009bac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	607b      	str	r3, [r7, #4]
 8009baa:	e008      	b.n	8009bbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bac:	4b08      	ldr	r3, [pc, #32]	@ (8009bd0 <xTaskGetSchedulerState+0x38>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d102      	bne.n	8009bba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009bb4:	2302      	movs	r3, #2
 8009bb6:	607b      	str	r3, [r7, #4]
 8009bb8:	e001      	b.n	8009bbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009bbe:	687b      	ldr	r3, [r7, #4]
	}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bc80      	pop	{r7}
 8009bc8:	4770      	bx	lr
 8009bca:	bf00      	nop
 8009bcc:	20000478 	.word	0x20000478
 8009bd0:	20000494 	.word	0x20000494

08009bd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b086      	sub	sp, #24
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009be0:	2300      	movs	r3, #0
 8009be2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d070      	beq.n	8009ccc <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009bea:	4b3b      	ldr	r3, [pc, #236]	@ (8009cd8 <xTaskPriorityDisinherit+0x104>)
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	429a      	cmp	r2, r3
 8009bf2:	d00b      	beq.n	8009c0c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bf8:	f383 8811 	msr	BASEPRI, r3
 8009bfc:	f3bf 8f6f 	isb	sy
 8009c00:	f3bf 8f4f 	dsb	sy
 8009c04:	60fb      	str	r3, [r7, #12]
}
 8009c06:	bf00      	nop
 8009c08:	bf00      	nop
 8009c0a:	e7fd      	b.n	8009c08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d10b      	bne.n	8009c2c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c18:	f383 8811 	msr	BASEPRI, r3
 8009c1c:	f3bf 8f6f 	isb	sy
 8009c20:	f3bf 8f4f 	dsb	sy
 8009c24:	60bb      	str	r3, [r7, #8]
}
 8009c26:	bf00      	nop
 8009c28:	bf00      	nop
 8009c2a:	e7fd      	b.n	8009c28 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c30:	1e5a      	subs	r2, r3, #1
 8009c32:	693b      	ldr	r3, [r7, #16]
 8009c34:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c3e:	429a      	cmp	r2, r3
 8009c40:	d044      	beq.n	8009ccc <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d140      	bne.n	8009ccc <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	3304      	adds	r3, #4
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7fe fde8 	bl	8008824 <uxListRemove>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d115      	bne.n	8009c86 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5e:	491f      	ldr	r1, [pc, #124]	@ (8009cdc <xTaskPriorityDisinherit+0x108>)
 8009c60:	4613      	mov	r3, r2
 8009c62:	009b      	lsls	r3, r3, #2
 8009c64:	4413      	add	r3, r2
 8009c66:	009b      	lsls	r3, r3, #2
 8009c68:	440b      	add	r3, r1
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d10a      	bne.n	8009c86 <xTaskPriorityDisinherit+0xb2>
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c74:	2201      	movs	r2, #1
 8009c76:	fa02 f303 	lsl.w	r3, r2, r3
 8009c7a:	43da      	mvns	r2, r3
 8009c7c:	4b18      	ldr	r3, [pc, #96]	@ (8009ce0 <xTaskPriorityDisinherit+0x10c>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4013      	ands	r3, r2
 8009c82:	4a17      	ldr	r2, [pc, #92]	@ (8009ce0 <xTaskPriorityDisinherit+0x10c>)
 8009c84:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c8a:	693b      	ldr	r3, [r7, #16]
 8009c8c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c8e:	693b      	ldr	r3, [r7, #16]
 8009c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c92:	f1c3 0207 	rsb	r2, r3, #7
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	409a      	lsls	r2, r3
 8009ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8009ce0 <xTaskPriorityDisinherit+0x10c>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	4a0d      	ldr	r2, [pc, #52]	@ (8009ce0 <xTaskPriorityDisinherit+0x10c>)
 8009caa:	6013      	str	r3, [r2, #0]
 8009cac:	693b      	ldr	r3, [r7, #16]
 8009cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb0:	4613      	mov	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	4413      	add	r3, r2
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	4a08      	ldr	r2, [pc, #32]	@ (8009cdc <xTaskPriorityDisinherit+0x108>)
 8009cba:	441a      	add	r2, r3
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	4610      	mov	r0, r2
 8009cc4:	f7fe fd53 	bl	800876e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009cc8:	2301      	movs	r3, #1
 8009cca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009ccc:	697b      	ldr	r3, [r7, #20]
	}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop
 8009cd8:	2000036c 	.word	0x2000036c
 8009cdc:	20000370 	.word	0x20000370
 8009ce0:	20000474 	.word	0x20000474

08009ce4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
 8009cec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009cee:	4b29      	ldr	r3, [pc, #164]	@ (8009d94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cf4:	4b28      	ldr	r3, [pc, #160]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	3304      	adds	r3, #4
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fe fd92 	bl	8008824 <uxListRemove>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10b      	bne.n	8009d1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009d06:	4b24      	ldr	r3, [pc, #144]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d0c:	2201      	movs	r2, #1
 8009d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8009d12:	43da      	mvns	r2, r3
 8009d14:	4b21      	ldr	r3, [pc, #132]	@ (8009d9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4013      	ands	r3, r2
 8009d1a:	4a20      	ldr	r2, [pc, #128]	@ (8009d9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009d1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d24:	d10a      	bne.n	8009d3c <prvAddCurrentTaskToDelayedList+0x58>
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d007      	beq.n	8009d3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	3304      	adds	r3, #4
 8009d32:	4619      	mov	r1, r3
 8009d34:	481a      	ldr	r0, [pc, #104]	@ (8009da0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009d36:	f7fe fd1a 	bl	800876e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009d3a:	e026      	b.n	8009d8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4413      	add	r3, r2
 8009d42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d44:	4b14      	ldr	r3, [pc, #80]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	68ba      	ldr	r2, [r7, #8]
 8009d4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d4c:	68ba      	ldr	r2, [r7, #8]
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d209      	bcs.n	8009d68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d54:	4b13      	ldr	r3, [pc, #76]	@ (8009da4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	4b0f      	ldr	r3, [pc, #60]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	3304      	adds	r3, #4
 8009d5e:	4619      	mov	r1, r3
 8009d60:	4610      	mov	r0, r2
 8009d62:	f7fe fd27 	bl	80087b4 <vListInsert>
}
 8009d66:	e010      	b.n	8009d8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d68:	4b0f      	ldr	r3, [pc, #60]	@ (8009da8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	3304      	adds	r3, #4
 8009d72:	4619      	mov	r1, r3
 8009d74:	4610      	mov	r0, r2
 8009d76:	f7fe fd1d 	bl	80087b4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8009dac <prvAddCurrentTaskToDelayedList+0xc8>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	68ba      	ldr	r2, [r7, #8]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d202      	bcs.n	8009d8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009d84:	4a09      	ldr	r2, [pc, #36]	@ (8009dac <prvAddCurrentTaskToDelayedList+0xc8>)
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	6013      	str	r3, [r2, #0]
}
 8009d8a:	bf00      	nop
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	20000470 	.word	0x20000470
 8009d98:	2000036c 	.word	0x2000036c
 8009d9c:	20000474 	.word	0x20000474
 8009da0:	20000458 	.word	0x20000458
 8009da4:	20000428 	.word	0x20000428
 8009da8:	20000424 	.word	0x20000424
 8009dac:	2000048c 	.word	0x2000048c

08009db0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009db0:	b480      	push	{r7}
 8009db2:	b085      	sub	sp, #20
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	60f8      	str	r0, [r7, #12]
 8009db8:	60b9      	str	r1, [r7, #8]
 8009dba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	3b04      	subs	r3, #4
 8009dc0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	3b04      	subs	r3, #4
 8009dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	f023 0201 	bic.w	r2, r3, #1
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	3b04      	subs	r3, #4
 8009dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009de0:	4a08      	ldr	r2, [pc, #32]	@ (8009e04 <pxPortInitialiseStack+0x54>)
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3b14      	subs	r3, #20
 8009dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	3b20      	subs	r3, #32
 8009df6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009df8:	68fb      	ldr	r3, [r7, #12]
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3714      	adds	r7, #20
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bc80      	pop	{r7}
 8009e02:	4770      	bx	lr
 8009e04:	08009e09 	.word	0x08009e09

08009e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b085      	sub	sp, #20
 8009e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009e0e:	2300      	movs	r3, #0
 8009e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009e12:	4b12      	ldr	r3, [pc, #72]	@ (8009e5c <prvTaskExitError+0x54>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e1a:	d00b      	beq.n	8009e34 <prvTaskExitError+0x2c>
	__asm volatile
 8009e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e20:	f383 8811 	msr	BASEPRI, r3
 8009e24:	f3bf 8f6f 	isb	sy
 8009e28:	f3bf 8f4f 	dsb	sy
 8009e2c:	60fb      	str	r3, [r7, #12]
}
 8009e2e:	bf00      	nop
 8009e30:	bf00      	nop
 8009e32:	e7fd      	b.n	8009e30 <prvTaskExitError+0x28>
	__asm volatile
 8009e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e38:	f383 8811 	msr	BASEPRI, r3
 8009e3c:	f3bf 8f6f 	isb	sy
 8009e40:	f3bf 8f4f 	dsb	sy
 8009e44:	60bb      	str	r3, [r7, #8]
}
 8009e46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e48:	bf00      	nop
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d0fc      	beq.n	8009e4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e50:	bf00      	nop
 8009e52:	bf00      	nop
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bc80      	pop	{r7}
 8009e5a:	4770      	bx	lr
 8009e5c:	20000118 	.word	0x20000118

08009e60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e60:	4b07      	ldr	r3, [pc, #28]	@ (8009e80 <pxCurrentTCBConst2>)
 8009e62:	6819      	ldr	r1, [r3, #0]
 8009e64:	6808      	ldr	r0, [r1, #0]
 8009e66:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009e6a:	f380 8809 	msr	PSP, r0
 8009e6e:	f3bf 8f6f 	isb	sy
 8009e72:	f04f 0000 	mov.w	r0, #0
 8009e76:	f380 8811 	msr	BASEPRI, r0
 8009e7a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009e7e:	4770      	bx	lr

08009e80 <pxCurrentTCBConst2>:
 8009e80:	2000036c 	.word	0x2000036c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009e84:	bf00      	nop
 8009e86:	bf00      	nop

08009e88 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009e88:	4806      	ldr	r0, [pc, #24]	@ (8009ea4 <prvPortStartFirstTask+0x1c>)
 8009e8a:	6800      	ldr	r0, [r0, #0]
 8009e8c:	6800      	ldr	r0, [r0, #0]
 8009e8e:	f380 8808 	msr	MSP, r0
 8009e92:	b662      	cpsie	i
 8009e94:	b661      	cpsie	f
 8009e96:	f3bf 8f4f 	dsb	sy
 8009e9a:	f3bf 8f6f 	isb	sy
 8009e9e:	df00      	svc	0
 8009ea0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009ea2:	bf00      	nop
 8009ea4:	e000ed08 	.word	0xe000ed08

08009ea8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009eae:	4b32      	ldr	r3, [pc, #200]	@ (8009f78 <xPortStartScheduler+0xd0>)
 8009eb0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	781b      	ldrb	r3, [r3, #0]
 8009eb6:	b2db      	uxtb	r3, r3
 8009eb8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	22ff      	movs	r2, #255	@ 0xff
 8009ebe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	781b      	ldrb	r3, [r3, #0]
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009ec8:	78fb      	ldrb	r3, [r7, #3]
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	4b2a      	ldr	r3, [pc, #168]	@ (8009f7c <xPortStartScheduler+0xd4>)
 8009ed4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ed6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009ed8:	2207      	movs	r2, #7
 8009eda:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009edc:	e009      	b.n	8009ef2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009ede:	4b28      	ldr	r3, [pc, #160]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	4a26      	ldr	r2, [pc, #152]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009ee6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009ee8:	78fb      	ldrb	r3, [r7, #3]
 8009eea:	b2db      	uxtb	r3, r3
 8009eec:	005b      	lsls	r3, r3, #1
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ef2:	78fb      	ldrb	r3, [r7, #3]
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009efa:	2b80      	cmp	r3, #128	@ 0x80
 8009efc:	d0ef      	beq.n	8009ede <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009efe:	4b20      	ldr	r3, [pc, #128]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f1c3 0307 	rsb	r3, r3, #7
 8009f06:	2b04      	cmp	r3, #4
 8009f08:	d00b      	beq.n	8009f22 <xPortStartScheduler+0x7a>
	__asm volatile
 8009f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	60bb      	str	r3, [r7, #8]
}
 8009f1c:	bf00      	nop
 8009f1e:	bf00      	nop
 8009f20:	e7fd      	b.n	8009f1e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f22:	4b17      	ldr	r3, [pc, #92]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	021b      	lsls	r3, r3, #8
 8009f28:	4a15      	ldr	r2, [pc, #84]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009f2a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009f2c:	4b14      	ldr	r3, [pc, #80]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009f34:	4a12      	ldr	r2, [pc, #72]	@ (8009f80 <xPortStartScheduler+0xd8>)
 8009f36:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	b2da      	uxtb	r2, r3
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009f40:	4b10      	ldr	r3, [pc, #64]	@ (8009f84 <xPortStartScheduler+0xdc>)
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a0f      	ldr	r2, [pc, #60]	@ (8009f84 <xPortStartScheduler+0xdc>)
 8009f46:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009f4a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8009f84 <xPortStartScheduler+0xdc>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	4a0c      	ldr	r2, [pc, #48]	@ (8009f84 <xPortStartScheduler+0xdc>)
 8009f52:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009f56:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009f58:	f000 f8b8 	bl	800a0cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f88 <xPortStartScheduler+0xe0>)
 8009f5e:	2200      	movs	r2, #0
 8009f60:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009f62:	f7ff ff91 	bl	8009e88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009f66:	f7ff fbd5 	bl	8009714 <vTaskSwitchContext>
	prvTaskExitError();
 8009f6a:	f7ff ff4d 	bl	8009e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	3710      	adds	r7, #16
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}
 8009f78:	e000e400 	.word	0xe000e400
 8009f7c:	20000498 	.word	0x20000498
 8009f80:	2000049c 	.word	0x2000049c
 8009f84:	e000ed20 	.word	0xe000ed20
 8009f88:	20000118 	.word	0x20000118

08009f8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
	__asm volatile
 8009f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f96:	f383 8811 	msr	BASEPRI, r3
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	f3bf 8f4f 	dsb	sy
 8009fa2:	607b      	str	r3, [r7, #4]
}
 8009fa4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8009fe4 <vPortEnterCritical+0x58>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	3301      	adds	r3, #1
 8009fac:	4a0d      	ldr	r2, [pc, #52]	@ (8009fe4 <vPortEnterCritical+0x58>)
 8009fae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8009fe4 <vPortEnterCritical+0x58>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d110      	bne.n	8009fda <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe8 <vPortEnterCritical+0x5c>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d00b      	beq.n	8009fda <vPortEnterCritical+0x4e>
	__asm volatile
 8009fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc6:	f383 8811 	msr	BASEPRI, r3
 8009fca:	f3bf 8f6f 	isb	sy
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	603b      	str	r3, [r7, #0]
}
 8009fd4:	bf00      	nop
 8009fd6:	bf00      	nop
 8009fd8:	e7fd      	b.n	8009fd6 <vPortEnterCritical+0x4a>
	}
}
 8009fda:	bf00      	nop
 8009fdc:	370c      	adds	r7, #12
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bc80      	pop	{r7}
 8009fe2:	4770      	bx	lr
 8009fe4:	20000118 	.word	0x20000118
 8009fe8:	e000ed04 	.word	0xe000ed04

08009fec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009fec:	b480      	push	{r7}
 8009fee:	b083      	sub	sp, #12
 8009ff0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009ff2:	4b12      	ldr	r3, [pc, #72]	@ (800a03c <vPortExitCritical+0x50>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10b      	bne.n	800a012 <vPortExitCritical+0x26>
	__asm volatile
 8009ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffe:	f383 8811 	msr	BASEPRI, r3
 800a002:	f3bf 8f6f 	isb	sy
 800a006:	f3bf 8f4f 	dsb	sy
 800a00a:	607b      	str	r3, [r7, #4]
}
 800a00c:	bf00      	nop
 800a00e:	bf00      	nop
 800a010:	e7fd      	b.n	800a00e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a012:	4b0a      	ldr	r3, [pc, #40]	@ (800a03c <vPortExitCritical+0x50>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3b01      	subs	r3, #1
 800a018:	4a08      	ldr	r2, [pc, #32]	@ (800a03c <vPortExitCritical+0x50>)
 800a01a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a01c:	4b07      	ldr	r3, [pc, #28]	@ (800a03c <vPortExitCritical+0x50>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d105      	bne.n	800a030 <vPortExitCritical+0x44>
 800a024:	2300      	movs	r3, #0
 800a026:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a02e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a030:	bf00      	nop
 800a032:	370c      	adds	r7, #12
 800a034:	46bd      	mov	sp, r7
 800a036:	bc80      	pop	{r7}
 800a038:	4770      	bx	lr
 800a03a:	bf00      	nop
 800a03c:	20000118 	.word	0x20000118

0800a040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a040:	f3ef 8009 	mrs	r0, PSP
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	4b0d      	ldr	r3, [pc, #52]	@ (800a080 <pxCurrentTCBConst>)
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a050:	6010      	str	r0, [r2, #0]
 800a052:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a056:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a05a:	f380 8811 	msr	BASEPRI, r0
 800a05e:	f7ff fb59 	bl	8009714 <vTaskSwitchContext>
 800a062:	f04f 0000 	mov.w	r0, #0
 800a066:	f380 8811 	msr	BASEPRI, r0
 800a06a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a06e:	6819      	ldr	r1, [r3, #0]
 800a070:	6808      	ldr	r0, [r1, #0]
 800a072:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a076:	f380 8809 	msr	PSP, r0
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	4770      	bx	lr

0800a080 <pxCurrentTCBConst>:
 800a080:	2000036c 	.word	0x2000036c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop

0800a088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b082      	sub	sp, #8
 800a08c:	af00      	add	r7, sp, #0
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	607b      	str	r3, [r7, #4]
}
 800a0a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a0a2:	f7ff fa7d 	bl	80095a0 <xTaskIncrementTick>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d003      	beq.n	800a0b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a0ac:	4b06      	ldr	r3, [pc, #24]	@ (800a0c8 <SysTick_Handler+0x40>)
 800a0ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0b2:	601a      	str	r2, [r3, #0]
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	f383 8811 	msr	BASEPRI, r3
}
 800a0be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a0c0:	bf00      	nop
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	e000ed04 	.word	0xe000ed04

0800a0cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a0d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a0fc <vPortSetupTimerInterrupt+0x30>)
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a0d6:	4b0a      	ldr	r3, [pc, #40]	@ (800a100 <vPortSetupTimerInterrupt+0x34>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a0dc:	4b09      	ldr	r3, [pc, #36]	@ (800a104 <vPortSetupTimerInterrupt+0x38>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a09      	ldr	r2, [pc, #36]	@ (800a108 <vPortSetupTimerInterrupt+0x3c>)
 800a0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e6:	099b      	lsrs	r3, r3, #6
 800a0e8:	4a08      	ldr	r2, [pc, #32]	@ (800a10c <vPortSetupTimerInterrupt+0x40>)
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a0ee:	4b03      	ldr	r3, [pc, #12]	@ (800a0fc <vPortSetupTimerInterrupt+0x30>)
 800a0f0:	2207      	movs	r2, #7
 800a0f2:	601a      	str	r2, [r3, #0]
}
 800a0f4:	bf00      	nop
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bc80      	pop	{r7}
 800a0fa:	4770      	bx	lr
 800a0fc:	e000e010 	.word	0xe000e010
 800a100:	e000e018 	.word	0xe000e018
 800a104:	2000011c 	.word	0x2000011c
 800a108:	10624dd3 	.word	0x10624dd3
 800a10c:	e000e014 	.word	0xe000e014

0800a110 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b08a      	sub	sp, #40	@ 0x28
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a118:	2300      	movs	r3, #0
 800a11a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a11c:	f7ff f994 	bl	8009448 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a120:	4b5c      	ldr	r3, [pc, #368]	@ (800a294 <pvPortMalloc+0x184>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d101      	bne.n	800a12c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a128:	f000 f924 	bl	800a374 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a12c:	4b5a      	ldr	r3, [pc, #360]	@ (800a298 <pvPortMalloc+0x188>)
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4013      	ands	r3, r2
 800a134:	2b00      	cmp	r3, #0
 800a136:	f040 8095 	bne.w	800a264 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d01e      	beq.n	800a17e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a140:	2208      	movs	r2, #8
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4413      	add	r3, r2
 800a146:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f003 0307 	and.w	r3, r3, #7
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d015      	beq.n	800a17e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f023 0307 	bic.w	r3, r3, #7
 800a158:	3308      	adds	r3, #8
 800a15a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f003 0307 	and.w	r3, r3, #7
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <pvPortMalloc+0x6e>
	__asm volatile
 800a166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16a:	f383 8811 	msr	BASEPRI, r3
 800a16e:	f3bf 8f6f 	isb	sy
 800a172:	f3bf 8f4f 	dsb	sy
 800a176:	617b      	str	r3, [r7, #20]
}
 800a178:	bf00      	nop
 800a17a:	bf00      	nop
 800a17c:	e7fd      	b.n	800a17a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d06f      	beq.n	800a264 <pvPortMalloc+0x154>
 800a184:	4b45      	ldr	r3, [pc, #276]	@ (800a29c <pvPortMalloc+0x18c>)
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	687a      	ldr	r2, [r7, #4]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d86a      	bhi.n	800a264 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a18e:	4b44      	ldr	r3, [pc, #272]	@ (800a2a0 <pvPortMalloc+0x190>)
 800a190:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a192:	4b43      	ldr	r3, [pc, #268]	@ (800a2a0 <pvPortMalloc+0x190>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a198:	e004      	b.n	800a1a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	685b      	ldr	r3, [r3, #4]
 800a1a8:	687a      	ldr	r2, [r7, #4]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d903      	bls.n	800a1b6 <pvPortMalloc+0xa6>
 800a1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d1f1      	bne.n	800a19a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a1b6:	4b37      	ldr	r3, [pc, #220]	@ (800a294 <pvPortMalloc+0x184>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	d051      	beq.n	800a264 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a1c0:	6a3b      	ldr	r3, [r7, #32]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2208      	movs	r2, #8
 800a1c6:	4413      	add	r3, r2
 800a1c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	6a3b      	ldr	r3, [r7, #32]
 800a1d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	1ad2      	subs	r2, r2, r3
 800a1da:	2308      	movs	r3, #8
 800a1dc:	005b      	lsls	r3, r3, #1
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	d920      	bls.n	800a224 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a1e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	4413      	add	r3, r2
 800a1e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	f003 0307 	and.w	r3, r3, #7
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00b      	beq.n	800a20c <pvPortMalloc+0xfc>
	__asm volatile
 800a1f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f8:	f383 8811 	msr	BASEPRI, r3
 800a1fc:	f3bf 8f6f 	isb	sy
 800a200:	f3bf 8f4f 	dsb	sy
 800a204:	613b      	str	r3, [r7, #16]
}
 800a206:	bf00      	nop
 800a208:	bf00      	nop
 800a20a:	e7fd      	b.n	800a208 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a20e:	685a      	ldr	r2, [r3, #4]
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	1ad2      	subs	r2, r2, r3
 800a214:	69bb      	ldr	r3, [r7, #24]
 800a216:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a21e:	69b8      	ldr	r0, [r7, #24]
 800a220:	f000 f90a 	bl	800a438 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a224:	4b1d      	ldr	r3, [pc, #116]	@ (800a29c <pvPortMalloc+0x18c>)
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	1ad3      	subs	r3, r2, r3
 800a22e:	4a1b      	ldr	r2, [pc, #108]	@ (800a29c <pvPortMalloc+0x18c>)
 800a230:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a232:	4b1a      	ldr	r3, [pc, #104]	@ (800a29c <pvPortMalloc+0x18c>)
 800a234:	681a      	ldr	r2, [r3, #0]
 800a236:	4b1b      	ldr	r3, [pc, #108]	@ (800a2a4 <pvPortMalloc+0x194>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d203      	bcs.n	800a246 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a23e:	4b17      	ldr	r3, [pc, #92]	@ (800a29c <pvPortMalloc+0x18c>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a18      	ldr	r2, [pc, #96]	@ (800a2a4 <pvPortMalloc+0x194>)
 800a244:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	685a      	ldr	r2, [r3, #4]
 800a24a:	4b13      	ldr	r3, [pc, #76]	@ (800a298 <pvPortMalloc+0x188>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	431a      	orrs	r2, r3
 800a250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a252:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a256:	2200      	movs	r2, #0
 800a258:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a25a:	4b13      	ldr	r3, [pc, #76]	@ (800a2a8 <pvPortMalloc+0x198>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	3301      	adds	r3, #1
 800a260:	4a11      	ldr	r2, [pc, #68]	@ (800a2a8 <pvPortMalloc+0x198>)
 800a262:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a264:	f7ff f8fe 	bl	8009464 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a268:	69fb      	ldr	r3, [r7, #28]
 800a26a:	f003 0307 	and.w	r3, r3, #7
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d00b      	beq.n	800a28a <pvPortMalloc+0x17a>
	__asm volatile
 800a272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	60fb      	str	r3, [r7, #12]
}
 800a284:	bf00      	nop
 800a286:	bf00      	nop
 800a288:	e7fd      	b.n	800a286 <pvPortMalloc+0x176>
	return pvReturn;
 800a28a:	69fb      	ldr	r3, [r7, #28]
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3728      	adds	r7, #40	@ 0x28
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}
 800a294:	200024a8 	.word	0x200024a8
 800a298:	200024bc 	.word	0x200024bc
 800a29c:	200024ac 	.word	0x200024ac
 800a2a0:	200024a0 	.word	0x200024a0
 800a2a4:	200024b0 	.word	0x200024b0
 800a2a8:	200024b4 	.word	0x200024b4

0800a2ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d04f      	beq.n	800a35e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a2be:	2308      	movs	r3, #8
 800a2c0:	425b      	negs	r3, r3
 800a2c2:	697a      	ldr	r2, [r7, #20]
 800a2c4:	4413      	add	r3, r2
 800a2c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	685a      	ldr	r2, [r3, #4]
 800a2d0:	4b25      	ldr	r3, [pc, #148]	@ (800a368 <vPortFree+0xbc>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d10b      	bne.n	800a2f2 <vPortFree+0x46>
	__asm volatile
 800a2da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2de:	f383 8811 	msr	BASEPRI, r3
 800a2e2:	f3bf 8f6f 	isb	sy
 800a2e6:	f3bf 8f4f 	dsb	sy
 800a2ea:	60fb      	str	r3, [r7, #12]
}
 800a2ec:	bf00      	nop
 800a2ee:	bf00      	nop
 800a2f0:	e7fd      	b.n	800a2ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00b      	beq.n	800a312 <vPortFree+0x66>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fe:	f383 8811 	msr	BASEPRI, r3
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	60bb      	str	r3, [r7, #8]
}
 800a30c:	bf00      	nop
 800a30e:	bf00      	nop
 800a310:	e7fd      	b.n	800a30e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	685a      	ldr	r2, [r3, #4]
 800a316:	4b14      	ldr	r3, [pc, #80]	@ (800a368 <vPortFree+0xbc>)
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4013      	ands	r3, r2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d01e      	beq.n	800a35e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d11a      	bne.n	800a35e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	685a      	ldr	r2, [r3, #4]
 800a32c:	4b0e      	ldr	r3, [pc, #56]	@ (800a368 <vPortFree+0xbc>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	43db      	mvns	r3, r3
 800a332:	401a      	ands	r2, r3
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a338:	f7ff f886 	bl	8009448 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	685a      	ldr	r2, [r3, #4]
 800a340:	4b0a      	ldr	r3, [pc, #40]	@ (800a36c <vPortFree+0xc0>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4413      	add	r3, r2
 800a346:	4a09      	ldr	r2, [pc, #36]	@ (800a36c <vPortFree+0xc0>)
 800a348:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a34a:	6938      	ldr	r0, [r7, #16]
 800a34c:	f000 f874 	bl	800a438 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a350:	4b07      	ldr	r3, [pc, #28]	@ (800a370 <vPortFree+0xc4>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3301      	adds	r3, #1
 800a356:	4a06      	ldr	r2, [pc, #24]	@ (800a370 <vPortFree+0xc4>)
 800a358:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a35a:	f7ff f883 	bl	8009464 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a35e:	bf00      	nop
 800a360:	3718      	adds	r7, #24
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	200024bc 	.word	0x200024bc
 800a36c:	200024ac 	.word	0x200024ac
 800a370:	200024b8 	.word	0x200024b8

0800a374 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a374:	b480      	push	{r7}
 800a376:	b085      	sub	sp, #20
 800a378:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a37a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a37e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a380:	4b27      	ldr	r3, [pc, #156]	@ (800a420 <prvHeapInit+0xac>)
 800a382:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f003 0307 	and.w	r3, r3, #7
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00c      	beq.n	800a3a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	3307      	adds	r3, #7
 800a392:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f023 0307 	bic.w	r3, r3, #7
 800a39a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a39c:	68ba      	ldr	r2, [r7, #8]
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	1ad3      	subs	r3, r2, r3
 800a3a2:	4a1f      	ldr	r2, [pc, #124]	@ (800a420 <prvHeapInit+0xac>)
 800a3a4:	4413      	add	r3, r2
 800a3a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a3ac:	4a1d      	ldr	r2, [pc, #116]	@ (800a424 <prvHeapInit+0xb0>)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a3b2:	4b1c      	ldr	r3, [pc, #112]	@ (800a424 <prvHeapInit+0xb0>)
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	4413      	add	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a3c0:	2208      	movs	r2, #8
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	1a9b      	subs	r3, r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	f023 0307 	bic.w	r3, r3, #7
 800a3ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	4a15      	ldr	r2, [pc, #84]	@ (800a428 <prvHeapInit+0xb4>)
 800a3d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a3d6:	4b14      	ldr	r3, [pc, #80]	@ (800a428 <prvHeapInit+0xb4>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a3de:	4b12      	ldr	r3, [pc, #72]	@ (800a428 <prvHeapInit+0xb4>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	1ad2      	subs	r2, r2, r3
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a3f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a428 <prvHeapInit+0xb4>)
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	4a0a      	ldr	r2, [pc, #40]	@ (800a42c <prvHeapInit+0xb8>)
 800a402:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	4a09      	ldr	r2, [pc, #36]	@ (800a430 <prvHeapInit+0xbc>)
 800a40a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a40c:	4b09      	ldr	r3, [pc, #36]	@ (800a434 <prvHeapInit+0xc0>)
 800a40e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a412:	601a      	str	r2, [r3, #0]
}
 800a414:	bf00      	nop
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	bc80      	pop	{r7}
 800a41c:	4770      	bx	lr
 800a41e:	bf00      	nop
 800a420:	200004a0 	.word	0x200004a0
 800a424:	200024a0 	.word	0x200024a0
 800a428:	200024a8 	.word	0x200024a8
 800a42c:	200024b0 	.word	0x200024b0
 800a430:	200024ac 	.word	0x200024ac
 800a434:	200024bc 	.word	0x200024bc

0800a438 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a440:	4b27      	ldr	r3, [pc, #156]	@ (800a4e0 <prvInsertBlockIntoFreeList+0xa8>)
 800a442:	60fb      	str	r3, [r7, #12]
 800a444:	e002      	b.n	800a44c <prvInsertBlockIntoFreeList+0x14>
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60fb      	str	r3, [r7, #12]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	687a      	ldr	r2, [r7, #4]
 800a452:	429a      	cmp	r2, r3
 800a454:	d8f7      	bhi.n	800a446 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	68ba      	ldr	r2, [r7, #8]
 800a460:	4413      	add	r3, r2
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	429a      	cmp	r2, r3
 800a466:	d108      	bne.n	800a47a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	685a      	ldr	r2, [r3, #4]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	685b      	ldr	r3, [r3, #4]
 800a470:	441a      	add	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	68ba      	ldr	r2, [r7, #8]
 800a484:	441a      	add	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d118      	bne.n	800a4c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b14      	ldr	r3, [pc, #80]	@ (800a4e4 <prvInsertBlockIntoFreeList+0xac>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d00d      	beq.n	800a4b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685a      	ldr	r2, [r3, #4]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	441a      	add	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	601a      	str	r2, [r3, #0]
 800a4b4:	e008      	b.n	800a4c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a4b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a4e4 <prvInsertBlockIntoFreeList+0xac>)
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	601a      	str	r2, [r3, #0]
 800a4be:	e003      	b.n	800a4c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d002      	beq.n	800a4d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a4d6:	bf00      	nop
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bc80      	pop	{r7}
 800a4de:	4770      	bx	lr
 800a4e0:	200024a0 	.word	0x200024a0
 800a4e4:	200024a8 	.word	0x200024a8

0800a4e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b085      	sub	sp, #20
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	4a06      	ldr	r2, [pc, #24]	@ (800a510 <vApplicationGetIdleTaskMemory+0x28>)
 800a4f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	4a05      	ldr	r2, [pc, #20]	@ (800a514 <vApplicationGetIdleTaskMemory+0x2c>)
 800a4fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2280      	movs	r2, #128	@ 0x80
 800a504:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800a506:	bf00      	nop
 800a508:	3714      	adds	r7, #20
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bc80      	pop	{r7}
 800a50e:	4770      	bx	lr
 800a510:	200024c0 	.word	0x200024c0
 800a514:	20002514 	.word	0x20002514

0800a518 <vTaskADC_Process>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_ADC1_Init(void);
void StartDefaultTask(void const * argument);

void vTaskADC_Process(void *pvParameters) {
 800a518:	b580      	push	{r7, lr}
 800a51a:	b08c      	sub	sp, #48	@ 0x30
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
    uint16_t ma_buffer[MA_WINDOW_SIZE] = {0};
 800a520:	f107 0310 	add.w	r3, r7, #16
 800a524:	2200      	movs	r2, #0
 800a526:	601a      	str	r2, [r3, #0]
 800a528:	605a      	str	r2, [r3, #4]
 800a52a:	609a      	str	r2, [r3, #8]
 800a52c:	60da      	str	r2, [r3, #12]
 800a52e:	611a      	str	r2, [r3, #16]
    uint8_t index = 0;
 800a530:	2300      	movs	r3, #0
 800a532:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint32_t sum = 0;
 800a536:	2300      	movs	r3, #0
 800a538:	62bb      	str	r3, [r7, #40]	@ 0x28
    SensorData_t dataToSend;

    for(;;) {
        // Start ADC and poll for the result
        HAL_ADC_Start(&hadc1);
 800a53a:	4833      	ldr	r0, [pc, #204]	@ (800a608 <vTaskADC_Process+0xf0>)
 800a53c:	f7f6 fe0c 	bl	8001158 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800a540:	210a      	movs	r1, #10
 800a542:	4831      	ldr	r0, [pc, #196]	@ (800a608 <vTaskADC_Process+0xf0>)
 800a544:	f7f6 fee2 	bl	800130c <HAL_ADC_PollForConversion>
 800a548:	4603      	mov	r3, r0
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d155      	bne.n	800a5fa <vTaskADC_Process+0xe2>
            uint16_t raw_value = HAL_ADC_GetValue(&hadc1);
 800a54e:	482e      	ldr	r0, [pc, #184]	@ (800a608 <vTaskADC_Process+0xf0>)
 800a550:	f7f6 ffe2 	bl	8001518 <HAL_ADC_GetValue>
 800a554:	4603      	mov	r3, r0
 800a556:	84fb      	strh	r3, [r7, #38]	@ 0x26

            sum -= ma_buffer[index];         // Subtract oldest value
 800a558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a55c:	005b      	lsls	r3, r3, #1
 800a55e:	3330      	adds	r3, #48	@ 0x30
 800a560:	443b      	add	r3, r7
 800a562:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800a566:	461a      	mov	r2, r3
 800a568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56a:	1a9b      	subs	r3, r3, r2
 800a56c:	62bb      	str	r3, [r7, #40]	@ 0x28
            ma_buffer[index] = raw_value;    // Insert new value
 800a56e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a572:	005b      	lsls	r3, r3, #1
 800a574:	3330      	adds	r3, #48	@ 0x30
 800a576:	443b      	add	r3, r7
 800a578:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a57a:	f823 2c20 	strh.w	r2, [r3, #-32]
            sum += ma_buffer[index];         // Add new value to sum
 800a57e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a582:	005b      	lsls	r3, r3, #1
 800a584:	3330      	adds	r3, #48	@ 0x30
 800a586:	443b      	add	r3, r7
 800a588:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800a58c:	461a      	mov	r2, r3
 800a58e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a590:	4413      	add	r3, r2
 800a592:	62bb      	str	r3, [r7, #40]	@ 0x28
            index = (index + 1) % MA_WINDOW_SIZE; // Wrap index
 800a594:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a598:	1c5a      	adds	r2, r3, #1
 800a59a:	4b1c      	ldr	r3, [pc, #112]	@ (800a60c <vTaskADC_Process+0xf4>)
 800a59c:	fb83 1302 	smull	r1, r3, r3, r2
 800a5a0:	1099      	asrs	r1, r3, #2
 800a5a2:	17d3      	asrs	r3, r2, #31
 800a5a4:	1ac9      	subs	r1, r1, r3
 800a5a6:	460b      	mov	r3, r1
 800a5a8:	009b      	lsls	r3, r3, #2
 800a5aa:	440b      	add	r3, r1
 800a5ac:	005b      	lsls	r3, r3, #1
 800a5ae:	1ad1      	subs	r1, r2, r3
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            dataToSend.adc_raw = raw_value;
 800a5b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a5b8:	813b      	strh	r3, [r7, #8]
            dataToSend.adc_avg = sum / MA_WINDOW_SIZE;
 800a5ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5bc:	4a14      	ldr	r2, [pc, #80]	@ (800a610 <vTaskADC_Process+0xf8>)
 800a5be:	fba2 2303 	umull	r2, r3, r2, r3
 800a5c2:	08db      	lsrs	r3, r3, #3
 800a5c4:	b29b      	uxth	r3, r3
 800a5c6:	817b      	strh	r3, [r7, #10]
            dataToSend.voltage = ((float)dataToSend.adc_avg * 3.3f) / 4095.0f;
 800a5c8:	897b      	ldrh	r3, [r7, #10]
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	f7f6 fb12 	bl	8000bf4 <__aeabi_ui2f>
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	4910      	ldr	r1, [pc, #64]	@ (800a614 <vTaskADC_Process+0xfc>)
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f7f6 fb65 	bl	8000ca4 <__aeabi_fmul>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	490e      	ldr	r1, [pc, #56]	@ (800a618 <vTaskADC_Process+0x100>)
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7f6 fc14 	bl	8000e0c <__aeabi_fdiv>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	60fb      	str	r3, [r7, #12]
            xQueueSend(sensorQueue, &dataToSend, portMAX_DELAY);
 800a5e8:	4b0c      	ldr	r3, [pc, #48]	@ (800a61c <vTaskADC_Process+0x104>)
 800a5ea:	6818      	ldr	r0, [r3, #0]
 800a5ec:	f107 0108 	add.w	r1, r7, #8
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a5f6:	f7fe fa03 	bl	8008a00 <xQueueGenericSend>
        }
        HAL_ADC_Stop(&hadc1);
 800a5fa:	4803      	ldr	r0, [pc, #12]	@ (800a608 <vTaskADC_Process+0xf0>)
 800a5fc:	f7f6 fe5a 	bl	80012b4 <HAL_ADC_Stop>
        vTaskDelay(pdMS_TO_TICKS(50));
 800a600:	2032      	movs	r0, #50	@ 0x32
 800a602:	f7fe fe89 	bl	8009318 <vTaskDelay>
        HAL_ADC_Start(&hadc1);
 800a606:	e798      	b.n	800a53a <vTaskADC_Process+0x22>
 800a608:	20002714 	.word	0x20002714
 800a60c:	66666667 	.word	0x66666667
 800a610:	cccccccd 	.word	0xcccccccd
 800a614:	40533333 	.word	0x40533333
 800a618:	457ff000 	.word	0x457ff000
 800a61c:	20002748 	.word	0x20002748

0800a620 <vTaskDisplay>:
    }
}

void vTaskDisplay(void *pvParameters) {
 800a620:	b5b0      	push	{r4, r5, r7, lr}
 800a622:	b09a      	sub	sp, #104	@ 0x68
 800a624:	af04      	add	r7, sp, #16
 800a626:	6078      	str	r0, [r7, #4]
    SensorData_t receivedData;
    char buffer[64];

    for(;;) {
        if (xQueueReceive(sensorQueue, &receivedData, portMAX_DELAY) == pdPASS) {
 800a628:	4b17      	ldr	r3, [pc, #92]	@ (800a688 <vTaskDisplay+0x68>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800a630:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a634:	4618      	mov	r0, r3
 800a636:	f7fe fae5 	bl	8008c04 <xQueueReceive>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d11e      	bne.n	800a67e <vTaskDisplay+0x5e>
            int len = snprintf(buffer, sizeof(buffer),
                               "Raw: %4u | Avg: %4u | Voltage: %.2f V\r\n",
                               receivedData.adc_raw,
 800a640:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
            int len = snprintf(buffer, sizeof(buffer),
 800a644:	461d      	mov	r5, r3
                               receivedData.adc_avg,
 800a646:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
            int len = snprintf(buffer, sizeof(buffer),
 800a64a:	461c      	mov	r4, r3
                               receivedData.voltage);
 800a64c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
            int len = snprintf(buffer, sizeof(buffer),
 800a64e:	4618      	mov	r0, r3
 800a650:	f7f5 feea 	bl	8000428 <__aeabi_f2d>
 800a654:	4602      	mov	r2, r0
 800a656:	460b      	mov	r3, r1
 800a658:	f107 000c 	add.w	r0, r7, #12
 800a65c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a660:	9400      	str	r4, [sp, #0]
 800a662:	462b      	mov	r3, r5
 800a664:	4a09      	ldr	r2, [pc, #36]	@ (800a68c <vTaskDisplay+0x6c>)
 800a666:	2140      	movs	r1, #64	@ 0x40
 800a668:	f001 fd4e 	bl	800c108 <sniprintf>
 800a66c:	6578      	str	r0, [r7, #84]	@ 0x54
            CDC_Transmit_FS((uint8_t*)buffer, len);
 800a66e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a670:	b29a      	uxth	r2, r3
 800a672:	f107 030c 	add.w	r3, r7, #12
 800a676:	4611      	mov	r1, r2
 800a678:	4618      	mov	r0, r3
 800a67a:	f000 fc25 	bl	800aec8 <CDC_Transmit_FS>
        }
        vTaskDelay(pdMS_TO_TICKS(500));
 800a67e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a682:	f7fe fe49 	bl	8009318 <vTaskDelay>
        if (xQueueReceive(sensorQueue, &receivedData, portMAX_DELAY) == pdPASS) {
 800a686:	e7cf      	b.n	800a628 <vTaskDisplay+0x8>
 800a688:	20002748 	.word	0x20002748
 800a68c:	0800e3d0 	.word	0x0800e3d0

0800a690 <vTaskLED>:
    }
}

void vTaskLED(void *pvParameters) {
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
    for(;;) {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800a698:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a69c:	4804      	ldr	r0, [pc, #16]	@ (800a6b0 <vTaskLED+0x20>)
 800a69e:	f7f7 fb57 	bl	8001d50 <HAL_GPIO_TogglePin>
        vTaskDelay(pdMS_TO_TICKS(500)); // 500ms toggle (1Hz blink rate)
 800a6a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a6a6:	f7fe fe37 	bl	8009318 <vTaskDelay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800a6aa:	bf00      	nop
 800a6ac:	e7f4      	b.n	800a698 <vTaskLED+0x8>
 800a6ae:	bf00      	nop
 800a6b0:	40011000 	.word	0x40011000

0800a6b4 <main>:
    }
}

int main(void)
{
 800a6b4:	b5b0      	push	{r4, r5, r7, lr}
 800a6b6:	b08a      	sub	sp, #40	@ 0x28
 800a6b8:	af02      	add	r7, sp, #8
  HAL_Init();
 800a6ba:	f7f6 fc43 	bl	8000f44 <HAL_Init>

  SystemClock_Config();
 800a6be:	f000 f853 	bl	800a768 <SystemClock_Config>
  MX_GPIO_Init();
 800a6c2:	f000 f8ed 	bl	800a8a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800a6c6:	f000 f8ad 	bl	800a824 <MX_ADC1_Init>

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800a6ca:	4b1e      	ldr	r3, [pc, #120]	@ (800a744 <main+0x90>)
 800a6cc:	1d3c      	adds	r4, r7, #4
 800a6ce:	461d      	mov	r5, r3
 800a6d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a6d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a6d4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a6d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800a6dc:	1d3b      	adds	r3, r7, #4
 800a6de:	2100      	movs	r1, #0
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f7fd ffb9 	bl	8008658 <osThreadCreate>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	4a17      	ldr	r2, [pc, #92]	@ (800a748 <main+0x94>)
 800a6ea:	6013      	str	r3, [r2, #0]
  sensorQueue = xQueueCreate(5, sizeof(SensorData_t));
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2108      	movs	r1, #8
 800a6f0:	2005      	movs	r0, #5
 800a6f2:	f7fe f92b 	bl	800894c <xQueueGenericCreate>
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	4a14      	ldr	r2, [pc, #80]	@ (800a74c <main+0x98>)
 800a6fa:	6013      	str	r3, [r2, #0]
      // Create Tasks (Function, Name, Stack Size, Parameters, Priority, Handle)
      xTaskCreate(vTaskADC_Process, "ADC_Task", 256, NULL, tskIDLE_PRIORITY + 2, NULL);
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	9301      	str	r3, [sp, #4]
 800a700:	2302      	movs	r3, #2
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	2300      	movs	r3, #0
 800a706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a70a:	4911      	ldr	r1, [pc, #68]	@ (800a750 <main+0x9c>)
 800a70c:	4811      	ldr	r0, [pc, #68]	@ (800a754 <main+0xa0>)
 800a70e:	f7fe fccb 	bl	80090a8 <xTaskCreate>
      xTaskCreate(vTaskDisplay, "Display_Task", 256, NULL, tskIDLE_PRIORITY + 1, NULL);
 800a712:	2300      	movs	r3, #0
 800a714:	9301      	str	r3, [sp, #4]
 800a716:	2301      	movs	r3, #1
 800a718:	9300      	str	r3, [sp, #0]
 800a71a:	2300      	movs	r3, #0
 800a71c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a720:	490d      	ldr	r1, [pc, #52]	@ (800a758 <main+0xa4>)
 800a722:	480e      	ldr	r0, [pc, #56]	@ (800a75c <main+0xa8>)
 800a724:	f7fe fcc0 	bl	80090a8 <xTaskCreate>
      xTaskCreate(vTaskLED, "LED_Task", 128, NULL, tskIDLE_PRIORITY + 1, NULL);
 800a728:	2300      	movs	r3, #0
 800a72a:	9301      	str	r3, [sp, #4]
 800a72c:	2301      	movs	r3, #1
 800a72e:	9300      	str	r3, [sp, #0]
 800a730:	2300      	movs	r3, #0
 800a732:	2280      	movs	r2, #128	@ 0x80
 800a734:	490a      	ldr	r1, [pc, #40]	@ (800a760 <main+0xac>)
 800a736:	480b      	ldr	r0, [pc, #44]	@ (800a764 <main+0xb0>)
 800a738:	f7fe fcb6 	bl	80090a8 <xTaskCreate>
  osKernelStart();
 800a73c:	f7fd ff85 	bl	800864a <osKernelStart>

  while (1)
 800a740:	bf00      	nop
 800a742:	e7fd      	b.n	800a740 <main+0x8c>
 800a744:	0800e42c 	.word	0x0800e42c
 800a748:	20002744 	.word	0x20002744
 800a74c:	20002748 	.word	0x20002748
 800a750:	0800e3f8 	.word	0x0800e3f8
 800a754:	0800a519 	.word	0x0800a519
 800a758:	0800e404 	.word	0x0800e404
 800a75c:	0800a621 	.word	0x0800a621
 800a760:	0800e414 	.word	0x0800e414
 800a764:	0800a691 	.word	0x0800a691

0800a768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b094      	sub	sp, #80	@ 0x50
 800a76c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a76e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a772:	2228      	movs	r2, #40	@ 0x28
 800a774:	2100      	movs	r1, #0
 800a776:	4618      	mov	r0, r3
 800a778:	f001 fd3f 	bl	800c1fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a77c:	f107 0314 	add.w	r3, r7, #20
 800a780:	2200      	movs	r2, #0
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	605a      	str	r2, [r3, #4]
 800a786:	609a      	str	r2, [r3, #8]
 800a788:	60da      	str	r2, [r3, #12]
 800a78a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a78c:	1d3b      	adds	r3, r7, #4
 800a78e:	2200      	movs	r2, #0
 800a790:	601a      	str	r2, [r3, #0]
 800a792:	605a      	str	r2, [r3, #4]
 800a794:	609a      	str	r2, [r3, #8]
 800a796:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a798:	2301      	movs	r3, #1
 800a79a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a79c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a7a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a7aa:	2302      	movs	r3, #2
 800a7ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a7ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800a7b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800a7b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a7b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a7ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7f9 f840 	bl	8003844 <HAL_RCC_OscConfig>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d001      	beq.n	800a7ce <SystemClock_Config+0x66>
  {
    Error_Handler();
 800a7ca:	f000 f8d1 	bl	800a970 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a7ce:	230f      	movs	r3, #15
 800a7d0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a7d2:	2302      	movs	r3, #2
 800a7d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a7da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7de:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a7e4:	f107 0314 	add.w	r3, r7, #20
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7f9 faac 	bl	8003d48 <HAL_RCC_ClockConfig>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d001      	beq.n	800a7fa <SystemClock_Config+0x92>
  {
    Error_Handler();
 800a7f6:	f000 f8bb 	bl	800a970 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800a7fa:	2312      	movs	r3, #18
 800a7fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800a7fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a802:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800a804:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a808:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a80a:	1d3b      	adds	r3, r7, #4
 800a80c:	4618      	mov	r0, r3
 800a80e:	f7f9 fc59 	bl	80040c4 <HAL_RCCEx_PeriphCLKConfig>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d001      	beq.n	800a81c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800a818:	f000 f8aa 	bl	800a970 <Error_Handler>
  }
}
 800a81c:	bf00      	nop
 800a81e:	3750      	adds	r7, #80	@ 0x50
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a82a:	1d3b      	adds	r3, r7, #4
 800a82c:	2200      	movs	r2, #0
 800a82e:	601a      	str	r2, [r3, #0]
 800a830:	605a      	str	r2, [r3, #4]
 800a832:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800a834:	4b18      	ldr	r3, [pc, #96]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a836:	4a19      	ldr	r2, [pc, #100]	@ (800a89c <MX_ADC1_Init+0x78>)
 800a838:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a83a:	4b17      	ldr	r3, [pc, #92]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a83c:	2200      	movs	r2, #0
 800a83e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a840:	4b15      	ldr	r3, [pc, #84]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a842:	2200      	movs	r2, #0
 800a844:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a846:	4b14      	ldr	r3, [pc, #80]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a848:	2200      	movs	r2, #0
 800a84a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a84c:	4b12      	ldr	r3, [pc, #72]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a84e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800a852:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a854:	4b10      	ldr	r3, [pc, #64]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a856:	2200      	movs	r2, #0
 800a858:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800a85a:	4b0f      	ldr	r3, [pc, #60]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a85c:	2201      	movs	r2, #1
 800a85e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a860:	480d      	ldr	r0, [pc, #52]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a862:	f7f6 fba1 	bl	8000fa8 <HAL_ADC_Init>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800a86c:	f000 f880 	bl	800a970 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800a870:	2301      	movs	r3, #1
 800a872:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a874:	2301      	movs	r3, #1
 800a876:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a878:	2300      	movs	r3, #0
 800a87a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a87c:	1d3b      	adds	r3, r7, #4
 800a87e:	4619      	mov	r1, r3
 800a880:	4805      	ldr	r0, [pc, #20]	@ (800a898 <MX_ADC1_Init+0x74>)
 800a882:	f7f6 fe55 	bl	8001530 <HAL_ADC_ConfigChannel>
 800a886:	4603      	mov	r3, r0
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d001      	beq.n	800a890 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800a88c:	f000 f870 	bl	800a970 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a890:	bf00      	nop
 800a892:	3710      	adds	r7, #16
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	20002714 	.word	0x20002714
 800a89c:	40012400 	.word	0x40012400

0800a8a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b088      	sub	sp, #32
 800a8a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a8a6:	f107 0310 	add.w	r3, r7, #16
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	601a      	str	r2, [r3, #0]
 800a8ae:	605a      	str	r2, [r3, #4]
 800a8b0:	609a      	str	r2, [r3, #8]
 800a8b2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a8b4:	4b1e      	ldr	r3, [pc, #120]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8b6:	699b      	ldr	r3, [r3, #24]
 800a8b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8ba:	f043 0310 	orr.w	r3, r3, #16
 800a8be:	6193      	str	r3, [r2, #24]
 800a8c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	f003 0310 	and.w	r3, r3, #16
 800a8c8:	60fb      	str	r3, [r7, #12]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a8cc:	4b18      	ldr	r3, [pc, #96]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8ce:	699b      	ldr	r3, [r3, #24]
 800a8d0:	4a17      	ldr	r2, [pc, #92]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8d2:	f043 0320 	orr.w	r3, r3, #32
 800a8d6:	6193      	str	r3, [r2, #24]
 800a8d8:	4b15      	ldr	r3, [pc, #84]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8da:	699b      	ldr	r3, [r3, #24]
 800a8dc:	f003 0320 	and.w	r3, r3, #32
 800a8e0:	60bb      	str	r3, [r7, #8]
 800a8e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8e4:	4b12      	ldr	r3, [pc, #72]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8e6:	699b      	ldr	r3, [r3, #24]
 800a8e8:	4a11      	ldr	r2, [pc, #68]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8ea:	f043 0304 	orr.w	r3, r3, #4
 800a8ee:	6193      	str	r3, [r2, #24]
 800a8f0:	4b0f      	ldr	r3, [pc, #60]	@ (800a930 <MX_GPIO_Init+0x90>)
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	f003 0304 	and.w	r3, r3, #4
 800a8f8:	607b      	str	r3, [r7, #4]
 800a8fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800a8fc:	2201      	movs	r2, #1
 800a8fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a902:	480c      	ldr	r0, [pc, #48]	@ (800a934 <MX_GPIO_Init+0x94>)
 800a904:	f7f7 fa0c 	bl	8001d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a908:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a90c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a90e:	2301      	movs	r3, #1
 800a910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a912:	2300      	movs	r3, #0
 800a914:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a916:	2302      	movs	r3, #2
 800a918:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a91a:	f107 0310 	add.w	r3, r7, #16
 800a91e:	4619      	mov	r1, r3
 800a920:	4804      	ldr	r0, [pc, #16]	@ (800a934 <MX_GPIO_Init+0x94>)
 800a922:	f7f7 f879 	bl	8001a18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800a926:	bf00      	nop
 800a928:	3720      	adds	r7, #32
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}
 800a92e:	bf00      	nop
 800a930:	40021000 	.word	0x40021000
 800a934:	40011000 	.word	0x40011000

0800a938 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b082      	sub	sp, #8
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800a940:	f000 fa04 	bl	800ad4c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800a944:	2001      	movs	r0, #1
 800a946:	f7fd fed3 	bl	80086f0 <osDelay>
 800a94a:	e7fb      	b.n	800a944 <StartDefaultTask+0xc>

0800a94c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a04      	ldr	r2, [pc, #16]	@ (800a96c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d101      	bne.n	800a962 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800a95e:	f7f6 fb07 	bl	8000f70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800a962:	bf00      	nop
 800a964:	3708      	adds	r7, #8
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	40000800 	.word	0x40000800

0800a970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a970:	b480      	push	{r7}
 800a972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a974:	b672      	cpsid	i
}
 800a976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a978:	bf00      	nop
 800a97a:	e7fd      	b.n	800a978 <Error_Handler+0x8>

0800a97c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800a982:	4b18      	ldr	r3, [pc, #96]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a984:	699b      	ldr	r3, [r3, #24]
 800a986:	4a17      	ldr	r2, [pc, #92]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a988:	f043 0301 	orr.w	r3, r3, #1
 800a98c:	6193      	str	r3, [r2, #24]
 800a98e:	4b15      	ldr	r3, [pc, #84]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a990:	699b      	ldr	r3, [r3, #24]
 800a992:	f003 0301 	and.w	r3, r3, #1
 800a996:	60bb      	str	r3, [r7, #8]
 800a998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a99a:	4b12      	ldr	r3, [pc, #72]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a99c:	69db      	ldr	r3, [r3, #28]
 800a99e:	4a11      	ldr	r2, [pc, #68]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a9a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9a4:	61d3      	str	r3, [r2, #28]
 800a9a6:	4b0f      	ldr	r3, [pc, #60]	@ (800a9e4 <HAL_MspInit+0x68>)
 800a9a8:	69db      	ldr	r3, [r3, #28]
 800a9aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9ae:	607b      	str	r3, [r7, #4]
 800a9b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	210f      	movs	r1, #15
 800a9b6:	f06f 0001 	mvn.w	r0, #1
 800a9ba:	f7f7 f802 	bl	80019c2 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800a9be:	4b0a      	ldr	r3, [pc, #40]	@ (800a9e8 <HAL_MspInit+0x6c>)
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	60fb      	str	r3, [r7, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800a9ca:	60fb      	str	r3, [r7, #12]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a9d2:	60fb      	str	r3, [r7, #12]
 800a9d4:	4a04      	ldr	r2, [pc, #16]	@ (800a9e8 <HAL_MspInit+0x6c>)
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a9da:	bf00      	nop
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}
 800a9e2:	bf00      	nop
 800a9e4:	40021000 	.word	0x40021000
 800a9e8:	40010000 	.word	0x40010000

0800a9ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b088      	sub	sp, #32
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9f4:	f107 0310 	add.w	r3, r7, #16
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	601a      	str	r2, [r3, #0]
 800a9fc:	605a      	str	r2, [r3, #4]
 800a9fe:	609a      	str	r2, [r3, #8]
 800aa00:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	4a14      	ldr	r2, [pc, #80]	@ (800aa58 <HAL_ADC_MspInit+0x6c>)
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	d121      	bne.n	800aa50 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800aa0c:	4b13      	ldr	r3, [pc, #76]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa0e:	699b      	ldr	r3, [r3, #24]
 800aa10:	4a12      	ldr	r2, [pc, #72]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800aa16:	6193      	str	r3, [r2, #24]
 800aa18:	4b10      	ldr	r3, [pc, #64]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa20:	60fb      	str	r3, [r7, #12]
 800aa22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa24:	4b0d      	ldr	r3, [pc, #52]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa26:	699b      	ldr	r3, [r3, #24]
 800aa28:	4a0c      	ldr	r2, [pc, #48]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa2a:	f043 0304 	orr.w	r3, r3, #4
 800aa2e:	6193      	str	r3, [r2, #24]
 800aa30:	4b0a      	ldr	r3, [pc, #40]	@ (800aa5c <HAL_ADC_MspInit+0x70>)
 800aa32:	699b      	ldr	r3, [r3, #24]
 800aa34:	f003 0304 	and.w	r3, r3, #4
 800aa38:	60bb      	str	r3, [r7, #8]
 800aa3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aa40:	2303      	movs	r3, #3
 800aa42:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa44:	f107 0310 	add.w	r3, r7, #16
 800aa48:	4619      	mov	r1, r3
 800aa4a:	4805      	ldr	r0, [pc, #20]	@ (800aa60 <HAL_ADC_MspInit+0x74>)
 800aa4c:	f7f6 ffe4 	bl	8001a18 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800aa50:	bf00      	nop
 800aa52:	3720      	adds	r7, #32
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}
 800aa58:	40012400 	.word	0x40012400
 800aa5c:	40021000 	.word	0x40021000
 800aa60:	40010800 	.word	0x40010800

0800aa64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b08e      	sub	sp, #56	@ 0x38
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800aa70:	2300      	movs	r3, #0
 800aa72:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800aa74:	2300      	movs	r3, #0
 800aa76:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800aa7a:	4b34      	ldr	r3, [pc, #208]	@ (800ab4c <HAL_InitTick+0xe8>)
 800aa7c:	69db      	ldr	r3, [r3, #28]
 800aa7e:	4a33      	ldr	r2, [pc, #204]	@ (800ab4c <HAL_InitTick+0xe8>)
 800aa80:	f043 0304 	orr.w	r3, r3, #4
 800aa84:	61d3      	str	r3, [r2, #28]
 800aa86:	4b31      	ldr	r3, [pc, #196]	@ (800ab4c <HAL_InitTick+0xe8>)
 800aa88:	69db      	ldr	r3, [r3, #28]
 800aa8a:	f003 0304 	and.w	r3, r3, #4
 800aa8e:	60fb      	str	r3, [r7, #12]
 800aa90:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800aa92:	f107 0210 	add.w	r2, r7, #16
 800aa96:	f107 0314 	add.w	r3, r7, #20
 800aa9a:	4611      	mov	r1, r2
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f7f9 fac3 	bl	8004028 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800aaa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d103      	bne.n	800aab4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800aaac:	f7f9 fa94 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 800aab0:	6378      	str	r0, [r7, #52]	@ 0x34
 800aab2:	e004      	b.n	800aabe <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800aab4:	f7f9 fa90 	bl	8003fd8 <HAL_RCC_GetPCLK1Freq>
 800aab8:	4603      	mov	r3, r0
 800aaba:	005b      	lsls	r3, r3, #1
 800aabc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800aabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aac0:	4a23      	ldr	r2, [pc, #140]	@ (800ab50 <HAL_InitTick+0xec>)
 800aac2:	fba2 2303 	umull	r2, r3, r2, r3
 800aac6:	0c9b      	lsrs	r3, r3, #18
 800aac8:	3b01      	subs	r3, #1
 800aaca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800aacc:	4b21      	ldr	r3, [pc, #132]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aace:	4a22      	ldr	r2, [pc, #136]	@ (800ab58 <HAL_InitTick+0xf4>)
 800aad0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800aad2:	4b20      	ldr	r3, [pc, #128]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aad4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800aad8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800aada:	4a1e      	ldr	r2, [pc, #120]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aadc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aade:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800aae0:	4b1c      	ldr	r3, [pc, #112]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aae2:	2200      	movs	r2, #0
 800aae4:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800aae6:	4b1b      	ldr	r3, [pc, #108]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aae8:	2200      	movs	r2, #0
 800aaea:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800aaec:	4b19      	ldr	r3, [pc, #100]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aaee:	2200      	movs	r2, #0
 800aaf0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800aaf2:	4818      	ldr	r0, [pc, #96]	@ (800ab54 <HAL_InitTick+0xf0>)
 800aaf4:	f7f9 fc52 	bl	800439c <HAL_TIM_Base_Init>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800aafe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d11b      	bne.n	800ab3e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800ab06:	4813      	ldr	r0, [pc, #76]	@ (800ab54 <HAL_InitTick+0xf0>)
 800ab08:	f7f9 fca0 	bl	800444c <HAL_TIM_Base_Start_IT>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800ab12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d111      	bne.n	800ab3e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800ab1a:	201e      	movs	r0, #30
 800ab1c:	f7f6 ff6d 	bl	80019fa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2b0f      	cmp	r3, #15
 800ab24:	d808      	bhi.n	800ab38 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800ab26:	2200      	movs	r2, #0
 800ab28:	6879      	ldr	r1, [r7, #4]
 800ab2a:	201e      	movs	r0, #30
 800ab2c:	f7f6 ff49 	bl	80019c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ab30:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <HAL_InitTick+0xf8>)
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6013      	str	r3, [r2, #0]
 800ab36:	e002      	b.n	800ab3e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800ab3e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3738      	adds	r7, #56	@ 0x38
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	40021000 	.word	0x40021000
 800ab50:	431bde83 	.word	0x431bde83
 800ab54:	2000274c 	.word	0x2000274c
 800ab58:	40000800 	.word	0x40000800
 800ab5c:	20000000 	.word	0x20000000

0800ab60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ab60:	b480      	push	{r7}
 800ab62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ab64:	bf00      	nop
 800ab66:	e7fd      	b.n	800ab64 <NMI_Handler+0x4>

0800ab68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ab6c:	bf00      	nop
 800ab6e:	e7fd      	b.n	800ab6c <HardFault_Handler+0x4>

0800ab70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ab70:	b480      	push	{r7}
 800ab72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ab74:	bf00      	nop
 800ab76:	e7fd      	b.n	800ab74 <MemManage_Handler+0x4>

0800ab78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ab7c:	bf00      	nop
 800ab7e:	e7fd      	b.n	800ab7c <BusFault_Handler+0x4>

0800ab80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ab80:	b480      	push	{r7}
 800ab82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ab84:	bf00      	nop
 800ab86:	e7fd      	b.n	800ab84 <UsageFault_Handler+0x4>

0800ab88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ab88:	b480      	push	{r7}
 800ab8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ab8c:	bf00      	nop
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bc80      	pop	{r7}
 800ab92:	4770      	bx	lr

0800ab94 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800ab98:	4802      	ldr	r0, [pc, #8]	@ (800aba4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800ab9a:	f7f7 fa0e 	bl	8001fba <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800ab9e:	bf00      	nop
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	2000325c 	.word	0x2000325c

0800aba8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800abac:	4802      	ldr	r0, [pc, #8]	@ (800abb8 <TIM4_IRQHandler+0x10>)
 800abae:	f7f9 fc9f 	bl	80044f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800abb2:	bf00      	nop
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	2000274c 	.word	0x2000274c

0800abbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800abbc:	b480      	push	{r7}
 800abbe:	af00      	add	r7, sp, #0
  return 1;
 800abc0:	2301      	movs	r3, #1
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bc80      	pop	{r7}
 800abc8:	4770      	bx	lr

0800abca <_kill>:

int _kill(int pid, int sig)
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b082      	sub	sp, #8
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
 800abd2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800abd4:	f001 fb64 	bl	800c2a0 <__errno>
 800abd8:	4603      	mov	r3, r0
 800abda:	2216      	movs	r2, #22
 800abdc:	601a      	str	r2, [r3, #0]
  return -1;
 800abde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3708      	adds	r7, #8
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}

0800abea <_exit>:

void _exit (int status)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b082      	sub	sp, #8
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800abf2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f7ff ffe7 	bl	800abca <_kill>
  while (1) {}    /* Make sure we hang here */
 800abfc:	bf00      	nop
 800abfe:	e7fd      	b.n	800abfc <_exit+0x12>

0800ac00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b086      	sub	sp, #24
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	60b9      	str	r1, [r7, #8]
 800ac0a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	617b      	str	r3, [r7, #20]
 800ac10:	e00a      	b.n	800ac28 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800ac12:	f3af 8000 	nop.w
 800ac16:	4601      	mov	r1, r0
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	1c5a      	adds	r2, r3, #1
 800ac1c:	60ba      	str	r2, [r7, #8]
 800ac1e:	b2ca      	uxtb	r2, r1
 800ac20:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	3301      	adds	r3, #1
 800ac26:	617b      	str	r3, [r7, #20]
 800ac28:	697a      	ldr	r2, [r7, #20]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	dbf0      	blt.n	800ac12 <_read+0x12>
  }

  return len;
 800ac30:	687b      	ldr	r3, [r7, #4]
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3718      	adds	r7, #24
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}

0800ac3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ac3a:	b580      	push	{r7, lr}
 800ac3c:	b086      	sub	sp, #24
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	60f8      	str	r0, [r7, #12]
 800ac42:	60b9      	str	r1, [r7, #8]
 800ac44:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ac46:	2300      	movs	r3, #0
 800ac48:	617b      	str	r3, [r7, #20]
 800ac4a:	e009      	b.n	800ac60 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	1c5a      	adds	r2, r3, #1
 800ac50:	60ba      	str	r2, [r7, #8]
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	4618      	mov	r0, r3
 800ac56:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ac5a:	697b      	ldr	r3, [r7, #20]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	617b      	str	r3, [r7, #20]
 800ac60:	697a      	ldr	r2, [r7, #20]
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	dbf1      	blt.n	800ac4c <_write+0x12>
  }
  return len;
 800ac68:	687b      	ldr	r3, [r7, #4]
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3718      	adds	r7, #24
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <_close>:

int _close(int file)
{
 800ac72:	b480      	push	{r7}
 800ac74:	b083      	sub	sp, #12
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800ac7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	370c      	adds	r7, #12
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bc80      	pop	{r7}
 800ac86:	4770      	bx	lr

0800ac88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800ac98:	605a      	str	r2, [r3, #4]
  return 0;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bc80      	pop	{r7}
 800aca4:	4770      	bx	lr

0800aca6 <_isatty>:

int _isatty(int file)
{
 800aca6:	b480      	push	{r7}
 800aca8:	b083      	sub	sp, #12
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800acae:	2301      	movs	r3, #1
}
 800acb0:	4618      	mov	r0, r3
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bc80      	pop	{r7}
 800acb8:	4770      	bx	lr

0800acba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800acba:	b480      	push	{r7}
 800acbc:	b085      	sub	sp, #20
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	60f8      	str	r0, [r7, #12]
 800acc2:	60b9      	str	r1, [r7, #8]
 800acc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800acc6:	2300      	movs	r3, #0
}
 800acc8:	4618      	mov	r0, r3
 800acca:	3714      	adds	r7, #20
 800accc:	46bd      	mov	sp, r7
 800acce:	bc80      	pop	{r7}
 800acd0:	4770      	bx	lr
	...

0800acd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b086      	sub	sp, #24
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800acdc:	4a14      	ldr	r2, [pc, #80]	@ (800ad30 <_sbrk+0x5c>)
 800acde:	4b15      	ldr	r3, [pc, #84]	@ (800ad34 <_sbrk+0x60>)
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800ace8:	4b13      	ldr	r3, [pc, #76]	@ (800ad38 <_sbrk+0x64>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d102      	bne.n	800acf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800acf0:	4b11      	ldr	r3, [pc, #68]	@ (800ad38 <_sbrk+0x64>)
 800acf2:	4a12      	ldr	r2, [pc, #72]	@ (800ad3c <_sbrk+0x68>)
 800acf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800acf6:	4b10      	ldr	r3, [pc, #64]	@ (800ad38 <_sbrk+0x64>)
 800acf8:	681a      	ldr	r2, [r3, #0]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	4413      	add	r3, r2
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	429a      	cmp	r2, r3
 800ad02:	d207      	bcs.n	800ad14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800ad04:	f001 facc 	bl	800c2a0 <__errno>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	220c      	movs	r2, #12
 800ad0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800ad0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad12:	e009      	b.n	800ad28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800ad14:	4b08      	ldr	r3, [pc, #32]	@ (800ad38 <_sbrk+0x64>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800ad1a:	4b07      	ldr	r3, [pc, #28]	@ (800ad38 <_sbrk+0x64>)
 800ad1c:	681a      	ldr	r2, [r3, #0]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	4413      	add	r3, r2
 800ad22:	4a05      	ldr	r2, [pc, #20]	@ (800ad38 <_sbrk+0x64>)
 800ad24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800ad26:	68fb      	ldr	r3, [r7, #12]
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3718      	adds	r7, #24
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}
 800ad30:	20005000 	.word	0x20005000
 800ad34:	00000400 	.word	0x00000400
 800ad38:	20002794 	.word	0x20002794
 800ad3c:	20003aa0 	.word	0x20003aa0

0800ad40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800ad40:	b480      	push	{r7}
 800ad42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800ad44:	bf00      	nop
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bc80      	pop	{r7}
 800ad4a:	4770      	bx	lr

0800ad4c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad50:	2200      	movs	r2, #0
 800ad52:	4912      	ldr	r1, [pc, #72]	@ (800ad9c <MX_USB_DEVICE_Init+0x50>)
 800ad54:	4812      	ldr	r0, [pc, #72]	@ (800ada0 <MX_USB_DEVICE_Init+0x54>)
 800ad56:	f7fc fbca 	bl	80074ee <USBD_Init>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d001      	beq.n	800ad64 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ad60:	f7ff fe06 	bl	800a970 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ad64:	490f      	ldr	r1, [pc, #60]	@ (800ada4 <MX_USB_DEVICE_Init+0x58>)
 800ad66:	480e      	ldr	r0, [pc, #56]	@ (800ada0 <MX_USB_DEVICE_Init+0x54>)
 800ad68:	f7fc fbec 	bl	8007544 <USBD_RegisterClass>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d001      	beq.n	800ad76 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad72:	f7ff fdfd 	bl	800a970 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ad76:	490c      	ldr	r1, [pc, #48]	@ (800ada8 <MX_USB_DEVICE_Init+0x5c>)
 800ad78:	4809      	ldr	r0, [pc, #36]	@ (800ada0 <MX_USB_DEVICE_Init+0x54>)
 800ad7a:	f7fc fb1d 	bl	80073b8 <USBD_CDC_RegisterInterface>
 800ad7e:	4603      	mov	r3, r0
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d001      	beq.n	800ad88 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad84:	f7ff fdf4 	bl	800a970 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ad88:	4805      	ldr	r0, [pc, #20]	@ (800ada0 <MX_USB_DEVICE_Init+0x54>)
 800ad8a:	f7fc fbf4 	bl	8007576 <USBD_Start>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d001      	beq.n	800ad98 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad94:	f7ff fdec 	bl	800a970 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad98:	bf00      	nop
 800ad9a:	bd80      	pop	{r7, pc}
 800ad9c:	20000130 	.word	0x20000130
 800ada0:	20002798 	.word	0x20002798
 800ada4:	20000014 	.word	0x20000014
 800ada8:	20000120 	.word	0x20000120

0800adac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800adb0:	2200      	movs	r2, #0
 800adb2:	4905      	ldr	r1, [pc, #20]	@ (800adc8 <CDC_Init_FS+0x1c>)
 800adb4:	4805      	ldr	r0, [pc, #20]	@ (800adcc <CDC_Init_FS+0x20>)
 800adb6:	f7fc fb15 	bl	80073e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800adba:	4905      	ldr	r1, [pc, #20]	@ (800add0 <CDC_Init_FS+0x24>)
 800adbc:	4803      	ldr	r0, [pc, #12]	@ (800adcc <CDC_Init_FS+0x20>)
 800adbe:	f7fc fb2a 	bl	8007416 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800adc2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	20002e5c 	.word	0x20002e5c
 800adcc:	20002798 	.word	0x20002798
 800add0:	20002a5c 	.word	0x20002a5c

0800add4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800add4:	b480      	push	{r7}
 800add6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800add8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800adda:	4618      	mov	r0, r3
 800addc:	46bd      	mov	sp, r7
 800adde:	bc80      	pop	{r7}
 800ade0:	4770      	bx	lr
	...

0800ade4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b083      	sub	sp, #12
 800ade8:	af00      	add	r7, sp, #0
 800adea:	4603      	mov	r3, r0
 800adec:	6039      	str	r1, [r7, #0]
 800adee:	71fb      	strb	r3, [r7, #7]
 800adf0:	4613      	mov	r3, r2
 800adf2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800adf4:	79fb      	ldrb	r3, [r7, #7]
 800adf6:	2b23      	cmp	r3, #35	@ 0x23
 800adf8:	d84a      	bhi.n	800ae90 <CDC_Control_FS+0xac>
 800adfa:	a201      	add	r2, pc, #4	@ (adr r2, 800ae00 <CDC_Control_FS+0x1c>)
 800adfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae00:	0800ae91 	.word	0x0800ae91
 800ae04:	0800ae91 	.word	0x0800ae91
 800ae08:	0800ae91 	.word	0x0800ae91
 800ae0c:	0800ae91 	.word	0x0800ae91
 800ae10:	0800ae91 	.word	0x0800ae91
 800ae14:	0800ae91 	.word	0x0800ae91
 800ae18:	0800ae91 	.word	0x0800ae91
 800ae1c:	0800ae91 	.word	0x0800ae91
 800ae20:	0800ae91 	.word	0x0800ae91
 800ae24:	0800ae91 	.word	0x0800ae91
 800ae28:	0800ae91 	.word	0x0800ae91
 800ae2c:	0800ae91 	.word	0x0800ae91
 800ae30:	0800ae91 	.word	0x0800ae91
 800ae34:	0800ae91 	.word	0x0800ae91
 800ae38:	0800ae91 	.word	0x0800ae91
 800ae3c:	0800ae91 	.word	0x0800ae91
 800ae40:	0800ae91 	.word	0x0800ae91
 800ae44:	0800ae91 	.word	0x0800ae91
 800ae48:	0800ae91 	.word	0x0800ae91
 800ae4c:	0800ae91 	.word	0x0800ae91
 800ae50:	0800ae91 	.word	0x0800ae91
 800ae54:	0800ae91 	.word	0x0800ae91
 800ae58:	0800ae91 	.word	0x0800ae91
 800ae5c:	0800ae91 	.word	0x0800ae91
 800ae60:	0800ae91 	.word	0x0800ae91
 800ae64:	0800ae91 	.word	0x0800ae91
 800ae68:	0800ae91 	.word	0x0800ae91
 800ae6c:	0800ae91 	.word	0x0800ae91
 800ae70:	0800ae91 	.word	0x0800ae91
 800ae74:	0800ae91 	.word	0x0800ae91
 800ae78:	0800ae91 	.word	0x0800ae91
 800ae7c:	0800ae91 	.word	0x0800ae91
 800ae80:	0800ae91 	.word	0x0800ae91
 800ae84:	0800ae91 	.word	0x0800ae91
 800ae88:	0800ae91 	.word	0x0800ae91
 800ae8c:	0800ae91 	.word	0x0800ae91
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ae90:	bf00      	nop
  }

  return (USBD_OK);
 800ae92:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	370c      	adds	r7, #12
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bc80      	pop	{r7}
 800ae9c:	4770      	bx	lr
 800ae9e:	bf00      	nop

0800aea0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800aeaa:	6879      	ldr	r1, [r7, #4]
 800aeac:	4805      	ldr	r0, [pc, #20]	@ (800aec4 <CDC_Receive_FS+0x24>)
 800aeae:	f7fc fab2 	bl	8007416 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aeb2:	4804      	ldr	r0, [pc, #16]	@ (800aec4 <CDC_Receive_FS+0x24>)
 800aeb4:	f7fc faf1 	bl	800749a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aeb8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3708      	adds	r7, #8
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	20002798 	.word	0x20002798

0800aec8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	460b      	mov	r3, r1
 800aed2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800aed4:	2300      	movs	r3, #0
 800aed6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aed8:	4b0d      	ldr	r3, [pc, #52]	@ (800af10 <CDC_Transmit_FS+0x48>)
 800aeda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aede:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d001      	beq.n	800aeee <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aeea:	2301      	movs	r3, #1
 800aeec:	e00b      	b.n	800af06 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aeee:	887b      	ldrh	r3, [r7, #2]
 800aef0:	461a      	mov	r2, r3
 800aef2:	6879      	ldr	r1, [r7, #4]
 800aef4:	4806      	ldr	r0, [pc, #24]	@ (800af10 <CDC_Transmit_FS+0x48>)
 800aef6:	f7fc fa75 	bl	80073e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aefa:	4805      	ldr	r0, [pc, #20]	@ (800af10 <CDC_Transmit_FS+0x48>)
 800aefc:	f7fc fa9e 	bl	800743c <USBD_CDC_TransmitPacket>
 800af00:	4603      	mov	r3, r0
 800af02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800af04:	7bfb      	ldrb	r3, [r7, #15]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	20002798 	.word	0x20002798

0800af14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4a0d      	ldr	r2, [pc, #52]	@ (800af58 <HAL_PCD_MspInit+0x44>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d113      	bne.n	800af4e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800af26:	4b0d      	ldr	r3, [pc, #52]	@ (800af5c <HAL_PCD_MspInit+0x48>)
 800af28:	69db      	ldr	r3, [r3, #28]
 800af2a:	4a0c      	ldr	r2, [pc, #48]	@ (800af5c <HAL_PCD_MspInit+0x48>)
 800af2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800af30:	61d3      	str	r3, [r2, #28]
 800af32:	4b0a      	ldr	r3, [pc, #40]	@ (800af5c <HAL_PCD_MspInit+0x48>)
 800af34:	69db      	ldr	r3, [r3, #28]
 800af36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af3a:	60fb      	str	r3, [r7, #12]
 800af3c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800af3e:	2200      	movs	r2, #0
 800af40:	2105      	movs	r1, #5
 800af42:	2014      	movs	r0, #20
 800af44:	f7f6 fd3d 	bl	80019c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800af48:	2014      	movs	r0, #20
 800af4a:	f7f6 fd56 	bl	80019fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800af4e:	bf00      	nop
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	40005c00 	.word	0x40005c00
 800af5c:	40021000 	.word	0x40021000

0800af60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800af74:	4619      	mov	r1, r3
 800af76:	4610      	mov	r0, r2
 800af78:	f7fc fb45 	bl	8007606 <USBD_LL_SetupStage>
}
 800af7c:	bf00      	nop
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}

0800af84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b082      	sub	sp, #8
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	460b      	mov	r3, r1
 800af8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800af96:	78fa      	ldrb	r2, [r7, #3]
 800af98:	6879      	ldr	r1, [r7, #4]
 800af9a:	4613      	mov	r3, r2
 800af9c:	009b      	lsls	r3, r3, #2
 800af9e:	4413      	add	r3, r2
 800afa0:	00db      	lsls	r3, r3, #3
 800afa2:	440b      	add	r3, r1
 800afa4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	78fb      	ldrb	r3, [r7, #3]
 800afac:	4619      	mov	r1, r3
 800afae:	f7fc fb77 	bl	80076a0 <USBD_LL_DataOutStage>
}
 800afb2:	bf00      	nop
 800afb4:	3708      	adds	r7, #8
 800afb6:	46bd      	mov	sp, r7
 800afb8:	bd80      	pop	{r7, pc}

0800afba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afba:	b580      	push	{r7, lr}
 800afbc:	b082      	sub	sp, #8
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
 800afc2:	460b      	mov	r3, r1
 800afc4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800afcc:	78fa      	ldrb	r2, [r7, #3]
 800afce:	6879      	ldr	r1, [r7, #4]
 800afd0:	4613      	mov	r3, r2
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	4413      	add	r3, r2
 800afd6:	00db      	lsls	r3, r3, #3
 800afd8:	440b      	add	r3, r1
 800afda:	3324      	adds	r3, #36	@ 0x24
 800afdc:	681a      	ldr	r2, [r3, #0]
 800afde:	78fb      	ldrb	r3, [r7, #3]
 800afe0:	4619      	mov	r1, r3
 800afe2:	f7fc fbce 	bl	8007782 <USBD_LL_DataInStage>
}
 800afe6:	bf00      	nop
 800afe8:	3708      	adds	r7, #8
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}

0800afee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afee:	b580      	push	{r7, lr}
 800aff0:	b082      	sub	sp, #8
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800affc:	4618      	mov	r0, r3
 800affe:	f7fc fcde 	bl	80079be <USBD_LL_SOF>
}
 800b002:	bf00      	nop
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}

0800b00a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b00a:	b580      	push	{r7, lr}
 800b00c:	b084      	sub	sp, #16
 800b00e:	af00      	add	r7, sp, #0
 800b010:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b012:	2301      	movs	r3, #1
 800b014:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	799b      	ldrb	r3, [r3, #6]
 800b01a:	2b02      	cmp	r3, #2
 800b01c:	d001      	beq.n	800b022 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b01e:	f7ff fca7 	bl	800a970 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b028:	7bfa      	ldrb	r2, [r7, #15]
 800b02a:	4611      	mov	r1, r2
 800b02c:	4618      	mov	r0, r3
 800b02e:	f7fc fc8e 	bl	800794e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b038:	4618      	mov	r0, r3
 800b03a:	f7fc fc47 	bl	80078cc <USBD_LL_Reset>
}
 800b03e:	bf00      	nop
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
	...

0800b048 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b082      	sub	sp, #8
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b056:	4618      	mov	r0, r3
 800b058:	f7fc fc88 	bl	800796c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	7a9b      	ldrb	r3, [r3, #10]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d005      	beq.n	800b070 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b064:	4b04      	ldr	r3, [pc, #16]	@ (800b078 <HAL_PCD_SuspendCallback+0x30>)
 800b066:	691b      	ldr	r3, [r3, #16]
 800b068:	4a03      	ldr	r2, [pc, #12]	@ (800b078 <HAL_PCD_SuspendCallback+0x30>)
 800b06a:	f043 0306 	orr.w	r3, r3, #6
 800b06e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b070:	bf00      	nop
 800b072:	3708      	adds	r7, #8
 800b074:	46bd      	mov	sp, r7
 800b076:	bd80      	pop	{r7, pc}
 800b078:	e000ed00 	.word	0xe000ed00

0800b07c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b082      	sub	sp, #8
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fc fc82 	bl	8007994 <USBD_LL_Resume>
}
 800b090:	bf00      	nop
 800b092:	3708      	adds	r7, #8
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b0a0:	4a28      	ldr	r2, [pc, #160]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	4a26      	ldr	r2, [pc, #152]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0ac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b0b0:	4b24      	ldr	r3, [pc, #144]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0b2:	4a25      	ldr	r2, [pc, #148]	@ (800b148 <USBD_LL_Init+0xb0>)
 800b0b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b0b6:	4b23      	ldr	r3, [pc, #140]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0b8:	2208      	movs	r2, #8
 800b0ba:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b0bc:	4b21      	ldr	r3, [pc, #132]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0be:	2202      	movs	r2, #2
 800b0c0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b0c2:	4b20      	ldr	r3, [pc, #128]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b0c8:	4b1e      	ldr	r3, [pc, #120]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b0ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b0d4:	481b      	ldr	r0, [pc, #108]	@ (800b144 <USBD_LL_Init+0xac>)
 800b0d6:	f7f6 fe54 	bl	8001d82 <HAL_PCD_Init>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d001      	beq.n	800b0e4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b0e0:	f7ff fc46 	bl	800a970 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b0ea:	2318      	movs	r3, #24
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	f7f8 fb65 	bl	80037be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b0fa:	2358      	movs	r3, #88	@ 0x58
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	2180      	movs	r1, #128	@ 0x80
 800b100:	f7f8 fb5d 	bl	80037be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b10a:	23c0      	movs	r3, #192	@ 0xc0
 800b10c:	2200      	movs	r2, #0
 800b10e:	2181      	movs	r1, #129	@ 0x81
 800b110:	f7f8 fb55 	bl	80037be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b11a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b11e:	2200      	movs	r2, #0
 800b120:	2101      	movs	r1, #1
 800b122:	f7f8 fb4c 	bl	80037be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b12c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b130:	2200      	movs	r2, #0
 800b132:	2182      	movs	r1, #130	@ 0x82
 800b134:	f7f8 fb43 	bl	80037be <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3708      	adds	r7, #8
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	2000325c 	.word	0x2000325c
 800b148:	40005c00 	.word	0x40005c00

0800b14c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b154:	2300      	movs	r3, #0
 800b156:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b158:	2300      	movs	r3, #0
 800b15a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b162:	4618      	mov	r0, r3
 800b164:	f7f6 ff03 	bl	8001f6e <HAL_PCD_Start>
 800b168:	4603      	mov	r3, r0
 800b16a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b16c:	7bfb      	ldrb	r3, [r7, #15]
 800b16e:	4618      	mov	r0, r3
 800b170:	f000 f94e 	bl	800b410 <USBD_Get_USB_Status>
 800b174:	4603      	mov	r3, r0
 800b176:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b178:	7bbb      	ldrb	r3, [r7, #14]
}
 800b17a:	4618      	mov	r0, r3
 800b17c:	3710      	adds	r7, #16
 800b17e:	46bd      	mov	sp, r7
 800b180:	bd80      	pop	{r7, pc}

0800b182 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b182:	b580      	push	{r7, lr}
 800b184:	b084      	sub	sp, #16
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
 800b18a:	4608      	mov	r0, r1
 800b18c:	4611      	mov	r1, r2
 800b18e:	461a      	mov	r2, r3
 800b190:	4603      	mov	r3, r0
 800b192:	70fb      	strb	r3, [r7, #3]
 800b194:	460b      	mov	r3, r1
 800b196:	70bb      	strb	r3, [r7, #2]
 800b198:	4613      	mov	r3, r2
 800b19a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b19c:	2300      	movs	r3, #0
 800b19e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b1aa:	78bb      	ldrb	r3, [r7, #2]
 800b1ac:	883a      	ldrh	r2, [r7, #0]
 800b1ae:	78f9      	ldrb	r1, [r7, #3]
 800b1b0:	f7f7 f857 	bl	8002262 <HAL_PCD_EP_Open>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1b8:	7bfb      	ldrb	r3, [r7, #15]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f000 f928 	bl	800b410 <USBD_Get_USB_Status>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b1c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b084      	sub	sp, #16
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b1e8:	78fa      	ldrb	r2, [r7, #3]
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	f7f7 f895 	bl	800231c <HAL_PCD_EP_Close>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b1f6:	7bfb      	ldrb	r3, [r7, #15]
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	f000 f909 	bl	800b410 <USBD_Get_USB_Status>
 800b1fe:	4603      	mov	r3, r0
 800b200:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b202:	7bbb      	ldrb	r3, [r7, #14]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	460b      	mov	r3, r1
 800b216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b218:	2300      	movs	r3, #0
 800b21a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b21c:	2300      	movs	r3, #0
 800b21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b226:	78fa      	ldrb	r2, [r7, #3]
 800b228:	4611      	mov	r1, r2
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7f7 f93d 	bl	80024aa <HAL_PCD_EP_SetStall>
 800b230:	4603      	mov	r3, r0
 800b232:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b234:	7bfb      	ldrb	r3, [r7, #15]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 f8ea 	bl	800b410 <USBD_Get_USB_Status>
 800b23c:	4603      	mov	r3, r0
 800b23e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b240:	7bbb      	ldrb	r3, [r7, #14]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b084      	sub	sp, #16
 800b24e:	af00      	add	r7, sp, #0
 800b250:	6078      	str	r0, [r7, #4]
 800b252:	460b      	mov	r3, r1
 800b254:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b256:	2300      	movs	r3, #0
 800b258:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b25a:	2300      	movs	r3, #0
 800b25c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b264:	78fa      	ldrb	r2, [r7, #3]
 800b266:	4611      	mov	r1, r2
 800b268:	4618      	mov	r0, r3
 800b26a:	f7f7 f97e 	bl	800256a <HAL_PCD_EP_ClrStall>
 800b26e:	4603      	mov	r3, r0
 800b270:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b272:	7bfb      	ldrb	r3, [r7, #15]
 800b274:	4618      	mov	r0, r3
 800b276:	f000 f8cb 	bl	800b410 <USBD_Get_USB_Status>
 800b27a:	4603      	mov	r3, r0
 800b27c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b27e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b280:	4618      	mov	r0, r3
 800b282:	3710      	adds	r7, #16
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}

0800b288 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	460b      	mov	r3, r1
 800b292:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b29a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b29c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	da0b      	bge.n	800b2bc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b2a4:	78fb      	ldrb	r3, [r7, #3]
 800b2a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2aa:	68f9      	ldr	r1, [r7, #12]
 800b2ac:	4613      	mov	r3, r2
 800b2ae:	009b      	lsls	r3, r3, #2
 800b2b0:	4413      	add	r3, r2
 800b2b2:	00db      	lsls	r3, r3, #3
 800b2b4:	440b      	add	r3, r1
 800b2b6:	3312      	adds	r3, #18
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	e00b      	b.n	800b2d4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b2bc:	78fb      	ldrb	r3, [r7, #3]
 800b2be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b2c2:	68f9      	ldr	r1, [r7, #12]
 800b2c4:	4613      	mov	r3, r2
 800b2c6:	009b      	lsls	r3, r3, #2
 800b2c8:	4413      	add	r3, r2
 800b2ca:	00db      	lsls	r3, r3, #3
 800b2cc:	440b      	add	r3, r1
 800b2ce:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b2d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3714      	adds	r7, #20
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bc80      	pop	{r7}
 800b2dc:	4770      	bx	lr

0800b2de <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b084      	sub	sp, #16
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b2f8:	78fa      	ldrb	r2, [r7, #3]
 800b2fa:	4611      	mov	r1, r2
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7f6 ff8c 	bl	800221a <HAL_PCD_SetAddress>
 800b302:	4603      	mov	r3, r0
 800b304:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b306:	7bfb      	ldrb	r3, [r7, #15]
 800b308:	4618      	mov	r0, r3
 800b30a:	f000 f881 	bl	800b410 <USBD_Get_USB_Status>
 800b30e:	4603      	mov	r3, r0
 800b310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b312:	7bbb      	ldrb	r3, [r7, #14]
}
 800b314:	4618      	mov	r0, r3
 800b316:	3710      	adds	r7, #16
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b086      	sub	sp, #24
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	607a      	str	r2, [r7, #4]
 800b326:	461a      	mov	r2, r3
 800b328:	460b      	mov	r3, r1
 800b32a:	72fb      	strb	r3, [r7, #11]
 800b32c:	4613      	mov	r3, r2
 800b32e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b330:	2300      	movs	r3, #0
 800b332:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b334:	2300      	movs	r3, #0
 800b336:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b33e:	893b      	ldrh	r3, [r7, #8]
 800b340:	7af9      	ldrb	r1, [r7, #11]
 800b342:	687a      	ldr	r2, [r7, #4]
 800b344:	f7f7 f87a 	bl	800243c <HAL_PCD_EP_Transmit>
 800b348:	4603      	mov	r3, r0
 800b34a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b34c:	7dfb      	ldrb	r3, [r7, #23]
 800b34e:	4618      	mov	r0, r3
 800b350:	f000 f85e 	bl	800b410 <USBD_Get_USB_Status>
 800b354:	4603      	mov	r3, r0
 800b356:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b358:	7dbb      	ldrb	r3, [r7, #22]
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3718      	adds	r7, #24
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}

0800b362 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b362:	b580      	push	{r7, lr}
 800b364:	b086      	sub	sp, #24
 800b366:	af00      	add	r7, sp, #0
 800b368:	60f8      	str	r0, [r7, #12]
 800b36a:	607a      	str	r2, [r7, #4]
 800b36c:	461a      	mov	r2, r3
 800b36e:	460b      	mov	r3, r1
 800b370:	72fb      	strb	r3, [r7, #11]
 800b372:	4613      	mov	r3, r2
 800b374:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b376:	2300      	movs	r3, #0
 800b378:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b37a:	2300      	movs	r3, #0
 800b37c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b384:	893b      	ldrh	r3, [r7, #8]
 800b386:	7af9      	ldrb	r1, [r7, #11]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	f7f7 f80f 	bl	80023ac <HAL_PCD_EP_Receive>
 800b38e:	4603      	mov	r3, r0
 800b390:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b392:	7dfb      	ldrb	r3, [r7, #23]
 800b394:	4618      	mov	r0, r3
 800b396:	f000 f83b 	bl	800b410 <USBD_Get_USB_Status>
 800b39a:	4603      	mov	r3, r0
 800b39c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b39e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3718      	adds	r7, #24
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}

0800b3a8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b082      	sub	sp, #8
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b3ba:	78fa      	ldrb	r2, [r7, #3]
 800b3bc:	4611      	mov	r1, r2
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7f7 f825 	bl	800240e <HAL_PCD_EP_GetRxCount>
 800b3c4:	4603      	mov	r3, r0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3708      	adds	r7, #8
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
	...

0800b3d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b3d8:	4b02      	ldr	r3, [pc, #8]	@ (800b3e4 <USBD_static_malloc+0x14>)
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	370c      	adds	r7, #12
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bc80      	pop	{r7}
 800b3e2:	4770      	bx	lr
 800b3e4:	20003534 	.word	0x20003534

0800b3e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]

}
 800b3f0:	bf00      	nop
 800b3f2:	370c      	adds	r7, #12
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bc80      	pop	{r7}
 800b3f8:	4770      	bx	lr

0800b3fa <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3fa:	b480      	push	{r7}
 800b3fc:	b083      	sub	sp, #12
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
 800b402:	460b      	mov	r3, r1
 800b404:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b406:	bf00      	nop
 800b408:	370c      	adds	r7, #12
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bc80      	pop	{r7}
 800b40e:	4770      	bx	lr

0800b410 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b410:	b480      	push	{r7}
 800b412:	b085      	sub	sp, #20
 800b414:	af00      	add	r7, sp, #0
 800b416:	4603      	mov	r3, r0
 800b418:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b41a:	2300      	movs	r3, #0
 800b41c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b41e:	79fb      	ldrb	r3, [r7, #7]
 800b420:	2b03      	cmp	r3, #3
 800b422:	d817      	bhi.n	800b454 <USBD_Get_USB_Status+0x44>
 800b424:	a201      	add	r2, pc, #4	@ (adr r2, 800b42c <USBD_Get_USB_Status+0x1c>)
 800b426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b42a:	bf00      	nop
 800b42c:	0800b43d 	.word	0x0800b43d
 800b430:	0800b443 	.word	0x0800b443
 800b434:	0800b449 	.word	0x0800b449
 800b438:	0800b44f 	.word	0x0800b44f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b43c:	2300      	movs	r3, #0
 800b43e:	73fb      	strb	r3, [r7, #15]
    break;
 800b440:	e00b      	b.n	800b45a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b442:	2302      	movs	r3, #2
 800b444:	73fb      	strb	r3, [r7, #15]
    break;
 800b446:	e008      	b.n	800b45a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b448:	2301      	movs	r3, #1
 800b44a:	73fb      	strb	r3, [r7, #15]
    break;
 800b44c:	e005      	b.n	800b45a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b44e:	2302      	movs	r3, #2
 800b450:	73fb      	strb	r3, [r7, #15]
    break;
 800b452:	e002      	b.n	800b45a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b454:	2302      	movs	r3, #2
 800b456:	73fb      	strb	r3, [r7, #15]
    break;
 800b458:	bf00      	nop
  }
  return usb_status;
 800b45a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3714      	adds	r7, #20
 800b460:	46bd      	mov	sp, r7
 800b462:	bc80      	pop	{r7}
 800b464:	4770      	bx	lr
 800b466:	bf00      	nop

0800b468 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	4603      	mov	r3, r0
 800b470:	6039      	str	r1, [r7, #0]
 800b472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2212      	movs	r2, #18
 800b478:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b47a:	4b03      	ldr	r3, [pc, #12]	@ (800b488 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	370c      	adds	r7, #12
 800b480:	46bd      	mov	sp, r7
 800b482:	bc80      	pop	{r7}
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	2000014c 	.word	0x2000014c

0800b48c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	6039      	str	r1, [r7, #0]
 800b496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	2204      	movs	r2, #4
 800b49c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b49e:	4b03      	ldr	r3, [pc, #12]	@ (800b4ac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bc80      	pop	{r7}
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	20000160 	.word	0x20000160

0800b4b0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	6039      	str	r1, [r7, #0]
 800b4ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4bc:	79fb      	ldrb	r3, [r7, #7]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d105      	bne.n	800b4ce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	4907      	ldr	r1, [pc, #28]	@ (800b4e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4c6:	4808      	ldr	r0, [pc, #32]	@ (800b4e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b4c8:	f7fc ffcb 	bl	8008462 <USBD_GetString>
 800b4cc:	e004      	b.n	800b4d8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b4ce:	683a      	ldr	r2, [r7, #0]
 800b4d0:	4904      	ldr	r1, [pc, #16]	@ (800b4e4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b4d2:	4805      	ldr	r0, [pc, #20]	@ (800b4e8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b4d4:	f7fc ffc5 	bl	8008462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4d8:	4b02      	ldr	r3, [pc, #8]	@ (800b4e4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3708      	adds	r7, #8
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
 800b4e2:	bf00      	nop
 800b4e4:	20003754 	.word	0x20003754
 800b4e8:	0800e448 	.word	0x0800e448

0800b4ec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b082      	sub	sp, #8
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	6039      	str	r1, [r7, #0]
 800b4f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	4904      	ldr	r1, [pc, #16]	@ (800b50c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b4fc:	4804      	ldr	r0, [pc, #16]	@ (800b510 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b4fe:	f7fc ffb0 	bl	8008462 <USBD_GetString>
  return USBD_StrDesc;
 800b502:	4b02      	ldr	r3, [pc, #8]	@ (800b50c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b504:	4618      	mov	r0, r3
 800b506:	3708      	adds	r7, #8
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}
 800b50c:	20003754 	.word	0x20003754
 800b510:	0800e460 	.word	0x0800e460

0800b514 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	4603      	mov	r3, r0
 800b51c:	6039      	str	r1, [r7, #0]
 800b51e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b520:	683b      	ldr	r3, [r7, #0]
 800b522:	221a      	movs	r2, #26
 800b524:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b526:	f000 f843 	bl	800b5b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b52a:	4b02      	ldr	r3, [pc, #8]	@ (800b534 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	3708      	adds	r7, #8
 800b530:	46bd      	mov	sp, r7
 800b532:	bd80      	pop	{r7, pc}
 800b534:	20000164 	.word	0x20000164

0800b538 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b082      	sub	sp, #8
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	4603      	mov	r3, r0
 800b540:	6039      	str	r1, [r7, #0]
 800b542:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b544:	79fb      	ldrb	r3, [r7, #7]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d105      	bne.n	800b556 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b54a:	683a      	ldr	r2, [r7, #0]
 800b54c:	4907      	ldr	r1, [pc, #28]	@ (800b56c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b54e:	4808      	ldr	r0, [pc, #32]	@ (800b570 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b550:	f7fc ff87 	bl	8008462 <USBD_GetString>
 800b554:	e004      	b.n	800b560 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b556:	683a      	ldr	r2, [r7, #0]
 800b558:	4904      	ldr	r1, [pc, #16]	@ (800b56c <USBD_FS_ConfigStrDescriptor+0x34>)
 800b55a:	4805      	ldr	r0, [pc, #20]	@ (800b570 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b55c:	f7fc ff81 	bl	8008462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b560:	4b02      	ldr	r3, [pc, #8]	@ (800b56c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b562:	4618      	mov	r0, r3
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	20003754 	.word	0x20003754
 800b570:	0800e474 	.word	0x0800e474

0800b574 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b082      	sub	sp, #8
 800b578:	af00      	add	r7, sp, #0
 800b57a:	4603      	mov	r3, r0
 800b57c:	6039      	str	r1, [r7, #0]
 800b57e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b580:	79fb      	ldrb	r3, [r7, #7]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d105      	bne.n	800b592 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	4907      	ldr	r1, [pc, #28]	@ (800b5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b58a:	4808      	ldr	r0, [pc, #32]	@ (800b5ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b58c:	f7fc ff69 	bl	8008462 <USBD_GetString>
 800b590:	e004      	b.n	800b59c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b592:	683a      	ldr	r2, [r7, #0]
 800b594:	4904      	ldr	r1, [pc, #16]	@ (800b5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b596:	4805      	ldr	r0, [pc, #20]	@ (800b5ac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b598:	f7fc ff63 	bl	8008462 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b59c:	4b02      	ldr	r3, [pc, #8]	@ (800b5a8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3708      	adds	r7, #8
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}
 800b5a6:	bf00      	nop
 800b5a8:	20003754 	.word	0x20003754
 800b5ac:	0800e480 	.word	0x0800e480

0800b5b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b5b6:	4b0f      	ldr	r3, [pc, #60]	@ (800b5f4 <Get_SerialNum+0x44>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b5bc:	4b0e      	ldr	r3, [pc, #56]	@ (800b5f8 <Get_SerialNum+0x48>)
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b5c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b5fc <Get_SerialNum+0x4c>)
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b5c8:	68fa      	ldr	r2, [r7, #12]
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	4413      	add	r3, r2
 800b5ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d009      	beq.n	800b5ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b5d6:	2208      	movs	r2, #8
 800b5d8:	4909      	ldr	r1, [pc, #36]	@ (800b600 <Get_SerialNum+0x50>)
 800b5da:	68f8      	ldr	r0, [r7, #12]
 800b5dc:	f000 f814 	bl	800b608 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b5e0:	2204      	movs	r2, #4
 800b5e2:	4908      	ldr	r1, [pc, #32]	@ (800b604 <Get_SerialNum+0x54>)
 800b5e4:	68b8      	ldr	r0, [r7, #8]
 800b5e6:	f000 f80f 	bl	800b608 <IntToUnicode>
  }
}
 800b5ea:	bf00      	nop
 800b5ec:	3710      	adds	r7, #16
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}
 800b5f2:	bf00      	nop
 800b5f4:	1ffff7e8 	.word	0x1ffff7e8
 800b5f8:	1ffff7ec 	.word	0x1ffff7ec
 800b5fc:	1ffff7f0 	.word	0x1ffff7f0
 800b600:	20000166 	.word	0x20000166
 800b604:	20000176 	.word	0x20000176

0800b608 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b608:	b480      	push	{r7}
 800b60a:	b087      	sub	sp, #28
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	4613      	mov	r3, r2
 800b614:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b616:	2300      	movs	r3, #0
 800b618:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b61a:	2300      	movs	r3, #0
 800b61c:	75fb      	strb	r3, [r7, #23]
 800b61e:	e027      	b.n	800b670 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	0f1b      	lsrs	r3, r3, #28
 800b624:	2b09      	cmp	r3, #9
 800b626:	d80b      	bhi.n	800b640 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	0f1b      	lsrs	r3, r3, #28
 800b62c:	b2da      	uxtb	r2, r3
 800b62e:	7dfb      	ldrb	r3, [r7, #23]
 800b630:	005b      	lsls	r3, r3, #1
 800b632:	4619      	mov	r1, r3
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	440b      	add	r3, r1
 800b638:	3230      	adds	r2, #48	@ 0x30
 800b63a:	b2d2      	uxtb	r2, r2
 800b63c:	701a      	strb	r2, [r3, #0]
 800b63e:	e00a      	b.n	800b656 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	0f1b      	lsrs	r3, r3, #28
 800b644:	b2da      	uxtb	r2, r3
 800b646:	7dfb      	ldrb	r3, [r7, #23]
 800b648:	005b      	lsls	r3, r3, #1
 800b64a:	4619      	mov	r1, r3
 800b64c:	68bb      	ldr	r3, [r7, #8]
 800b64e:	440b      	add	r3, r1
 800b650:	3237      	adds	r2, #55	@ 0x37
 800b652:	b2d2      	uxtb	r2, r2
 800b654:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	011b      	lsls	r3, r3, #4
 800b65a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b65c:	7dfb      	ldrb	r3, [r7, #23]
 800b65e:	005b      	lsls	r3, r3, #1
 800b660:	3301      	adds	r3, #1
 800b662:	68ba      	ldr	r2, [r7, #8]
 800b664:	4413      	add	r3, r2
 800b666:	2200      	movs	r2, #0
 800b668:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b66a:	7dfb      	ldrb	r3, [r7, #23]
 800b66c:	3301      	adds	r3, #1
 800b66e:	75fb      	strb	r3, [r7, #23]
 800b670:	7dfa      	ldrb	r2, [r7, #23]
 800b672:	79fb      	ldrb	r3, [r7, #7]
 800b674:	429a      	cmp	r2, r3
 800b676:	d3d3      	bcc.n	800b620 <IntToUnicode+0x18>
  }
}
 800b678:	bf00      	nop
 800b67a:	bf00      	nop
 800b67c:	371c      	adds	r7, #28
 800b67e:	46bd      	mov	sp, r7
 800b680:	bc80      	pop	{r7}
 800b682:	4770      	bx	lr

0800b684 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800b684:	f7ff fb5c 	bl	800ad40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b688:	480b      	ldr	r0, [pc, #44]	@ (800b6b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800b68a:	490c      	ldr	r1, [pc, #48]	@ (800b6bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800b68c:	4a0c      	ldr	r2, [pc, #48]	@ (800b6c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800b68e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b690:	e002      	b.n	800b698 <LoopCopyDataInit>

0800b692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b696:	3304      	adds	r3, #4

0800b698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b69a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b69c:	d3f9      	bcc.n	800b692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b69e:	4a09      	ldr	r2, [pc, #36]	@ (800b6c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800b6a0:	4c09      	ldr	r4, [pc, #36]	@ (800b6c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800b6a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b6a4:	e001      	b.n	800b6aa <LoopFillZerobss>

0800b6a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b6a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b6a8:	3204      	adds	r2, #4

0800b6aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b6aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b6ac:	d3fb      	bcc.n	800b6a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b6ae:	f000 fdfd 	bl	800c2ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800b6b2:	f7fe ffff 	bl	800a6b4 <main>
  bx lr
 800b6b6:	4770      	bx	lr
  ldr r0, =_sdata
 800b6b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b6bc:	20000348 	.word	0x20000348
  ldr r2, =_sidata
 800b6c0:	0800e854 	.word	0x0800e854
  ldr r2, =_sbss
 800b6c4:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 800b6c8:	20003aa0 	.word	0x20003aa0

0800b6cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800b6cc:	e7fe      	b.n	800b6cc <ADC1_2_IRQHandler>

0800b6ce <__cvt>:
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6d4:	461d      	mov	r5, r3
 800b6d6:	bfbb      	ittet	lt
 800b6d8:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b6dc:	461d      	movlt	r5, r3
 800b6de:	2300      	movge	r3, #0
 800b6e0:	232d      	movlt	r3, #45	@ 0x2d
 800b6e2:	b088      	sub	sp, #32
 800b6e4:	4614      	mov	r4, r2
 800b6e6:	bfb8      	it	lt
 800b6e8:	4614      	movlt	r4, r2
 800b6ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b6ec:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b6ee:	7013      	strb	r3, [r2, #0]
 800b6f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b6f2:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b6f6:	f023 0820 	bic.w	r8, r3, #32
 800b6fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6fe:	d005      	beq.n	800b70c <__cvt+0x3e>
 800b700:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b704:	d100      	bne.n	800b708 <__cvt+0x3a>
 800b706:	3601      	adds	r6, #1
 800b708:	2302      	movs	r3, #2
 800b70a:	e000      	b.n	800b70e <__cvt+0x40>
 800b70c:	2303      	movs	r3, #3
 800b70e:	aa07      	add	r2, sp, #28
 800b710:	9204      	str	r2, [sp, #16]
 800b712:	aa06      	add	r2, sp, #24
 800b714:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b718:	e9cd 3600 	strd	r3, r6, [sp]
 800b71c:	4622      	mov	r2, r4
 800b71e:	462b      	mov	r3, r5
 800b720:	f000 fe92 	bl	800c448 <_dtoa_r>
 800b724:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b728:	4607      	mov	r7, r0
 800b72a:	d119      	bne.n	800b760 <__cvt+0x92>
 800b72c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b72e:	07db      	lsls	r3, r3, #31
 800b730:	d50e      	bpl.n	800b750 <__cvt+0x82>
 800b732:	eb00 0906 	add.w	r9, r0, r6
 800b736:	2200      	movs	r2, #0
 800b738:	2300      	movs	r3, #0
 800b73a:	4620      	mov	r0, r4
 800b73c:	4629      	mov	r1, r5
 800b73e:	f7f5 f933 	bl	80009a8 <__aeabi_dcmpeq>
 800b742:	b108      	cbz	r0, 800b748 <__cvt+0x7a>
 800b744:	f8cd 901c 	str.w	r9, [sp, #28]
 800b748:	2230      	movs	r2, #48	@ 0x30
 800b74a:	9b07      	ldr	r3, [sp, #28]
 800b74c:	454b      	cmp	r3, r9
 800b74e:	d31e      	bcc.n	800b78e <__cvt+0xc0>
 800b750:	4638      	mov	r0, r7
 800b752:	9b07      	ldr	r3, [sp, #28]
 800b754:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b756:	1bdb      	subs	r3, r3, r7
 800b758:	6013      	str	r3, [r2, #0]
 800b75a:	b008      	add	sp, #32
 800b75c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b760:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b764:	eb00 0906 	add.w	r9, r0, r6
 800b768:	d1e5      	bne.n	800b736 <__cvt+0x68>
 800b76a:	7803      	ldrb	r3, [r0, #0]
 800b76c:	2b30      	cmp	r3, #48	@ 0x30
 800b76e:	d10a      	bne.n	800b786 <__cvt+0xb8>
 800b770:	2200      	movs	r2, #0
 800b772:	2300      	movs	r3, #0
 800b774:	4620      	mov	r0, r4
 800b776:	4629      	mov	r1, r5
 800b778:	f7f5 f916 	bl	80009a8 <__aeabi_dcmpeq>
 800b77c:	b918      	cbnz	r0, 800b786 <__cvt+0xb8>
 800b77e:	f1c6 0601 	rsb	r6, r6, #1
 800b782:	f8ca 6000 	str.w	r6, [sl]
 800b786:	f8da 3000 	ldr.w	r3, [sl]
 800b78a:	4499      	add	r9, r3
 800b78c:	e7d3      	b.n	800b736 <__cvt+0x68>
 800b78e:	1c59      	adds	r1, r3, #1
 800b790:	9107      	str	r1, [sp, #28]
 800b792:	701a      	strb	r2, [r3, #0]
 800b794:	e7d9      	b.n	800b74a <__cvt+0x7c>

0800b796 <__exponent>:
 800b796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b798:	2900      	cmp	r1, #0
 800b79a:	bfb6      	itet	lt
 800b79c:	232d      	movlt	r3, #45	@ 0x2d
 800b79e:	232b      	movge	r3, #43	@ 0x2b
 800b7a0:	4249      	neglt	r1, r1
 800b7a2:	2909      	cmp	r1, #9
 800b7a4:	7002      	strb	r2, [r0, #0]
 800b7a6:	7043      	strb	r3, [r0, #1]
 800b7a8:	dd29      	ble.n	800b7fe <__exponent+0x68>
 800b7aa:	f10d 0307 	add.w	r3, sp, #7
 800b7ae:	461d      	mov	r5, r3
 800b7b0:	270a      	movs	r7, #10
 800b7b2:	fbb1 f6f7 	udiv	r6, r1, r7
 800b7b6:	461a      	mov	r2, r3
 800b7b8:	fb07 1416 	mls	r4, r7, r6, r1
 800b7bc:	3430      	adds	r4, #48	@ 0x30
 800b7be:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b7c2:	460c      	mov	r4, r1
 800b7c4:	2c63      	cmp	r4, #99	@ 0x63
 800b7c6:	4631      	mov	r1, r6
 800b7c8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b7cc:	dcf1      	bgt.n	800b7b2 <__exponent+0x1c>
 800b7ce:	3130      	adds	r1, #48	@ 0x30
 800b7d0:	1e94      	subs	r4, r2, #2
 800b7d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b7d6:	4623      	mov	r3, r4
 800b7d8:	1c41      	adds	r1, r0, #1
 800b7da:	42ab      	cmp	r3, r5
 800b7dc:	d30a      	bcc.n	800b7f4 <__exponent+0x5e>
 800b7de:	f10d 0309 	add.w	r3, sp, #9
 800b7e2:	1a9b      	subs	r3, r3, r2
 800b7e4:	42ac      	cmp	r4, r5
 800b7e6:	bf88      	it	hi
 800b7e8:	2300      	movhi	r3, #0
 800b7ea:	3302      	adds	r3, #2
 800b7ec:	4403      	add	r3, r0
 800b7ee:	1a18      	subs	r0, r3, r0
 800b7f0:	b003      	add	sp, #12
 800b7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b7f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b7fc:	e7ed      	b.n	800b7da <__exponent+0x44>
 800b7fe:	2330      	movs	r3, #48	@ 0x30
 800b800:	3130      	adds	r1, #48	@ 0x30
 800b802:	7083      	strb	r3, [r0, #2]
 800b804:	70c1      	strb	r1, [r0, #3]
 800b806:	1d03      	adds	r3, r0, #4
 800b808:	e7f1      	b.n	800b7ee <__exponent+0x58>
	...

0800b80c <_printf_float>:
 800b80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b810:	b091      	sub	sp, #68	@ 0x44
 800b812:	460c      	mov	r4, r1
 800b814:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b818:	4616      	mov	r6, r2
 800b81a:	461f      	mov	r7, r3
 800b81c:	4605      	mov	r5, r0
 800b81e:	f000 fcf5 	bl	800c20c <_localeconv_r>
 800b822:	6803      	ldr	r3, [r0, #0]
 800b824:	4618      	mov	r0, r3
 800b826:	9308      	str	r3, [sp, #32]
 800b828:	f7f4 fc92 	bl	8000150 <strlen>
 800b82c:	2300      	movs	r3, #0
 800b82e:	930e      	str	r3, [sp, #56]	@ 0x38
 800b830:	f8d8 3000 	ldr.w	r3, [r8]
 800b834:	9009      	str	r0, [sp, #36]	@ 0x24
 800b836:	3307      	adds	r3, #7
 800b838:	f023 0307 	bic.w	r3, r3, #7
 800b83c:	f103 0208 	add.w	r2, r3, #8
 800b840:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b844:	f8d4 b000 	ldr.w	fp, [r4]
 800b848:	f8c8 2000 	str.w	r2, [r8]
 800b84c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b850:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b854:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b856:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b85a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b85e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b862:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b866:	4b9c      	ldr	r3, [pc, #624]	@ (800bad8 <_printf_float+0x2cc>)
 800b868:	f7f5 f8d0 	bl	8000a0c <__aeabi_dcmpun>
 800b86c:	bb70      	cbnz	r0, 800b8cc <_printf_float+0xc0>
 800b86e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b872:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b876:	4b98      	ldr	r3, [pc, #608]	@ (800bad8 <_printf_float+0x2cc>)
 800b878:	f7f5 f8aa 	bl	80009d0 <__aeabi_dcmple>
 800b87c:	bb30      	cbnz	r0, 800b8cc <_printf_float+0xc0>
 800b87e:	2200      	movs	r2, #0
 800b880:	2300      	movs	r3, #0
 800b882:	4640      	mov	r0, r8
 800b884:	4649      	mov	r1, r9
 800b886:	f7f5 f899 	bl	80009bc <__aeabi_dcmplt>
 800b88a:	b110      	cbz	r0, 800b892 <_printf_float+0x86>
 800b88c:	232d      	movs	r3, #45	@ 0x2d
 800b88e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b892:	4a92      	ldr	r2, [pc, #584]	@ (800badc <_printf_float+0x2d0>)
 800b894:	4b92      	ldr	r3, [pc, #584]	@ (800bae0 <_printf_float+0x2d4>)
 800b896:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b89a:	bf8c      	ite	hi
 800b89c:	4690      	movhi	r8, r2
 800b89e:	4698      	movls	r8, r3
 800b8a0:	2303      	movs	r3, #3
 800b8a2:	f04f 0900 	mov.w	r9, #0
 800b8a6:	6123      	str	r3, [r4, #16]
 800b8a8:	f02b 0304 	bic.w	r3, fp, #4
 800b8ac:	6023      	str	r3, [r4, #0]
 800b8ae:	4633      	mov	r3, r6
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	9700      	str	r7, [sp, #0]
 800b8b6:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b8b8:	f000 f9d4 	bl	800bc64 <_printf_common>
 800b8bc:	3001      	adds	r0, #1
 800b8be:	f040 8090 	bne.w	800b9e2 <_printf_float+0x1d6>
 800b8c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b8c6:	b011      	add	sp, #68	@ 0x44
 800b8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8cc:	4642      	mov	r2, r8
 800b8ce:	464b      	mov	r3, r9
 800b8d0:	4640      	mov	r0, r8
 800b8d2:	4649      	mov	r1, r9
 800b8d4:	f7f5 f89a 	bl	8000a0c <__aeabi_dcmpun>
 800b8d8:	b148      	cbz	r0, 800b8ee <_printf_float+0xe2>
 800b8da:	464b      	mov	r3, r9
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	bfb8      	it	lt
 800b8e0:	232d      	movlt	r3, #45	@ 0x2d
 800b8e2:	4a80      	ldr	r2, [pc, #512]	@ (800bae4 <_printf_float+0x2d8>)
 800b8e4:	bfb8      	it	lt
 800b8e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b8ea:	4b7f      	ldr	r3, [pc, #508]	@ (800bae8 <_printf_float+0x2dc>)
 800b8ec:	e7d3      	b.n	800b896 <_printf_float+0x8a>
 800b8ee:	6863      	ldr	r3, [r4, #4]
 800b8f0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b8f4:	1c5a      	adds	r2, r3, #1
 800b8f6:	d13f      	bne.n	800b978 <_printf_float+0x16c>
 800b8f8:	2306      	movs	r3, #6
 800b8fa:	6063      	str	r3, [r4, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b902:	6023      	str	r3, [r4, #0]
 800b904:	9206      	str	r2, [sp, #24]
 800b906:	aa0e      	add	r2, sp, #56	@ 0x38
 800b908:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b90c:	aa0d      	add	r2, sp, #52	@ 0x34
 800b90e:	9203      	str	r2, [sp, #12]
 800b910:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b914:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b918:	6863      	ldr	r3, [r4, #4]
 800b91a:	4642      	mov	r2, r8
 800b91c:	9300      	str	r3, [sp, #0]
 800b91e:	4628      	mov	r0, r5
 800b920:	464b      	mov	r3, r9
 800b922:	910a      	str	r1, [sp, #40]	@ 0x28
 800b924:	f7ff fed3 	bl	800b6ce <__cvt>
 800b928:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b92a:	4680      	mov	r8, r0
 800b92c:	2947      	cmp	r1, #71	@ 0x47
 800b92e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b930:	d128      	bne.n	800b984 <_printf_float+0x178>
 800b932:	1cc8      	adds	r0, r1, #3
 800b934:	db02      	blt.n	800b93c <_printf_float+0x130>
 800b936:	6863      	ldr	r3, [r4, #4]
 800b938:	4299      	cmp	r1, r3
 800b93a:	dd40      	ble.n	800b9be <_printf_float+0x1b2>
 800b93c:	f1aa 0a02 	sub.w	sl, sl, #2
 800b940:	fa5f fa8a 	uxtb.w	sl, sl
 800b944:	4652      	mov	r2, sl
 800b946:	3901      	subs	r1, #1
 800b948:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b94c:	910d      	str	r1, [sp, #52]	@ 0x34
 800b94e:	f7ff ff22 	bl	800b796 <__exponent>
 800b952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b954:	4681      	mov	r9, r0
 800b956:	1813      	adds	r3, r2, r0
 800b958:	2a01      	cmp	r2, #1
 800b95a:	6123      	str	r3, [r4, #16]
 800b95c:	dc02      	bgt.n	800b964 <_printf_float+0x158>
 800b95e:	6822      	ldr	r2, [r4, #0]
 800b960:	07d2      	lsls	r2, r2, #31
 800b962:	d501      	bpl.n	800b968 <_printf_float+0x15c>
 800b964:	3301      	adds	r3, #1
 800b966:	6123      	str	r3, [r4, #16]
 800b968:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d09e      	beq.n	800b8ae <_printf_float+0xa2>
 800b970:	232d      	movs	r3, #45	@ 0x2d
 800b972:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b976:	e79a      	b.n	800b8ae <_printf_float+0xa2>
 800b978:	2947      	cmp	r1, #71	@ 0x47
 800b97a:	d1bf      	bne.n	800b8fc <_printf_float+0xf0>
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d1bd      	bne.n	800b8fc <_printf_float+0xf0>
 800b980:	2301      	movs	r3, #1
 800b982:	e7ba      	b.n	800b8fa <_printf_float+0xee>
 800b984:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b988:	d9dc      	bls.n	800b944 <_printf_float+0x138>
 800b98a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b98e:	d118      	bne.n	800b9c2 <_printf_float+0x1b6>
 800b990:	2900      	cmp	r1, #0
 800b992:	6863      	ldr	r3, [r4, #4]
 800b994:	dd0b      	ble.n	800b9ae <_printf_float+0x1a2>
 800b996:	6121      	str	r1, [r4, #16]
 800b998:	b913      	cbnz	r3, 800b9a0 <_printf_float+0x194>
 800b99a:	6822      	ldr	r2, [r4, #0]
 800b99c:	07d0      	lsls	r0, r2, #31
 800b99e:	d502      	bpl.n	800b9a6 <_printf_float+0x19a>
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	440b      	add	r3, r1
 800b9a4:	6123      	str	r3, [r4, #16]
 800b9a6:	f04f 0900 	mov.w	r9, #0
 800b9aa:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b9ac:	e7dc      	b.n	800b968 <_printf_float+0x15c>
 800b9ae:	b913      	cbnz	r3, 800b9b6 <_printf_float+0x1aa>
 800b9b0:	6822      	ldr	r2, [r4, #0]
 800b9b2:	07d2      	lsls	r2, r2, #31
 800b9b4:	d501      	bpl.n	800b9ba <_printf_float+0x1ae>
 800b9b6:	3302      	adds	r3, #2
 800b9b8:	e7f4      	b.n	800b9a4 <_printf_float+0x198>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e7f2      	b.n	800b9a4 <_printf_float+0x198>
 800b9be:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b9c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9c4:	4299      	cmp	r1, r3
 800b9c6:	db05      	blt.n	800b9d4 <_printf_float+0x1c8>
 800b9c8:	6823      	ldr	r3, [r4, #0]
 800b9ca:	6121      	str	r1, [r4, #16]
 800b9cc:	07d8      	lsls	r0, r3, #31
 800b9ce:	d5ea      	bpl.n	800b9a6 <_printf_float+0x19a>
 800b9d0:	1c4b      	adds	r3, r1, #1
 800b9d2:	e7e7      	b.n	800b9a4 <_printf_float+0x198>
 800b9d4:	2900      	cmp	r1, #0
 800b9d6:	bfcc      	ite	gt
 800b9d8:	2201      	movgt	r2, #1
 800b9da:	f1c1 0202 	rsble	r2, r1, #2
 800b9de:	4413      	add	r3, r2
 800b9e0:	e7e0      	b.n	800b9a4 <_printf_float+0x198>
 800b9e2:	6823      	ldr	r3, [r4, #0]
 800b9e4:	055a      	lsls	r2, r3, #21
 800b9e6:	d407      	bmi.n	800b9f8 <_printf_float+0x1ec>
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	4642      	mov	r2, r8
 800b9ec:	4631      	mov	r1, r6
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	47b8      	blx	r7
 800b9f2:	3001      	adds	r0, #1
 800b9f4:	d12b      	bne.n	800ba4e <_printf_float+0x242>
 800b9f6:	e764      	b.n	800b8c2 <_printf_float+0xb6>
 800b9f8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b9fc:	f240 80dc 	bls.w	800bbb8 <_printf_float+0x3ac>
 800ba00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba04:	2200      	movs	r2, #0
 800ba06:	2300      	movs	r3, #0
 800ba08:	f7f4 ffce 	bl	80009a8 <__aeabi_dcmpeq>
 800ba0c:	2800      	cmp	r0, #0
 800ba0e:	d033      	beq.n	800ba78 <_printf_float+0x26c>
 800ba10:	2301      	movs	r3, #1
 800ba12:	4631      	mov	r1, r6
 800ba14:	4628      	mov	r0, r5
 800ba16:	4a35      	ldr	r2, [pc, #212]	@ (800baec <_printf_float+0x2e0>)
 800ba18:	47b8      	blx	r7
 800ba1a:	3001      	adds	r0, #1
 800ba1c:	f43f af51 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba20:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800ba24:	4543      	cmp	r3, r8
 800ba26:	db02      	blt.n	800ba2e <_printf_float+0x222>
 800ba28:	6823      	ldr	r3, [r4, #0]
 800ba2a:	07d8      	lsls	r0, r3, #31
 800ba2c:	d50f      	bpl.n	800ba4e <_printf_float+0x242>
 800ba2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ba32:	4631      	mov	r1, r6
 800ba34:	4628      	mov	r0, r5
 800ba36:	47b8      	blx	r7
 800ba38:	3001      	adds	r0, #1
 800ba3a:	f43f af42 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba3e:	f04f 0900 	mov.w	r9, #0
 800ba42:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ba46:	f104 0a1a 	add.w	sl, r4, #26
 800ba4a:	45c8      	cmp	r8, r9
 800ba4c:	dc09      	bgt.n	800ba62 <_printf_float+0x256>
 800ba4e:	6823      	ldr	r3, [r4, #0]
 800ba50:	079b      	lsls	r3, r3, #30
 800ba52:	f100 8102 	bmi.w	800bc5a <_printf_float+0x44e>
 800ba56:	68e0      	ldr	r0, [r4, #12]
 800ba58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba5a:	4298      	cmp	r0, r3
 800ba5c:	bfb8      	it	lt
 800ba5e:	4618      	movlt	r0, r3
 800ba60:	e731      	b.n	800b8c6 <_printf_float+0xba>
 800ba62:	2301      	movs	r3, #1
 800ba64:	4652      	mov	r2, sl
 800ba66:	4631      	mov	r1, r6
 800ba68:	4628      	mov	r0, r5
 800ba6a:	47b8      	blx	r7
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	f43f af28 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba72:	f109 0901 	add.w	r9, r9, #1
 800ba76:	e7e8      	b.n	800ba4a <_printf_float+0x23e>
 800ba78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	dc38      	bgt.n	800baf0 <_printf_float+0x2e4>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	4631      	mov	r1, r6
 800ba82:	4628      	mov	r0, r5
 800ba84:	4a19      	ldr	r2, [pc, #100]	@ (800baec <_printf_float+0x2e0>)
 800ba86:	47b8      	blx	r7
 800ba88:	3001      	adds	r0, #1
 800ba8a:	f43f af1a 	beq.w	800b8c2 <_printf_float+0xb6>
 800ba8e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800ba92:	ea59 0303 	orrs.w	r3, r9, r3
 800ba96:	d102      	bne.n	800ba9e <_printf_float+0x292>
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	07d9      	lsls	r1, r3, #31
 800ba9c:	d5d7      	bpl.n	800ba4e <_printf_float+0x242>
 800ba9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800baa2:	4631      	mov	r1, r6
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b8      	blx	r7
 800baa8:	3001      	adds	r0, #1
 800baaa:	f43f af0a 	beq.w	800b8c2 <_printf_float+0xb6>
 800baae:	f04f 0a00 	mov.w	sl, #0
 800bab2:	f104 0b1a 	add.w	fp, r4, #26
 800bab6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bab8:	425b      	negs	r3, r3
 800baba:	4553      	cmp	r3, sl
 800babc:	dc01      	bgt.n	800bac2 <_printf_float+0x2b6>
 800babe:	464b      	mov	r3, r9
 800bac0:	e793      	b.n	800b9ea <_printf_float+0x1de>
 800bac2:	2301      	movs	r3, #1
 800bac4:	465a      	mov	r2, fp
 800bac6:	4631      	mov	r1, r6
 800bac8:	4628      	mov	r0, r5
 800baca:	47b8      	blx	r7
 800bacc:	3001      	adds	r0, #1
 800bace:	f43f aef8 	beq.w	800b8c2 <_printf_float+0xb6>
 800bad2:	f10a 0a01 	add.w	sl, sl, #1
 800bad6:	e7ee      	b.n	800bab6 <_printf_float+0x2aa>
 800bad8:	7fefffff 	.word	0x7fefffff
 800badc:	0800e4d4 	.word	0x0800e4d4
 800bae0:	0800e4d0 	.word	0x0800e4d0
 800bae4:	0800e4dc 	.word	0x0800e4dc
 800bae8:	0800e4d8 	.word	0x0800e4d8
 800baec:	0800e4e0 	.word	0x0800e4e0
 800baf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800baf2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800baf6:	4553      	cmp	r3, sl
 800baf8:	bfa8      	it	ge
 800bafa:	4653      	movge	r3, sl
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	4699      	mov	r9, r3
 800bb00:	dc36      	bgt.n	800bb70 <_printf_float+0x364>
 800bb02:	f04f 0b00 	mov.w	fp, #0
 800bb06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb0a:	f104 021a 	add.w	r2, r4, #26
 800bb0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb10:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb12:	eba3 0309 	sub.w	r3, r3, r9
 800bb16:	455b      	cmp	r3, fp
 800bb18:	dc31      	bgt.n	800bb7e <_printf_float+0x372>
 800bb1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb1c:	459a      	cmp	sl, r3
 800bb1e:	dc3a      	bgt.n	800bb96 <_printf_float+0x38a>
 800bb20:	6823      	ldr	r3, [r4, #0]
 800bb22:	07da      	lsls	r2, r3, #31
 800bb24:	d437      	bmi.n	800bb96 <_printf_float+0x38a>
 800bb26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb28:	ebaa 0903 	sub.w	r9, sl, r3
 800bb2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb2e:	ebaa 0303 	sub.w	r3, sl, r3
 800bb32:	4599      	cmp	r9, r3
 800bb34:	bfa8      	it	ge
 800bb36:	4699      	movge	r9, r3
 800bb38:	f1b9 0f00 	cmp.w	r9, #0
 800bb3c:	dc33      	bgt.n	800bba6 <_printf_float+0x39a>
 800bb3e:	f04f 0800 	mov.w	r8, #0
 800bb42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bb46:	f104 0b1a 	add.w	fp, r4, #26
 800bb4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb4c:	ebaa 0303 	sub.w	r3, sl, r3
 800bb50:	eba3 0309 	sub.w	r3, r3, r9
 800bb54:	4543      	cmp	r3, r8
 800bb56:	f77f af7a 	ble.w	800ba4e <_printf_float+0x242>
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	465a      	mov	r2, fp
 800bb5e:	4631      	mov	r1, r6
 800bb60:	4628      	mov	r0, r5
 800bb62:	47b8      	blx	r7
 800bb64:	3001      	adds	r0, #1
 800bb66:	f43f aeac 	beq.w	800b8c2 <_printf_float+0xb6>
 800bb6a:	f108 0801 	add.w	r8, r8, #1
 800bb6e:	e7ec      	b.n	800bb4a <_printf_float+0x33e>
 800bb70:	4642      	mov	r2, r8
 800bb72:	4631      	mov	r1, r6
 800bb74:	4628      	mov	r0, r5
 800bb76:	47b8      	blx	r7
 800bb78:	3001      	adds	r0, #1
 800bb7a:	d1c2      	bne.n	800bb02 <_printf_float+0x2f6>
 800bb7c:	e6a1      	b.n	800b8c2 <_printf_float+0xb6>
 800bb7e:	2301      	movs	r3, #1
 800bb80:	4631      	mov	r1, r6
 800bb82:	4628      	mov	r0, r5
 800bb84:	920a      	str	r2, [sp, #40]	@ 0x28
 800bb86:	47b8      	blx	r7
 800bb88:	3001      	adds	r0, #1
 800bb8a:	f43f ae9a 	beq.w	800b8c2 <_printf_float+0xb6>
 800bb8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb90:	f10b 0b01 	add.w	fp, fp, #1
 800bb94:	e7bb      	b.n	800bb0e <_printf_float+0x302>
 800bb96:	4631      	mov	r1, r6
 800bb98:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	47b8      	blx	r7
 800bba0:	3001      	adds	r0, #1
 800bba2:	d1c0      	bne.n	800bb26 <_printf_float+0x31a>
 800bba4:	e68d      	b.n	800b8c2 <_printf_float+0xb6>
 800bba6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bba8:	464b      	mov	r3, r9
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4628      	mov	r0, r5
 800bbae:	4442      	add	r2, r8
 800bbb0:	47b8      	blx	r7
 800bbb2:	3001      	adds	r0, #1
 800bbb4:	d1c3      	bne.n	800bb3e <_printf_float+0x332>
 800bbb6:	e684      	b.n	800b8c2 <_printf_float+0xb6>
 800bbb8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bbbc:	f1ba 0f01 	cmp.w	sl, #1
 800bbc0:	dc01      	bgt.n	800bbc6 <_printf_float+0x3ba>
 800bbc2:	07db      	lsls	r3, r3, #31
 800bbc4:	d536      	bpl.n	800bc34 <_printf_float+0x428>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	4642      	mov	r2, r8
 800bbca:	4631      	mov	r1, r6
 800bbcc:	4628      	mov	r0, r5
 800bbce:	47b8      	blx	r7
 800bbd0:	3001      	adds	r0, #1
 800bbd2:	f43f ae76 	beq.w	800b8c2 <_printf_float+0xb6>
 800bbd6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bbda:	4631      	mov	r1, r6
 800bbdc:	4628      	mov	r0, r5
 800bbde:	47b8      	blx	r7
 800bbe0:	3001      	adds	r0, #1
 800bbe2:	f43f ae6e 	beq.w	800b8c2 <_printf_float+0xb6>
 800bbe6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bbea:	2200      	movs	r2, #0
 800bbec:	2300      	movs	r3, #0
 800bbee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bbf2:	f7f4 fed9 	bl	80009a8 <__aeabi_dcmpeq>
 800bbf6:	b9c0      	cbnz	r0, 800bc2a <_printf_float+0x41e>
 800bbf8:	4653      	mov	r3, sl
 800bbfa:	f108 0201 	add.w	r2, r8, #1
 800bbfe:	4631      	mov	r1, r6
 800bc00:	4628      	mov	r0, r5
 800bc02:	47b8      	blx	r7
 800bc04:	3001      	adds	r0, #1
 800bc06:	d10c      	bne.n	800bc22 <_printf_float+0x416>
 800bc08:	e65b      	b.n	800b8c2 <_printf_float+0xb6>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	465a      	mov	r2, fp
 800bc0e:	4631      	mov	r1, r6
 800bc10:	4628      	mov	r0, r5
 800bc12:	47b8      	blx	r7
 800bc14:	3001      	adds	r0, #1
 800bc16:	f43f ae54 	beq.w	800b8c2 <_printf_float+0xb6>
 800bc1a:	f108 0801 	add.w	r8, r8, #1
 800bc1e:	45d0      	cmp	r8, sl
 800bc20:	dbf3      	blt.n	800bc0a <_printf_float+0x3fe>
 800bc22:	464b      	mov	r3, r9
 800bc24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bc28:	e6e0      	b.n	800b9ec <_printf_float+0x1e0>
 800bc2a:	f04f 0800 	mov.w	r8, #0
 800bc2e:	f104 0b1a 	add.w	fp, r4, #26
 800bc32:	e7f4      	b.n	800bc1e <_printf_float+0x412>
 800bc34:	2301      	movs	r3, #1
 800bc36:	4642      	mov	r2, r8
 800bc38:	e7e1      	b.n	800bbfe <_printf_float+0x3f2>
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	464a      	mov	r2, r9
 800bc3e:	4631      	mov	r1, r6
 800bc40:	4628      	mov	r0, r5
 800bc42:	47b8      	blx	r7
 800bc44:	3001      	adds	r0, #1
 800bc46:	f43f ae3c 	beq.w	800b8c2 <_printf_float+0xb6>
 800bc4a:	f108 0801 	add.w	r8, r8, #1
 800bc4e:	68e3      	ldr	r3, [r4, #12]
 800bc50:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bc52:	1a5b      	subs	r3, r3, r1
 800bc54:	4543      	cmp	r3, r8
 800bc56:	dcf0      	bgt.n	800bc3a <_printf_float+0x42e>
 800bc58:	e6fd      	b.n	800ba56 <_printf_float+0x24a>
 800bc5a:	f04f 0800 	mov.w	r8, #0
 800bc5e:	f104 0919 	add.w	r9, r4, #25
 800bc62:	e7f4      	b.n	800bc4e <_printf_float+0x442>

0800bc64 <_printf_common>:
 800bc64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc68:	4616      	mov	r6, r2
 800bc6a:	4698      	mov	r8, r3
 800bc6c:	688a      	ldr	r2, [r1, #8]
 800bc6e:	690b      	ldr	r3, [r1, #16]
 800bc70:	4607      	mov	r7, r0
 800bc72:	4293      	cmp	r3, r2
 800bc74:	bfb8      	it	lt
 800bc76:	4613      	movlt	r3, r2
 800bc78:	6033      	str	r3, [r6, #0]
 800bc7a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bc7e:	460c      	mov	r4, r1
 800bc80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bc84:	b10a      	cbz	r2, 800bc8a <_printf_common+0x26>
 800bc86:	3301      	adds	r3, #1
 800bc88:	6033      	str	r3, [r6, #0]
 800bc8a:	6823      	ldr	r3, [r4, #0]
 800bc8c:	0699      	lsls	r1, r3, #26
 800bc8e:	bf42      	ittt	mi
 800bc90:	6833      	ldrmi	r3, [r6, #0]
 800bc92:	3302      	addmi	r3, #2
 800bc94:	6033      	strmi	r3, [r6, #0]
 800bc96:	6825      	ldr	r5, [r4, #0]
 800bc98:	f015 0506 	ands.w	r5, r5, #6
 800bc9c:	d106      	bne.n	800bcac <_printf_common+0x48>
 800bc9e:	f104 0a19 	add.w	sl, r4, #25
 800bca2:	68e3      	ldr	r3, [r4, #12]
 800bca4:	6832      	ldr	r2, [r6, #0]
 800bca6:	1a9b      	subs	r3, r3, r2
 800bca8:	42ab      	cmp	r3, r5
 800bcaa:	dc2b      	bgt.n	800bd04 <_printf_common+0xa0>
 800bcac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bcb0:	6822      	ldr	r2, [r4, #0]
 800bcb2:	3b00      	subs	r3, #0
 800bcb4:	bf18      	it	ne
 800bcb6:	2301      	movne	r3, #1
 800bcb8:	0692      	lsls	r2, r2, #26
 800bcba:	d430      	bmi.n	800bd1e <_printf_common+0xba>
 800bcbc:	4641      	mov	r1, r8
 800bcbe:	4638      	mov	r0, r7
 800bcc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bcc4:	47c8      	blx	r9
 800bcc6:	3001      	adds	r0, #1
 800bcc8:	d023      	beq.n	800bd12 <_printf_common+0xae>
 800bcca:	6823      	ldr	r3, [r4, #0]
 800bccc:	6922      	ldr	r2, [r4, #16]
 800bcce:	f003 0306 	and.w	r3, r3, #6
 800bcd2:	2b04      	cmp	r3, #4
 800bcd4:	bf14      	ite	ne
 800bcd6:	2500      	movne	r5, #0
 800bcd8:	6833      	ldreq	r3, [r6, #0]
 800bcda:	f04f 0600 	mov.w	r6, #0
 800bcde:	bf08      	it	eq
 800bce0:	68e5      	ldreq	r5, [r4, #12]
 800bce2:	f104 041a 	add.w	r4, r4, #26
 800bce6:	bf08      	it	eq
 800bce8:	1aed      	subeq	r5, r5, r3
 800bcea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bcee:	bf08      	it	eq
 800bcf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	bfc4      	itt	gt
 800bcf8:	1a9b      	subgt	r3, r3, r2
 800bcfa:	18ed      	addgt	r5, r5, r3
 800bcfc:	42b5      	cmp	r5, r6
 800bcfe:	d11a      	bne.n	800bd36 <_printf_common+0xd2>
 800bd00:	2000      	movs	r0, #0
 800bd02:	e008      	b.n	800bd16 <_printf_common+0xb2>
 800bd04:	2301      	movs	r3, #1
 800bd06:	4652      	mov	r2, sl
 800bd08:	4641      	mov	r1, r8
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	47c8      	blx	r9
 800bd0e:	3001      	adds	r0, #1
 800bd10:	d103      	bne.n	800bd1a <_printf_common+0xb6>
 800bd12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd1a:	3501      	adds	r5, #1
 800bd1c:	e7c1      	b.n	800bca2 <_printf_common+0x3e>
 800bd1e:	2030      	movs	r0, #48	@ 0x30
 800bd20:	18e1      	adds	r1, r4, r3
 800bd22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bd26:	1c5a      	adds	r2, r3, #1
 800bd28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bd2c:	4422      	add	r2, r4
 800bd2e:	3302      	adds	r3, #2
 800bd30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bd34:	e7c2      	b.n	800bcbc <_printf_common+0x58>
 800bd36:	2301      	movs	r3, #1
 800bd38:	4622      	mov	r2, r4
 800bd3a:	4641      	mov	r1, r8
 800bd3c:	4638      	mov	r0, r7
 800bd3e:	47c8      	blx	r9
 800bd40:	3001      	adds	r0, #1
 800bd42:	d0e6      	beq.n	800bd12 <_printf_common+0xae>
 800bd44:	3601      	adds	r6, #1
 800bd46:	e7d9      	b.n	800bcfc <_printf_common+0x98>

0800bd48 <_printf_i>:
 800bd48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd4c:	7e0f      	ldrb	r7, [r1, #24]
 800bd4e:	4691      	mov	r9, r2
 800bd50:	2f78      	cmp	r7, #120	@ 0x78
 800bd52:	4680      	mov	r8, r0
 800bd54:	460c      	mov	r4, r1
 800bd56:	469a      	mov	sl, r3
 800bd58:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bd5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bd5e:	d807      	bhi.n	800bd70 <_printf_i+0x28>
 800bd60:	2f62      	cmp	r7, #98	@ 0x62
 800bd62:	d80a      	bhi.n	800bd7a <_printf_i+0x32>
 800bd64:	2f00      	cmp	r7, #0
 800bd66:	f000 80d1 	beq.w	800bf0c <_printf_i+0x1c4>
 800bd6a:	2f58      	cmp	r7, #88	@ 0x58
 800bd6c:	f000 80b8 	beq.w	800bee0 <_printf_i+0x198>
 800bd70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bd78:	e03a      	b.n	800bdf0 <_printf_i+0xa8>
 800bd7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bd7e:	2b15      	cmp	r3, #21
 800bd80:	d8f6      	bhi.n	800bd70 <_printf_i+0x28>
 800bd82:	a101      	add	r1, pc, #4	@ (adr r1, 800bd88 <_printf_i+0x40>)
 800bd84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bd88:	0800bde1 	.word	0x0800bde1
 800bd8c:	0800bdf5 	.word	0x0800bdf5
 800bd90:	0800bd71 	.word	0x0800bd71
 800bd94:	0800bd71 	.word	0x0800bd71
 800bd98:	0800bd71 	.word	0x0800bd71
 800bd9c:	0800bd71 	.word	0x0800bd71
 800bda0:	0800bdf5 	.word	0x0800bdf5
 800bda4:	0800bd71 	.word	0x0800bd71
 800bda8:	0800bd71 	.word	0x0800bd71
 800bdac:	0800bd71 	.word	0x0800bd71
 800bdb0:	0800bd71 	.word	0x0800bd71
 800bdb4:	0800bef3 	.word	0x0800bef3
 800bdb8:	0800be1f 	.word	0x0800be1f
 800bdbc:	0800bead 	.word	0x0800bead
 800bdc0:	0800bd71 	.word	0x0800bd71
 800bdc4:	0800bd71 	.word	0x0800bd71
 800bdc8:	0800bf15 	.word	0x0800bf15
 800bdcc:	0800bd71 	.word	0x0800bd71
 800bdd0:	0800be1f 	.word	0x0800be1f
 800bdd4:	0800bd71 	.word	0x0800bd71
 800bdd8:	0800bd71 	.word	0x0800bd71
 800bddc:	0800beb5 	.word	0x0800beb5
 800bde0:	6833      	ldr	r3, [r6, #0]
 800bde2:	1d1a      	adds	r2, r3, #4
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6032      	str	r2, [r6, #0]
 800bde8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bdec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bdf0:	2301      	movs	r3, #1
 800bdf2:	e09c      	b.n	800bf2e <_printf_i+0x1e6>
 800bdf4:	6833      	ldr	r3, [r6, #0]
 800bdf6:	6820      	ldr	r0, [r4, #0]
 800bdf8:	1d19      	adds	r1, r3, #4
 800bdfa:	6031      	str	r1, [r6, #0]
 800bdfc:	0606      	lsls	r6, r0, #24
 800bdfe:	d501      	bpl.n	800be04 <_printf_i+0xbc>
 800be00:	681d      	ldr	r5, [r3, #0]
 800be02:	e003      	b.n	800be0c <_printf_i+0xc4>
 800be04:	0645      	lsls	r5, r0, #25
 800be06:	d5fb      	bpl.n	800be00 <_printf_i+0xb8>
 800be08:	f9b3 5000 	ldrsh.w	r5, [r3]
 800be0c:	2d00      	cmp	r5, #0
 800be0e:	da03      	bge.n	800be18 <_printf_i+0xd0>
 800be10:	232d      	movs	r3, #45	@ 0x2d
 800be12:	426d      	negs	r5, r5
 800be14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be18:	230a      	movs	r3, #10
 800be1a:	4858      	ldr	r0, [pc, #352]	@ (800bf7c <_printf_i+0x234>)
 800be1c:	e011      	b.n	800be42 <_printf_i+0xfa>
 800be1e:	6821      	ldr	r1, [r4, #0]
 800be20:	6833      	ldr	r3, [r6, #0]
 800be22:	0608      	lsls	r0, r1, #24
 800be24:	f853 5b04 	ldr.w	r5, [r3], #4
 800be28:	d402      	bmi.n	800be30 <_printf_i+0xe8>
 800be2a:	0649      	lsls	r1, r1, #25
 800be2c:	bf48      	it	mi
 800be2e:	b2ad      	uxthmi	r5, r5
 800be30:	2f6f      	cmp	r7, #111	@ 0x6f
 800be32:	6033      	str	r3, [r6, #0]
 800be34:	bf14      	ite	ne
 800be36:	230a      	movne	r3, #10
 800be38:	2308      	moveq	r3, #8
 800be3a:	4850      	ldr	r0, [pc, #320]	@ (800bf7c <_printf_i+0x234>)
 800be3c:	2100      	movs	r1, #0
 800be3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800be42:	6866      	ldr	r6, [r4, #4]
 800be44:	2e00      	cmp	r6, #0
 800be46:	60a6      	str	r6, [r4, #8]
 800be48:	db05      	blt.n	800be56 <_printf_i+0x10e>
 800be4a:	6821      	ldr	r1, [r4, #0]
 800be4c:	432e      	orrs	r6, r5
 800be4e:	f021 0104 	bic.w	r1, r1, #4
 800be52:	6021      	str	r1, [r4, #0]
 800be54:	d04b      	beq.n	800beee <_printf_i+0x1a6>
 800be56:	4616      	mov	r6, r2
 800be58:	fbb5 f1f3 	udiv	r1, r5, r3
 800be5c:	fb03 5711 	mls	r7, r3, r1, r5
 800be60:	5dc7      	ldrb	r7, [r0, r7]
 800be62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800be66:	462f      	mov	r7, r5
 800be68:	42bb      	cmp	r3, r7
 800be6a:	460d      	mov	r5, r1
 800be6c:	d9f4      	bls.n	800be58 <_printf_i+0x110>
 800be6e:	2b08      	cmp	r3, #8
 800be70:	d10b      	bne.n	800be8a <_printf_i+0x142>
 800be72:	6823      	ldr	r3, [r4, #0]
 800be74:	07df      	lsls	r7, r3, #31
 800be76:	d508      	bpl.n	800be8a <_printf_i+0x142>
 800be78:	6923      	ldr	r3, [r4, #16]
 800be7a:	6861      	ldr	r1, [r4, #4]
 800be7c:	4299      	cmp	r1, r3
 800be7e:	bfde      	ittt	le
 800be80:	2330      	movle	r3, #48	@ 0x30
 800be82:	f806 3c01 	strble.w	r3, [r6, #-1]
 800be86:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800be8a:	1b92      	subs	r2, r2, r6
 800be8c:	6122      	str	r2, [r4, #16]
 800be8e:	464b      	mov	r3, r9
 800be90:	4621      	mov	r1, r4
 800be92:	4640      	mov	r0, r8
 800be94:	f8cd a000 	str.w	sl, [sp]
 800be98:	aa03      	add	r2, sp, #12
 800be9a:	f7ff fee3 	bl	800bc64 <_printf_common>
 800be9e:	3001      	adds	r0, #1
 800bea0:	d14a      	bne.n	800bf38 <_printf_i+0x1f0>
 800bea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bea6:	b004      	add	sp, #16
 800bea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beac:	6823      	ldr	r3, [r4, #0]
 800beae:	f043 0320 	orr.w	r3, r3, #32
 800beb2:	6023      	str	r3, [r4, #0]
 800beb4:	2778      	movs	r7, #120	@ 0x78
 800beb6:	4832      	ldr	r0, [pc, #200]	@ (800bf80 <_printf_i+0x238>)
 800beb8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	6831      	ldr	r1, [r6, #0]
 800bec0:	061f      	lsls	r7, r3, #24
 800bec2:	f851 5b04 	ldr.w	r5, [r1], #4
 800bec6:	d402      	bmi.n	800bece <_printf_i+0x186>
 800bec8:	065f      	lsls	r7, r3, #25
 800beca:	bf48      	it	mi
 800becc:	b2ad      	uxthmi	r5, r5
 800bece:	6031      	str	r1, [r6, #0]
 800bed0:	07d9      	lsls	r1, r3, #31
 800bed2:	bf44      	itt	mi
 800bed4:	f043 0320 	orrmi.w	r3, r3, #32
 800bed8:	6023      	strmi	r3, [r4, #0]
 800beda:	b11d      	cbz	r5, 800bee4 <_printf_i+0x19c>
 800bedc:	2310      	movs	r3, #16
 800bede:	e7ad      	b.n	800be3c <_printf_i+0xf4>
 800bee0:	4826      	ldr	r0, [pc, #152]	@ (800bf7c <_printf_i+0x234>)
 800bee2:	e7e9      	b.n	800beb8 <_printf_i+0x170>
 800bee4:	6823      	ldr	r3, [r4, #0]
 800bee6:	f023 0320 	bic.w	r3, r3, #32
 800beea:	6023      	str	r3, [r4, #0]
 800beec:	e7f6      	b.n	800bedc <_printf_i+0x194>
 800beee:	4616      	mov	r6, r2
 800bef0:	e7bd      	b.n	800be6e <_printf_i+0x126>
 800bef2:	6833      	ldr	r3, [r6, #0]
 800bef4:	6825      	ldr	r5, [r4, #0]
 800bef6:	1d18      	adds	r0, r3, #4
 800bef8:	6961      	ldr	r1, [r4, #20]
 800befa:	6030      	str	r0, [r6, #0]
 800befc:	062e      	lsls	r6, r5, #24
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	d501      	bpl.n	800bf06 <_printf_i+0x1be>
 800bf02:	6019      	str	r1, [r3, #0]
 800bf04:	e002      	b.n	800bf0c <_printf_i+0x1c4>
 800bf06:	0668      	lsls	r0, r5, #25
 800bf08:	d5fb      	bpl.n	800bf02 <_printf_i+0x1ba>
 800bf0a:	8019      	strh	r1, [r3, #0]
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	4616      	mov	r6, r2
 800bf10:	6123      	str	r3, [r4, #16]
 800bf12:	e7bc      	b.n	800be8e <_printf_i+0x146>
 800bf14:	6833      	ldr	r3, [r6, #0]
 800bf16:	2100      	movs	r1, #0
 800bf18:	1d1a      	adds	r2, r3, #4
 800bf1a:	6032      	str	r2, [r6, #0]
 800bf1c:	681e      	ldr	r6, [r3, #0]
 800bf1e:	6862      	ldr	r2, [r4, #4]
 800bf20:	4630      	mov	r0, r6
 800bf22:	f000 f9ea 	bl	800c2fa <memchr>
 800bf26:	b108      	cbz	r0, 800bf2c <_printf_i+0x1e4>
 800bf28:	1b80      	subs	r0, r0, r6
 800bf2a:	6060      	str	r0, [r4, #4]
 800bf2c:	6863      	ldr	r3, [r4, #4]
 800bf2e:	6123      	str	r3, [r4, #16]
 800bf30:	2300      	movs	r3, #0
 800bf32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf36:	e7aa      	b.n	800be8e <_printf_i+0x146>
 800bf38:	4632      	mov	r2, r6
 800bf3a:	4649      	mov	r1, r9
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	6923      	ldr	r3, [r4, #16]
 800bf40:	47d0      	blx	sl
 800bf42:	3001      	adds	r0, #1
 800bf44:	d0ad      	beq.n	800bea2 <_printf_i+0x15a>
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	079b      	lsls	r3, r3, #30
 800bf4a:	d413      	bmi.n	800bf74 <_printf_i+0x22c>
 800bf4c:	68e0      	ldr	r0, [r4, #12]
 800bf4e:	9b03      	ldr	r3, [sp, #12]
 800bf50:	4298      	cmp	r0, r3
 800bf52:	bfb8      	it	lt
 800bf54:	4618      	movlt	r0, r3
 800bf56:	e7a6      	b.n	800bea6 <_printf_i+0x15e>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	4632      	mov	r2, r6
 800bf5c:	4649      	mov	r1, r9
 800bf5e:	4640      	mov	r0, r8
 800bf60:	47d0      	blx	sl
 800bf62:	3001      	adds	r0, #1
 800bf64:	d09d      	beq.n	800bea2 <_printf_i+0x15a>
 800bf66:	3501      	adds	r5, #1
 800bf68:	68e3      	ldr	r3, [r4, #12]
 800bf6a:	9903      	ldr	r1, [sp, #12]
 800bf6c:	1a5b      	subs	r3, r3, r1
 800bf6e:	42ab      	cmp	r3, r5
 800bf70:	dcf2      	bgt.n	800bf58 <_printf_i+0x210>
 800bf72:	e7eb      	b.n	800bf4c <_printf_i+0x204>
 800bf74:	2500      	movs	r5, #0
 800bf76:	f104 0619 	add.w	r6, r4, #25
 800bf7a:	e7f5      	b.n	800bf68 <_printf_i+0x220>
 800bf7c:	0800e4e2 	.word	0x0800e4e2
 800bf80:	0800e4f3 	.word	0x0800e4f3

0800bf84 <std>:
 800bf84:	2300      	movs	r3, #0
 800bf86:	b510      	push	{r4, lr}
 800bf88:	4604      	mov	r4, r0
 800bf8a:	e9c0 3300 	strd	r3, r3, [r0]
 800bf8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bf92:	6083      	str	r3, [r0, #8]
 800bf94:	8181      	strh	r1, [r0, #12]
 800bf96:	6643      	str	r3, [r0, #100]	@ 0x64
 800bf98:	81c2      	strh	r2, [r0, #14]
 800bf9a:	6183      	str	r3, [r0, #24]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	2208      	movs	r2, #8
 800bfa0:	305c      	adds	r0, #92	@ 0x5c
 800bfa2:	f000 f92a 	bl	800c1fa <memset>
 800bfa6:	4b0d      	ldr	r3, [pc, #52]	@ (800bfdc <std+0x58>)
 800bfa8:	6224      	str	r4, [r4, #32]
 800bfaa:	6263      	str	r3, [r4, #36]	@ 0x24
 800bfac:	4b0c      	ldr	r3, [pc, #48]	@ (800bfe0 <std+0x5c>)
 800bfae:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bfb0:	4b0c      	ldr	r3, [pc, #48]	@ (800bfe4 <std+0x60>)
 800bfb2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bfb4:	4b0c      	ldr	r3, [pc, #48]	@ (800bfe8 <std+0x64>)
 800bfb6:	6323      	str	r3, [r4, #48]	@ 0x30
 800bfb8:	4b0c      	ldr	r3, [pc, #48]	@ (800bfec <std+0x68>)
 800bfba:	429c      	cmp	r4, r3
 800bfbc:	d006      	beq.n	800bfcc <std+0x48>
 800bfbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bfc2:	4294      	cmp	r4, r2
 800bfc4:	d002      	beq.n	800bfcc <std+0x48>
 800bfc6:	33d0      	adds	r3, #208	@ 0xd0
 800bfc8:	429c      	cmp	r4, r3
 800bfca:	d105      	bne.n	800bfd8 <std+0x54>
 800bfcc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bfd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfd4:	f000 b98e 	b.w	800c2f4 <__retarget_lock_init_recursive>
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	bf00      	nop
 800bfdc:	0800c175 	.word	0x0800c175
 800bfe0:	0800c197 	.word	0x0800c197
 800bfe4:	0800c1cf 	.word	0x0800c1cf
 800bfe8:	0800c1f3 	.word	0x0800c1f3
 800bfec:	20003954 	.word	0x20003954

0800bff0 <stdio_exit_handler>:
 800bff0:	4a02      	ldr	r2, [pc, #8]	@ (800bffc <stdio_exit_handler+0xc>)
 800bff2:	4903      	ldr	r1, [pc, #12]	@ (800c000 <stdio_exit_handler+0x10>)
 800bff4:	4803      	ldr	r0, [pc, #12]	@ (800c004 <stdio_exit_handler+0x14>)
 800bff6:	f000 b869 	b.w	800c0cc <_fwalk_sglue>
 800bffa:	bf00      	nop
 800bffc:	20000180 	.word	0x20000180
 800c000:	0800dc91 	.word	0x0800dc91
 800c004:	20000190 	.word	0x20000190

0800c008 <cleanup_stdio>:
 800c008:	6841      	ldr	r1, [r0, #4]
 800c00a:	4b0c      	ldr	r3, [pc, #48]	@ (800c03c <cleanup_stdio+0x34>)
 800c00c:	b510      	push	{r4, lr}
 800c00e:	4299      	cmp	r1, r3
 800c010:	4604      	mov	r4, r0
 800c012:	d001      	beq.n	800c018 <cleanup_stdio+0x10>
 800c014:	f001 fe3c 	bl	800dc90 <_fflush_r>
 800c018:	68a1      	ldr	r1, [r4, #8]
 800c01a:	4b09      	ldr	r3, [pc, #36]	@ (800c040 <cleanup_stdio+0x38>)
 800c01c:	4299      	cmp	r1, r3
 800c01e:	d002      	beq.n	800c026 <cleanup_stdio+0x1e>
 800c020:	4620      	mov	r0, r4
 800c022:	f001 fe35 	bl	800dc90 <_fflush_r>
 800c026:	68e1      	ldr	r1, [r4, #12]
 800c028:	4b06      	ldr	r3, [pc, #24]	@ (800c044 <cleanup_stdio+0x3c>)
 800c02a:	4299      	cmp	r1, r3
 800c02c:	d004      	beq.n	800c038 <cleanup_stdio+0x30>
 800c02e:	4620      	mov	r0, r4
 800c030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c034:	f001 be2c 	b.w	800dc90 <_fflush_r>
 800c038:	bd10      	pop	{r4, pc}
 800c03a:	bf00      	nop
 800c03c:	20003954 	.word	0x20003954
 800c040:	200039bc 	.word	0x200039bc
 800c044:	20003a24 	.word	0x20003a24

0800c048 <global_stdio_init.part.0>:
 800c048:	b510      	push	{r4, lr}
 800c04a:	4b0b      	ldr	r3, [pc, #44]	@ (800c078 <global_stdio_init.part.0+0x30>)
 800c04c:	4c0b      	ldr	r4, [pc, #44]	@ (800c07c <global_stdio_init.part.0+0x34>)
 800c04e:	4a0c      	ldr	r2, [pc, #48]	@ (800c080 <global_stdio_init.part.0+0x38>)
 800c050:	4620      	mov	r0, r4
 800c052:	601a      	str	r2, [r3, #0]
 800c054:	2104      	movs	r1, #4
 800c056:	2200      	movs	r2, #0
 800c058:	f7ff ff94 	bl	800bf84 <std>
 800c05c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c060:	2201      	movs	r2, #1
 800c062:	2109      	movs	r1, #9
 800c064:	f7ff ff8e 	bl	800bf84 <std>
 800c068:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c06c:	2202      	movs	r2, #2
 800c06e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c072:	2112      	movs	r1, #18
 800c074:	f7ff bf86 	b.w	800bf84 <std>
 800c078:	20003a8c 	.word	0x20003a8c
 800c07c:	20003954 	.word	0x20003954
 800c080:	0800bff1 	.word	0x0800bff1

0800c084 <__sfp_lock_acquire>:
 800c084:	4801      	ldr	r0, [pc, #4]	@ (800c08c <__sfp_lock_acquire+0x8>)
 800c086:	f000 b936 	b.w	800c2f6 <__retarget_lock_acquire_recursive>
 800c08a:	bf00      	nop
 800c08c:	20003a95 	.word	0x20003a95

0800c090 <__sfp_lock_release>:
 800c090:	4801      	ldr	r0, [pc, #4]	@ (800c098 <__sfp_lock_release+0x8>)
 800c092:	f000 b931 	b.w	800c2f8 <__retarget_lock_release_recursive>
 800c096:	bf00      	nop
 800c098:	20003a95 	.word	0x20003a95

0800c09c <__sinit>:
 800c09c:	b510      	push	{r4, lr}
 800c09e:	4604      	mov	r4, r0
 800c0a0:	f7ff fff0 	bl	800c084 <__sfp_lock_acquire>
 800c0a4:	6a23      	ldr	r3, [r4, #32]
 800c0a6:	b11b      	cbz	r3, 800c0b0 <__sinit+0x14>
 800c0a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0ac:	f7ff bff0 	b.w	800c090 <__sfp_lock_release>
 800c0b0:	4b04      	ldr	r3, [pc, #16]	@ (800c0c4 <__sinit+0x28>)
 800c0b2:	6223      	str	r3, [r4, #32]
 800c0b4:	4b04      	ldr	r3, [pc, #16]	@ (800c0c8 <__sinit+0x2c>)
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d1f5      	bne.n	800c0a8 <__sinit+0xc>
 800c0bc:	f7ff ffc4 	bl	800c048 <global_stdio_init.part.0>
 800c0c0:	e7f2      	b.n	800c0a8 <__sinit+0xc>
 800c0c2:	bf00      	nop
 800c0c4:	0800c009 	.word	0x0800c009
 800c0c8:	20003a8c 	.word	0x20003a8c

0800c0cc <_fwalk_sglue>:
 800c0cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0d0:	4607      	mov	r7, r0
 800c0d2:	4688      	mov	r8, r1
 800c0d4:	4614      	mov	r4, r2
 800c0d6:	2600      	movs	r6, #0
 800c0d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c0dc:	f1b9 0901 	subs.w	r9, r9, #1
 800c0e0:	d505      	bpl.n	800c0ee <_fwalk_sglue+0x22>
 800c0e2:	6824      	ldr	r4, [r4, #0]
 800c0e4:	2c00      	cmp	r4, #0
 800c0e6:	d1f7      	bne.n	800c0d8 <_fwalk_sglue+0xc>
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0ee:	89ab      	ldrh	r3, [r5, #12]
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d907      	bls.n	800c104 <_fwalk_sglue+0x38>
 800c0f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c0f8:	3301      	adds	r3, #1
 800c0fa:	d003      	beq.n	800c104 <_fwalk_sglue+0x38>
 800c0fc:	4629      	mov	r1, r5
 800c0fe:	4638      	mov	r0, r7
 800c100:	47c0      	blx	r8
 800c102:	4306      	orrs	r6, r0
 800c104:	3568      	adds	r5, #104	@ 0x68
 800c106:	e7e9      	b.n	800c0dc <_fwalk_sglue+0x10>

0800c108 <sniprintf>:
 800c108:	b40c      	push	{r2, r3}
 800c10a:	b530      	push	{r4, r5, lr}
 800c10c:	4b18      	ldr	r3, [pc, #96]	@ (800c170 <sniprintf+0x68>)
 800c10e:	1e0c      	subs	r4, r1, #0
 800c110:	681d      	ldr	r5, [r3, #0]
 800c112:	b09d      	sub	sp, #116	@ 0x74
 800c114:	da08      	bge.n	800c128 <sniprintf+0x20>
 800c116:	238b      	movs	r3, #139	@ 0x8b
 800c118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c11c:	602b      	str	r3, [r5, #0]
 800c11e:	b01d      	add	sp, #116	@ 0x74
 800c120:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c124:	b002      	add	sp, #8
 800c126:	4770      	bx	lr
 800c128:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c12c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c130:	f04f 0300 	mov.w	r3, #0
 800c134:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c136:	bf0c      	ite	eq
 800c138:	4623      	moveq	r3, r4
 800c13a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c13e:	9304      	str	r3, [sp, #16]
 800c140:	9307      	str	r3, [sp, #28]
 800c142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c146:	9002      	str	r0, [sp, #8]
 800c148:	9006      	str	r0, [sp, #24]
 800c14a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c14e:	4628      	mov	r0, r5
 800c150:	ab21      	add	r3, sp, #132	@ 0x84
 800c152:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c154:	a902      	add	r1, sp, #8
 800c156:	9301      	str	r3, [sp, #4]
 800c158:	f001 fc1e 	bl	800d998 <_svfiprintf_r>
 800c15c:	1c43      	adds	r3, r0, #1
 800c15e:	bfbc      	itt	lt
 800c160:	238b      	movlt	r3, #139	@ 0x8b
 800c162:	602b      	strlt	r3, [r5, #0]
 800c164:	2c00      	cmp	r4, #0
 800c166:	d0da      	beq.n	800c11e <sniprintf+0x16>
 800c168:	2200      	movs	r2, #0
 800c16a:	9b02      	ldr	r3, [sp, #8]
 800c16c:	701a      	strb	r2, [r3, #0]
 800c16e:	e7d6      	b.n	800c11e <sniprintf+0x16>
 800c170:	2000018c 	.word	0x2000018c

0800c174 <__sread>:
 800c174:	b510      	push	{r4, lr}
 800c176:	460c      	mov	r4, r1
 800c178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c17c:	f000 f86c 	bl	800c258 <_read_r>
 800c180:	2800      	cmp	r0, #0
 800c182:	bfab      	itete	ge
 800c184:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c186:	89a3      	ldrhlt	r3, [r4, #12]
 800c188:	181b      	addge	r3, r3, r0
 800c18a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c18e:	bfac      	ite	ge
 800c190:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c192:	81a3      	strhlt	r3, [r4, #12]
 800c194:	bd10      	pop	{r4, pc}

0800c196 <__swrite>:
 800c196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c19a:	461f      	mov	r7, r3
 800c19c:	898b      	ldrh	r3, [r1, #12]
 800c19e:	4605      	mov	r5, r0
 800c1a0:	05db      	lsls	r3, r3, #23
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	4616      	mov	r6, r2
 800c1a6:	d505      	bpl.n	800c1b4 <__swrite+0x1e>
 800c1a8:	2302      	movs	r3, #2
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1b0:	f000 f840 	bl	800c234 <_lseek_r>
 800c1b4:	89a3      	ldrh	r3, [r4, #12]
 800c1b6:	4632      	mov	r2, r6
 800c1b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c1bc:	81a3      	strh	r3, [r4, #12]
 800c1be:	4628      	mov	r0, r5
 800c1c0:	463b      	mov	r3, r7
 800c1c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ca:	f000 b857 	b.w	800c27c <_write_r>

0800c1ce <__sseek>:
 800c1ce:	b510      	push	{r4, lr}
 800c1d0:	460c      	mov	r4, r1
 800c1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1d6:	f000 f82d 	bl	800c234 <_lseek_r>
 800c1da:	1c43      	adds	r3, r0, #1
 800c1dc:	89a3      	ldrh	r3, [r4, #12]
 800c1de:	bf15      	itete	ne
 800c1e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c1e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c1e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c1ea:	81a3      	strheq	r3, [r4, #12]
 800c1ec:	bf18      	it	ne
 800c1ee:	81a3      	strhne	r3, [r4, #12]
 800c1f0:	bd10      	pop	{r4, pc}

0800c1f2 <__sclose>:
 800c1f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1f6:	f000 b80d 	b.w	800c214 <_close_r>

0800c1fa <memset>:
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	4402      	add	r2, r0
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d100      	bne.n	800c204 <memset+0xa>
 800c202:	4770      	bx	lr
 800c204:	f803 1b01 	strb.w	r1, [r3], #1
 800c208:	e7f9      	b.n	800c1fe <memset+0x4>
	...

0800c20c <_localeconv_r>:
 800c20c:	4800      	ldr	r0, [pc, #0]	@ (800c210 <_localeconv_r+0x4>)
 800c20e:	4770      	bx	lr
 800c210:	200002cc 	.word	0x200002cc

0800c214 <_close_r>:
 800c214:	b538      	push	{r3, r4, r5, lr}
 800c216:	2300      	movs	r3, #0
 800c218:	4d05      	ldr	r5, [pc, #20]	@ (800c230 <_close_r+0x1c>)
 800c21a:	4604      	mov	r4, r0
 800c21c:	4608      	mov	r0, r1
 800c21e:	602b      	str	r3, [r5, #0]
 800c220:	f7fe fd27 	bl	800ac72 <_close>
 800c224:	1c43      	adds	r3, r0, #1
 800c226:	d102      	bne.n	800c22e <_close_r+0x1a>
 800c228:	682b      	ldr	r3, [r5, #0]
 800c22a:	b103      	cbz	r3, 800c22e <_close_r+0x1a>
 800c22c:	6023      	str	r3, [r4, #0]
 800c22e:	bd38      	pop	{r3, r4, r5, pc}
 800c230:	20003a90 	.word	0x20003a90

0800c234 <_lseek_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	4604      	mov	r4, r0
 800c238:	4608      	mov	r0, r1
 800c23a:	4611      	mov	r1, r2
 800c23c:	2200      	movs	r2, #0
 800c23e:	4d05      	ldr	r5, [pc, #20]	@ (800c254 <_lseek_r+0x20>)
 800c240:	602a      	str	r2, [r5, #0]
 800c242:	461a      	mov	r2, r3
 800c244:	f7fe fd39 	bl	800acba <_lseek>
 800c248:	1c43      	adds	r3, r0, #1
 800c24a:	d102      	bne.n	800c252 <_lseek_r+0x1e>
 800c24c:	682b      	ldr	r3, [r5, #0]
 800c24e:	b103      	cbz	r3, 800c252 <_lseek_r+0x1e>
 800c250:	6023      	str	r3, [r4, #0]
 800c252:	bd38      	pop	{r3, r4, r5, pc}
 800c254:	20003a90 	.word	0x20003a90

0800c258 <_read_r>:
 800c258:	b538      	push	{r3, r4, r5, lr}
 800c25a:	4604      	mov	r4, r0
 800c25c:	4608      	mov	r0, r1
 800c25e:	4611      	mov	r1, r2
 800c260:	2200      	movs	r2, #0
 800c262:	4d05      	ldr	r5, [pc, #20]	@ (800c278 <_read_r+0x20>)
 800c264:	602a      	str	r2, [r5, #0]
 800c266:	461a      	mov	r2, r3
 800c268:	f7fe fcca 	bl	800ac00 <_read>
 800c26c:	1c43      	adds	r3, r0, #1
 800c26e:	d102      	bne.n	800c276 <_read_r+0x1e>
 800c270:	682b      	ldr	r3, [r5, #0]
 800c272:	b103      	cbz	r3, 800c276 <_read_r+0x1e>
 800c274:	6023      	str	r3, [r4, #0]
 800c276:	bd38      	pop	{r3, r4, r5, pc}
 800c278:	20003a90 	.word	0x20003a90

0800c27c <_write_r>:
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4604      	mov	r4, r0
 800c280:	4608      	mov	r0, r1
 800c282:	4611      	mov	r1, r2
 800c284:	2200      	movs	r2, #0
 800c286:	4d05      	ldr	r5, [pc, #20]	@ (800c29c <_write_r+0x20>)
 800c288:	602a      	str	r2, [r5, #0]
 800c28a:	461a      	mov	r2, r3
 800c28c:	f7fe fcd5 	bl	800ac3a <_write>
 800c290:	1c43      	adds	r3, r0, #1
 800c292:	d102      	bne.n	800c29a <_write_r+0x1e>
 800c294:	682b      	ldr	r3, [r5, #0]
 800c296:	b103      	cbz	r3, 800c29a <_write_r+0x1e>
 800c298:	6023      	str	r3, [r4, #0]
 800c29a:	bd38      	pop	{r3, r4, r5, pc}
 800c29c:	20003a90 	.word	0x20003a90

0800c2a0 <__errno>:
 800c2a0:	4b01      	ldr	r3, [pc, #4]	@ (800c2a8 <__errno+0x8>)
 800c2a2:	6818      	ldr	r0, [r3, #0]
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	2000018c 	.word	0x2000018c

0800c2ac <__libc_init_array>:
 800c2ac:	b570      	push	{r4, r5, r6, lr}
 800c2ae:	2600      	movs	r6, #0
 800c2b0:	4d0c      	ldr	r5, [pc, #48]	@ (800c2e4 <__libc_init_array+0x38>)
 800c2b2:	4c0d      	ldr	r4, [pc, #52]	@ (800c2e8 <__libc_init_array+0x3c>)
 800c2b4:	1b64      	subs	r4, r4, r5
 800c2b6:	10a4      	asrs	r4, r4, #2
 800c2b8:	42a6      	cmp	r6, r4
 800c2ba:	d109      	bne.n	800c2d0 <__libc_init_array+0x24>
 800c2bc:	f002 f876 	bl	800e3ac <_init>
 800c2c0:	2600      	movs	r6, #0
 800c2c2:	4d0a      	ldr	r5, [pc, #40]	@ (800c2ec <__libc_init_array+0x40>)
 800c2c4:	4c0a      	ldr	r4, [pc, #40]	@ (800c2f0 <__libc_init_array+0x44>)
 800c2c6:	1b64      	subs	r4, r4, r5
 800c2c8:	10a4      	asrs	r4, r4, #2
 800c2ca:	42a6      	cmp	r6, r4
 800c2cc:	d105      	bne.n	800c2da <__libc_init_array+0x2e>
 800c2ce:	bd70      	pop	{r4, r5, r6, pc}
 800c2d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2d4:	4798      	blx	r3
 800c2d6:	3601      	adds	r6, #1
 800c2d8:	e7ee      	b.n	800c2b8 <__libc_init_array+0xc>
 800c2da:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2de:	4798      	blx	r3
 800c2e0:	3601      	adds	r6, #1
 800c2e2:	e7f2      	b.n	800c2ca <__libc_init_array+0x1e>
 800c2e4:	0800e84c 	.word	0x0800e84c
 800c2e8:	0800e84c 	.word	0x0800e84c
 800c2ec:	0800e84c 	.word	0x0800e84c
 800c2f0:	0800e850 	.word	0x0800e850

0800c2f4 <__retarget_lock_init_recursive>:
 800c2f4:	4770      	bx	lr

0800c2f6 <__retarget_lock_acquire_recursive>:
 800c2f6:	4770      	bx	lr

0800c2f8 <__retarget_lock_release_recursive>:
 800c2f8:	4770      	bx	lr

0800c2fa <memchr>:
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	b510      	push	{r4, lr}
 800c2fe:	b2c9      	uxtb	r1, r1
 800c300:	4402      	add	r2, r0
 800c302:	4293      	cmp	r3, r2
 800c304:	4618      	mov	r0, r3
 800c306:	d101      	bne.n	800c30c <memchr+0x12>
 800c308:	2000      	movs	r0, #0
 800c30a:	e003      	b.n	800c314 <memchr+0x1a>
 800c30c:	7804      	ldrb	r4, [r0, #0]
 800c30e:	3301      	adds	r3, #1
 800c310:	428c      	cmp	r4, r1
 800c312:	d1f6      	bne.n	800c302 <memchr+0x8>
 800c314:	bd10      	pop	{r4, pc}

0800c316 <memcpy>:
 800c316:	440a      	add	r2, r1
 800c318:	4291      	cmp	r1, r2
 800c31a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c31e:	d100      	bne.n	800c322 <memcpy+0xc>
 800c320:	4770      	bx	lr
 800c322:	b510      	push	{r4, lr}
 800c324:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c328:	4291      	cmp	r1, r2
 800c32a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c32e:	d1f9      	bne.n	800c324 <memcpy+0xe>
 800c330:	bd10      	pop	{r4, pc}

0800c332 <quorem>:
 800c332:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c336:	6903      	ldr	r3, [r0, #16]
 800c338:	690c      	ldr	r4, [r1, #16]
 800c33a:	4607      	mov	r7, r0
 800c33c:	42a3      	cmp	r3, r4
 800c33e:	db7e      	blt.n	800c43e <quorem+0x10c>
 800c340:	3c01      	subs	r4, #1
 800c342:	00a3      	lsls	r3, r4, #2
 800c344:	f100 0514 	add.w	r5, r0, #20
 800c348:	f101 0814 	add.w	r8, r1, #20
 800c34c:	9300      	str	r3, [sp, #0]
 800c34e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c352:	9301      	str	r3, [sp, #4]
 800c354:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c358:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c35c:	3301      	adds	r3, #1
 800c35e:	429a      	cmp	r2, r3
 800c360:	fbb2 f6f3 	udiv	r6, r2, r3
 800c364:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c368:	d32e      	bcc.n	800c3c8 <quorem+0x96>
 800c36a:	f04f 0a00 	mov.w	sl, #0
 800c36e:	46c4      	mov	ip, r8
 800c370:	46ae      	mov	lr, r5
 800c372:	46d3      	mov	fp, sl
 800c374:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c378:	b298      	uxth	r0, r3
 800c37a:	fb06 a000 	mla	r0, r6, r0, sl
 800c37e:	0c1b      	lsrs	r3, r3, #16
 800c380:	0c02      	lsrs	r2, r0, #16
 800c382:	fb06 2303 	mla	r3, r6, r3, r2
 800c386:	f8de 2000 	ldr.w	r2, [lr]
 800c38a:	b280      	uxth	r0, r0
 800c38c:	b292      	uxth	r2, r2
 800c38e:	1a12      	subs	r2, r2, r0
 800c390:	445a      	add	r2, fp
 800c392:	f8de 0000 	ldr.w	r0, [lr]
 800c396:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c3a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c3a4:	b292      	uxth	r2, r2
 800c3a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c3aa:	45e1      	cmp	r9, ip
 800c3ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c3b0:	f84e 2b04 	str.w	r2, [lr], #4
 800c3b4:	d2de      	bcs.n	800c374 <quorem+0x42>
 800c3b6:	9b00      	ldr	r3, [sp, #0]
 800c3b8:	58eb      	ldr	r3, [r5, r3]
 800c3ba:	b92b      	cbnz	r3, 800c3c8 <quorem+0x96>
 800c3bc:	9b01      	ldr	r3, [sp, #4]
 800c3be:	3b04      	subs	r3, #4
 800c3c0:	429d      	cmp	r5, r3
 800c3c2:	461a      	mov	r2, r3
 800c3c4:	d32f      	bcc.n	800c426 <quorem+0xf4>
 800c3c6:	613c      	str	r4, [r7, #16]
 800c3c8:	4638      	mov	r0, r7
 800c3ca:	f001 f981 	bl	800d6d0 <__mcmp>
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	db25      	blt.n	800c41e <quorem+0xec>
 800c3d2:	4629      	mov	r1, r5
 800c3d4:	2000      	movs	r0, #0
 800c3d6:	f858 2b04 	ldr.w	r2, [r8], #4
 800c3da:	f8d1 c000 	ldr.w	ip, [r1]
 800c3de:	fa1f fe82 	uxth.w	lr, r2
 800c3e2:	fa1f f38c 	uxth.w	r3, ip
 800c3e6:	eba3 030e 	sub.w	r3, r3, lr
 800c3ea:	4403      	add	r3, r0
 800c3ec:	0c12      	lsrs	r2, r2, #16
 800c3ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c3f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3fc:	45c1      	cmp	r9, r8
 800c3fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c402:	f841 3b04 	str.w	r3, [r1], #4
 800c406:	d2e6      	bcs.n	800c3d6 <quorem+0xa4>
 800c408:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c40c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c410:	b922      	cbnz	r2, 800c41c <quorem+0xea>
 800c412:	3b04      	subs	r3, #4
 800c414:	429d      	cmp	r5, r3
 800c416:	461a      	mov	r2, r3
 800c418:	d30b      	bcc.n	800c432 <quorem+0x100>
 800c41a:	613c      	str	r4, [r7, #16]
 800c41c:	3601      	adds	r6, #1
 800c41e:	4630      	mov	r0, r6
 800c420:	b003      	add	sp, #12
 800c422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c426:	6812      	ldr	r2, [r2, #0]
 800c428:	3b04      	subs	r3, #4
 800c42a:	2a00      	cmp	r2, #0
 800c42c:	d1cb      	bne.n	800c3c6 <quorem+0x94>
 800c42e:	3c01      	subs	r4, #1
 800c430:	e7c6      	b.n	800c3c0 <quorem+0x8e>
 800c432:	6812      	ldr	r2, [r2, #0]
 800c434:	3b04      	subs	r3, #4
 800c436:	2a00      	cmp	r2, #0
 800c438:	d1ef      	bne.n	800c41a <quorem+0xe8>
 800c43a:	3c01      	subs	r4, #1
 800c43c:	e7ea      	b.n	800c414 <quorem+0xe2>
 800c43e:	2000      	movs	r0, #0
 800c440:	e7ee      	b.n	800c420 <quorem+0xee>
 800c442:	0000      	movs	r0, r0
 800c444:	0000      	movs	r0, r0
	...

0800c448 <_dtoa_r>:
 800c448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c44c:	4614      	mov	r4, r2
 800c44e:	461d      	mov	r5, r3
 800c450:	69c7      	ldr	r7, [r0, #28]
 800c452:	b097      	sub	sp, #92	@ 0x5c
 800c454:	4681      	mov	r9, r0
 800c456:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c45a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c45c:	b97f      	cbnz	r7, 800c47e <_dtoa_r+0x36>
 800c45e:	2010      	movs	r0, #16
 800c460:	f000 fe0e 	bl	800d080 <malloc>
 800c464:	4602      	mov	r2, r0
 800c466:	f8c9 001c 	str.w	r0, [r9, #28]
 800c46a:	b920      	cbnz	r0, 800c476 <_dtoa_r+0x2e>
 800c46c:	21ef      	movs	r1, #239	@ 0xef
 800c46e:	4bac      	ldr	r3, [pc, #688]	@ (800c720 <_dtoa_r+0x2d8>)
 800c470:	48ac      	ldr	r0, [pc, #688]	@ (800c724 <_dtoa_r+0x2dc>)
 800c472:	f001 fc5f 	bl	800dd34 <__assert_func>
 800c476:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c47a:	6007      	str	r7, [r0, #0]
 800c47c:	60c7      	str	r7, [r0, #12]
 800c47e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c482:	6819      	ldr	r1, [r3, #0]
 800c484:	b159      	cbz	r1, 800c49e <_dtoa_r+0x56>
 800c486:	685a      	ldr	r2, [r3, #4]
 800c488:	2301      	movs	r3, #1
 800c48a:	4093      	lsls	r3, r2
 800c48c:	604a      	str	r2, [r1, #4]
 800c48e:	608b      	str	r3, [r1, #8]
 800c490:	4648      	mov	r0, r9
 800c492:	f000 feeb 	bl	800d26c <_Bfree>
 800c496:	2200      	movs	r2, #0
 800c498:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c49c:	601a      	str	r2, [r3, #0]
 800c49e:	1e2b      	subs	r3, r5, #0
 800c4a0:	bfaf      	iteee	ge
 800c4a2:	2300      	movge	r3, #0
 800c4a4:	2201      	movlt	r2, #1
 800c4a6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c4aa:	9307      	strlt	r3, [sp, #28]
 800c4ac:	bfa8      	it	ge
 800c4ae:	6033      	strge	r3, [r6, #0]
 800c4b0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800c4b4:	4b9c      	ldr	r3, [pc, #624]	@ (800c728 <_dtoa_r+0x2e0>)
 800c4b6:	bfb8      	it	lt
 800c4b8:	6032      	strlt	r2, [r6, #0]
 800c4ba:	ea33 0308 	bics.w	r3, r3, r8
 800c4be:	d112      	bne.n	800c4e6 <_dtoa_r+0x9e>
 800c4c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c4c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c4c6:	6013      	str	r3, [r2, #0]
 800c4c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c4cc:	4323      	orrs	r3, r4
 800c4ce:	f000 855e 	beq.w	800cf8e <_dtoa_r+0xb46>
 800c4d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c4d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c72c <_dtoa_r+0x2e4>
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	f000 8560 	beq.w	800cf9e <_dtoa_r+0xb56>
 800c4de:	f10a 0303 	add.w	r3, sl, #3
 800c4e2:	f000 bd5a 	b.w	800cf9a <_dtoa_r+0xb52>
 800c4e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c4ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	f7f4 fa57 	bl	80009a8 <__aeabi_dcmpeq>
 800c4fa:	4607      	mov	r7, r0
 800c4fc:	b158      	cbz	r0, 800c516 <_dtoa_r+0xce>
 800c4fe:	2301      	movs	r3, #1
 800c500:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c502:	6013      	str	r3, [r2, #0]
 800c504:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c506:	b113      	cbz	r3, 800c50e <_dtoa_r+0xc6>
 800c508:	4b89      	ldr	r3, [pc, #548]	@ (800c730 <_dtoa_r+0x2e8>)
 800c50a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c50c:	6013      	str	r3, [r2, #0]
 800c50e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c734 <_dtoa_r+0x2ec>
 800c512:	f000 bd44 	b.w	800cf9e <_dtoa_r+0xb56>
 800c516:	ab14      	add	r3, sp, #80	@ 0x50
 800c518:	9301      	str	r3, [sp, #4]
 800c51a:	ab15      	add	r3, sp, #84	@ 0x54
 800c51c:	9300      	str	r3, [sp, #0]
 800c51e:	4648      	mov	r0, r9
 800c520:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c524:	f001 f984 	bl	800d830 <__d2b>
 800c528:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c52c:	9003      	str	r0, [sp, #12]
 800c52e:	2e00      	cmp	r6, #0
 800c530:	d078      	beq.n	800c624 <_dtoa_r+0x1dc>
 800c532:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c536:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c538:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c53c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c540:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c544:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c548:	9712      	str	r7, [sp, #72]	@ 0x48
 800c54a:	4619      	mov	r1, r3
 800c54c:	2200      	movs	r2, #0
 800c54e:	4b7a      	ldr	r3, [pc, #488]	@ (800c738 <_dtoa_r+0x2f0>)
 800c550:	f7f3 fe0a 	bl	8000168 <__aeabi_dsub>
 800c554:	a36c      	add	r3, pc, #432	@ (adr r3, 800c708 <_dtoa_r+0x2c0>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	f7f3 ffbd 	bl	80004d8 <__aeabi_dmul>
 800c55e:	a36c      	add	r3, pc, #432	@ (adr r3, 800c710 <_dtoa_r+0x2c8>)
 800c560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c564:	f7f3 fe02 	bl	800016c <__adddf3>
 800c568:	4604      	mov	r4, r0
 800c56a:	4630      	mov	r0, r6
 800c56c:	460d      	mov	r5, r1
 800c56e:	f7f3 ff49 	bl	8000404 <__aeabi_i2d>
 800c572:	a369      	add	r3, pc, #420	@ (adr r3, 800c718 <_dtoa_r+0x2d0>)
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f7f3 ffae 	bl	80004d8 <__aeabi_dmul>
 800c57c:	4602      	mov	r2, r0
 800c57e:	460b      	mov	r3, r1
 800c580:	4620      	mov	r0, r4
 800c582:	4629      	mov	r1, r5
 800c584:	f7f3 fdf2 	bl	800016c <__adddf3>
 800c588:	4604      	mov	r4, r0
 800c58a:	460d      	mov	r5, r1
 800c58c:	f7f4 fa54 	bl	8000a38 <__aeabi_d2iz>
 800c590:	2200      	movs	r2, #0
 800c592:	4607      	mov	r7, r0
 800c594:	2300      	movs	r3, #0
 800c596:	4620      	mov	r0, r4
 800c598:	4629      	mov	r1, r5
 800c59a:	f7f4 fa0f 	bl	80009bc <__aeabi_dcmplt>
 800c59e:	b140      	cbz	r0, 800c5b2 <_dtoa_r+0x16a>
 800c5a0:	4638      	mov	r0, r7
 800c5a2:	f7f3 ff2f 	bl	8000404 <__aeabi_i2d>
 800c5a6:	4622      	mov	r2, r4
 800c5a8:	462b      	mov	r3, r5
 800c5aa:	f7f4 f9fd 	bl	80009a8 <__aeabi_dcmpeq>
 800c5ae:	b900      	cbnz	r0, 800c5b2 <_dtoa_r+0x16a>
 800c5b0:	3f01      	subs	r7, #1
 800c5b2:	2f16      	cmp	r7, #22
 800c5b4:	d854      	bhi.n	800c660 <_dtoa_r+0x218>
 800c5b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c5ba:	4b60      	ldr	r3, [pc, #384]	@ (800c73c <_dtoa_r+0x2f4>)
 800c5bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f4 f9fa 	bl	80009bc <__aeabi_dcmplt>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	d04b      	beq.n	800c664 <_dtoa_r+0x21c>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	3f01      	subs	r7, #1
 800c5d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5d2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c5d4:	1b9b      	subs	r3, r3, r6
 800c5d6:	1e5a      	subs	r2, r3, #1
 800c5d8:	bf49      	itett	mi
 800c5da:	f1c3 0301 	rsbmi	r3, r3, #1
 800c5de:	2300      	movpl	r3, #0
 800c5e0:	9304      	strmi	r3, [sp, #16]
 800c5e2:	2300      	movmi	r3, #0
 800c5e4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5e6:	bf54      	ite	pl
 800c5e8:	9304      	strpl	r3, [sp, #16]
 800c5ea:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c5ec:	2f00      	cmp	r7, #0
 800c5ee:	db3b      	blt.n	800c668 <_dtoa_r+0x220>
 800c5f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5f2:	970e      	str	r7, [sp, #56]	@ 0x38
 800c5f4:	443b      	add	r3, r7
 800c5f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c5fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c5fe:	2b09      	cmp	r3, #9
 800c600:	d865      	bhi.n	800c6ce <_dtoa_r+0x286>
 800c602:	2b05      	cmp	r3, #5
 800c604:	bfc4      	itt	gt
 800c606:	3b04      	subgt	r3, #4
 800c608:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c60a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c60c:	bfc8      	it	gt
 800c60e:	2400      	movgt	r4, #0
 800c610:	f1a3 0302 	sub.w	r3, r3, #2
 800c614:	bfd8      	it	le
 800c616:	2401      	movle	r4, #1
 800c618:	2b03      	cmp	r3, #3
 800c61a:	d864      	bhi.n	800c6e6 <_dtoa_r+0x29e>
 800c61c:	e8df f003 	tbb	[pc, r3]
 800c620:	2c385553 	.word	0x2c385553
 800c624:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c628:	441e      	add	r6, r3
 800c62a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c62e:	2b20      	cmp	r3, #32
 800c630:	bfc1      	itttt	gt
 800c632:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c636:	fa08 f803 	lslgt.w	r8, r8, r3
 800c63a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c63e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c642:	bfd6      	itet	le
 800c644:	f1c3 0320 	rsble	r3, r3, #32
 800c648:	ea48 0003 	orrgt.w	r0, r8, r3
 800c64c:	fa04 f003 	lslle.w	r0, r4, r3
 800c650:	f7f3 fec8 	bl	80003e4 <__aeabi_ui2d>
 800c654:	2201      	movs	r2, #1
 800c656:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c65a:	3e01      	subs	r6, #1
 800c65c:	9212      	str	r2, [sp, #72]	@ 0x48
 800c65e:	e774      	b.n	800c54a <_dtoa_r+0x102>
 800c660:	2301      	movs	r3, #1
 800c662:	e7b5      	b.n	800c5d0 <_dtoa_r+0x188>
 800c664:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c666:	e7b4      	b.n	800c5d2 <_dtoa_r+0x18a>
 800c668:	9b04      	ldr	r3, [sp, #16]
 800c66a:	1bdb      	subs	r3, r3, r7
 800c66c:	9304      	str	r3, [sp, #16]
 800c66e:	427b      	negs	r3, r7
 800c670:	930a      	str	r3, [sp, #40]	@ 0x28
 800c672:	2300      	movs	r3, #0
 800c674:	930e      	str	r3, [sp, #56]	@ 0x38
 800c676:	e7c1      	b.n	800c5fc <_dtoa_r+0x1b4>
 800c678:	2301      	movs	r3, #1
 800c67a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c67c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c67e:	eb07 0b03 	add.w	fp, r7, r3
 800c682:	f10b 0301 	add.w	r3, fp, #1
 800c686:	2b01      	cmp	r3, #1
 800c688:	9308      	str	r3, [sp, #32]
 800c68a:	bfb8      	it	lt
 800c68c:	2301      	movlt	r3, #1
 800c68e:	e006      	b.n	800c69e <_dtoa_r+0x256>
 800c690:	2301      	movs	r3, #1
 800c692:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c694:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c696:	2b00      	cmp	r3, #0
 800c698:	dd28      	ble.n	800c6ec <_dtoa_r+0x2a4>
 800c69a:	469b      	mov	fp, r3
 800c69c:	9308      	str	r3, [sp, #32]
 800c69e:	2100      	movs	r1, #0
 800c6a0:	2204      	movs	r2, #4
 800c6a2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c6a6:	f102 0514 	add.w	r5, r2, #20
 800c6aa:	429d      	cmp	r5, r3
 800c6ac:	d926      	bls.n	800c6fc <_dtoa_r+0x2b4>
 800c6ae:	6041      	str	r1, [r0, #4]
 800c6b0:	4648      	mov	r0, r9
 800c6b2:	f000 fd9b 	bl	800d1ec <_Balloc>
 800c6b6:	4682      	mov	sl, r0
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	d143      	bne.n	800c744 <_dtoa_r+0x2fc>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	f240 11af 	movw	r1, #431	@ 0x1af
 800c6c2:	4b1f      	ldr	r3, [pc, #124]	@ (800c740 <_dtoa_r+0x2f8>)
 800c6c4:	e6d4      	b.n	800c470 <_dtoa_r+0x28>
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	e7e3      	b.n	800c692 <_dtoa_r+0x24a>
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	e7d5      	b.n	800c67a <_dtoa_r+0x232>
 800c6ce:	2401      	movs	r4, #1
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c6d4:	9320      	str	r3, [sp, #128]	@ 0x80
 800c6d6:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c6da:	2200      	movs	r2, #0
 800c6dc:	2312      	movs	r3, #18
 800c6de:	f8cd b020 	str.w	fp, [sp, #32]
 800c6e2:	9221      	str	r2, [sp, #132]	@ 0x84
 800c6e4:	e7db      	b.n	800c69e <_dtoa_r+0x256>
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6ea:	e7f4      	b.n	800c6d6 <_dtoa_r+0x28e>
 800c6ec:	f04f 0b01 	mov.w	fp, #1
 800c6f0:	465b      	mov	r3, fp
 800c6f2:	f8cd b020 	str.w	fp, [sp, #32]
 800c6f6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800c6fa:	e7d0      	b.n	800c69e <_dtoa_r+0x256>
 800c6fc:	3101      	adds	r1, #1
 800c6fe:	0052      	lsls	r2, r2, #1
 800c700:	e7d1      	b.n	800c6a6 <_dtoa_r+0x25e>
 800c702:	bf00      	nop
 800c704:	f3af 8000 	nop.w
 800c708:	636f4361 	.word	0x636f4361
 800c70c:	3fd287a7 	.word	0x3fd287a7
 800c710:	8b60c8b3 	.word	0x8b60c8b3
 800c714:	3fc68a28 	.word	0x3fc68a28
 800c718:	509f79fb 	.word	0x509f79fb
 800c71c:	3fd34413 	.word	0x3fd34413
 800c720:	0800e511 	.word	0x0800e511
 800c724:	0800e528 	.word	0x0800e528
 800c728:	7ff00000 	.word	0x7ff00000
 800c72c:	0800e50d 	.word	0x0800e50d
 800c730:	0800e4e1 	.word	0x0800e4e1
 800c734:	0800e4e0 	.word	0x0800e4e0
 800c738:	3ff80000 	.word	0x3ff80000
 800c73c:	0800e678 	.word	0x0800e678
 800c740:	0800e580 	.word	0x0800e580
 800c744:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c748:	6018      	str	r0, [r3, #0]
 800c74a:	9b08      	ldr	r3, [sp, #32]
 800c74c:	2b0e      	cmp	r3, #14
 800c74e:	f200 80a1 	bhi.w	800c894 <_dtoa_r+0x44c>
 800c752:	2c00      	cmp	r4, #0
 800c754:	f000 809e 	beq.w	800c894 <_dtoa_r+0x44c>
 800c758:	2f00      	cmp	r7, #0
 800c75a:	dd33      	ble.n	800c7c4 <_dtoa_r+0x37c>
 800c75c:	4b9c      	ldr	r3, [pc, #624]	@ (800c9d0 <_dtoa_r+0x588>)
 800c75e:	f007 020f 	and.w	r2, r7, #15
 800c762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c766:	05f8      	lsls	r0, r7, #23
 800c768:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c76c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800c770:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c774:	d516      	bpl.n	800c7a4 <_dtoa_r+0x35c>
 800c776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c77a:	4b96      	ldr	r3, [pc, #600]	@ (800c9d4 <_dtoa_r+0x58c>)
 800c77c:	2603      	movs	r6, #3
 800c77e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c782:	f7f3 ffd3 	bl	800072c <__aeabi_ddiv>
 800c786:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c78a:	f004 040f 	and.w	r4, r4, #15
 800c78e:	4d91      	ldr	r5, [pc, #580]	@ (800c9d4 <_dtoa_r+0x58c>)
 800c790:	b954      	cbnz	r4, 800c7a8 <_dtoa_r+0x360>
 800c792:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c79a:	f7f3 ffc7 	bl	800072c <__aeabi_ddiv>
 800c79e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c7a2:	e028      	b.n	800c7f6 <_dtoa_r+0x3ae>
 800c7a4:	2602      	movs	r6, #2
 800c7a6:	e7f2      	b.n	800c78e <_dtoa_r+0x346>
 800c7a8:	07e1      	lsls	r1, r4, #31
 800c7aa:	d508      	bpl.n	800c7be <_dtoa_r+0x376>
 800c7ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c7b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c7b4:	f7f3 fe90 	bl	80004d8 <__aeabi_dmul>
 800c7b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c7bc:	3601      	adds	r6, #1
 800c7be:	1064      	asrs	r4, r4, #1
 800c7c0:	3508      	adds	r5, #8
 800c7c2:	e7e5      	b.n	800c790 <_dtoa_r+0x348>
 800c7c4:	f000 80af 	beq.w	800c926 <_dtoa_r+0x4de>
 800c7c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c7cc:	427c      	negs	r4, r7
 800c7ce:	4b80      	ldr	r3, [pc, #512]	@ (800c9d0 <_dtoa_r+0x588>)
 800c7d0:	f004 020f 	and.w	r2, r4, #15
 800c7d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7dc:	f7f3 fe7c 	bl	80004d8 <__aeabi_dmul>
 800c7e0:	2602      	movs	r6, #2
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c7e8:	4d7a      	ldr	r5, [pc, #488]	@ (800c9d4 <_dtoa_r+0x58c>)
 800c7ea:	1124      	asrs	r4, r4, #4
 800c7ec:	2c00      	cmp	r4, #0
 800c7ee:	f040 808f 	bne.w	800c910 <_dtoa_r+0x4c8>
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d1d3      	bne.n	800c79e <_dtoa_r+0x356>
 800c7f6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c7fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	f000 8094 	beq.w	800c92a <_dtoa_r+0x4e2>
 800c802:	2200      	movs	r2, #0
 800c804:	4620      	mov	r0, r4
 800c806:	4629      	mov	r1, r5
 800c808:	4b73      	ldr	r3, [pc, #460]	@ (800c9d8 <_dtoa_r+0x590>)
 800c80a:	f7f4 f8d7 	bl	80009bc <__aeabi_dcmplt>
 800c80e:	2800      	cmp	r0, #0
 800c810:	f000 808b 	beq.w	800c92a <_dtoa_r+0x4e2>
 800c814:	9b08      	ldr	r3, [sp, #32]
 800c816:	2b00      	cmp	r3, #0
 800c818:	f000 8087 	beq.w	800c92a <_dtoa_r+0x4e2>
 800c81c:	f1bb 0f00 	cmp.w	fp, #0
 800c820:	dd34      	ble.n	800c88c <_dtoa_r+0x444>
 800c822:	4620      	mov	r0, r4
 800c824:	2200      	movs	r2, #0
 800c826:	4629      	mov	r1, r5
 800c828:	4b6c      	ldr	r3, [pc, #432]	@ (800c9dc <_dtoa_r+0x594>)
 800c82a:	f7f3 fe55 	bl	80004d8 <__aeabi_dmul>
 800c82e:	465c      	mov	r4, fp
 800c830:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c834:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c838:	3601      	adds	r6, #1
 800c83a:	4630      	mov	r0, r6
 800c83c:	f7f3 fde2 	bl	8000404 <__aeabi_i2d>
 800c840:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c844:	f7f3 fe48 	bl	80004d8 <__aeabi_dmul>
 800c848:	2200      	movs	r2, #0
 800c84a:	4b65      	ldr	r3, [pc, #404]	@ (800c9e0 <_dtoa_r+0x598>)
 800c84c:	f7f3 fc8e 	bl	800016c <__adddf3>
 800c850:	4605      	mov	r5, r0
 800c852:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c856:	2c00      	cmp	r4, #0
 800c858:	d16a      	bne.n	800c930 <_dtoa_r+0x4e8>
 800c85a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c85e:	2200      	movs	r2, #0
 800c860:	4b60      	ldr	r3, [pc, #384]	@ (800c9e4 <_dtoa_r+0x59c>)
 800c862:	f7f3 fc81 	bl	8000168 <__aeabi_dsub>
 800c866:	4602      	mov	r2, r0
 800c868:	460b      	mov	r3, r1
 800c86a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c86e:	462a      	mov	r2, r5
 800c870:	4633      	mov	r3, r6
 800c872:	f7f4 f8c1 	bl	80009f8 <__aeabi_dcmpgt>
 800c876:	2800      	cmp	r0, #0
 800c878:	f040 8298 	bne.w	800cdac <_dtoa_r+0x964>
 800c87c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c880:	462a      	mov	r2, r5
 800c882:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c886:	f7f4 f899 	bl	80009bc <__aeabi_dcmplt>
 800c88a:	bb38      	cbnz	r0, 800c8dc <_dtoa_r+0x494>
 800c88c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c890:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c894:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c896:	2b00      	cmp	r3, #0
 800c898:	f2c0 8157 	blt.w	800cb4a <_dtoa_r+0x702>
 800c89c:	2f0e      	cmp	r7, #14
 800c89e:	f300 8154 	bgt.w	800cb4a <_dtoa_r+0x702>
 800c8a2:	4b4b      	ldr	r3, [pc, #300]	@ (800c9d0 <_dtoa_r+0x588>)
 800c8a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c8a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c8ac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c8b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	f280 80e5 	bge.w	800ca82 <_dtoa_r+0x63a>
 800c8b8:	9b08      	ldr	r3, [sp, #32]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	f300 80e1 	bgt.w	800ca82 <_dtoa_r+0x63a>
 800c8c0:	d10c      	bne.n	800c8dc <_dtoa_r+0x494>
 800c8c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	4b46      	ldr	r3, [pc, #280]	@ (800c9e4 <_dtoa_r+0x59c>)
 800c8ca:	f7f3 fe05 	bl	80004d8 <__aeabi_dmul>
 800c8ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8d2:	f7f4 f887 	bl	80009e4 <__aeabi_dcmpge>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	f000 8266 	beq.w	800cda8 <_dtoa_r+0x960>
 800c8dc:	2400      	movs	r4, #0
 800c8de:	4625      	mov	r5, r4
 800c8e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8e2:	4656      	mov	r6, sl
 800c8e4:	ea6f 0803 	mvn.w	r8, r3
 800c8e8:	2700      	movs	r7, #0
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	4648      	mov	r0, r9
 800c8ee:	f000 fcbd 	bl	800d26c <_Bfree>
 800c8f2:	2d00      	cmp	r5, #0
 800c8f4:	f000 80bd 	beq.w	800ca72 <_dtoa_r+0x62a>
 800c8f8:	b12f      	cbz	r7, 800c906 <_dtoa_r+0x4be>
 800c8fa:	42af      	cmp	r7, r5
 800c8fc:	d003      	beq.n	800c906 <_dtoa_r+0x4be>
 800c8fe:	4639      	mov	r1, r7
 800c900:	4648      	mov	r0, r9
 800c902:	f000 fcb3 	bl	800d26c <_Bfree>
 800c906:	4629      	mov	r1, r5
 800c908:	4648      	mov	r0, r9
 800c90a:	f000 fcaf 	bl	800d26c <_Bfree>
 800c90e:	e0b0      	b.n	800ca72 <_dtoa_r+0x62a>
 800c910:	07e2      	lsls	r2, r4, #31
 800c912:	d505      	bpl.n	800c920 <_dtoa_r+0x4d8>
 800c914:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c918:	f7f3 fdde 	bl	80004d8 <__aeabi_dmul>
 800c91c:	2301      	movs	r3, #1
 800c91e:	3601      	adds	r6, #1
 800c920:	1064      	asrs	r4, r4, #1
 800c922:	3508      	adds	r5, #8
 800c924:	e762      	b.n	800c7ec <_dtoa_r+0x3a4>
 800c926:	2602      	movs	r6, #2
 800c928:	e765      	b.n	800c7f6 <_dtoa_r+0x3ae>
 800c92a:	46b8      	mov	r8, r7
 800c92c:	9c08      	ldr	r4, [sp, #32]
 800c92e:	e784      	b.n	800c83a <_dtoa_r+0x3f2>
 800c930:	4b27      	ldr	r3, [pc, #156]	@ (800c9d0 <_dtoa_r+0x588>)
 800c932:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c934:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c938:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c93c:	4454      	add	r4, sl
 800c93e:	2900      	cmp	r1, #0
 800c940:	d054      	beq.n	800c9ec <_dtoa_r+0x5a4>
 800c942:	2000      	movs	r0, #0
 800c944:	4928      	ldr	r1, [pc, #160]	@ (800c9e8 <_dtoa_r+0x5a0>)
 800c946:	f7f3 fef1 	bl	800072c <__aeabi_ddiv>
 800c94a:	4633      	mov	r3, r6
 800c94c:	462a      	mov	r2, r5
 800c94e:	f7f3 fc0b 	bl	8000168 <__aeabi_dsub>
 800c952:	4656      	mov	r6, sl
 800c954:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c95c:	f7f4 f86c 	bl	8000a38 <__aeabi_d2iz>
 800c960:	4605      	mov	r5, r0
 800c962:	f7f3 fd4f 	bl	8000404 <__aeabi_i2d>
 800c966:	4602      	mov	r2, r0
 800c968:	460b      	mov	r3, r1
 800c96a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c96e:	f7f3 fbfb 	bl	8000168 <__aeabi_dsub>
 800c972:	4602      	mov	r2, r0
 800c974:	460b      	mov	r3, r1
 800c976:	3530      	adds	r5, #48	@ 0x30
 800c978:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c97c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c980:	f806 5b01 	strb.w	r5, [r6], #1
 800c984:	f7f4 f81a 	bl	80009bc <__aeabi_dcmplt>
 800c988:	2800      	cmp	r0, #0
 800c98a:	d172      	bne.n	800ca72 <_dtoa_r+0x62a>
 800c98c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c990:	2000      	movs	r0, #0
 800c992:	4911      	ldr	r1, [pc, #68]	@ (800c9d8 <_dtoa_r+0x590>)
 800c994:	f7f3 fbe8 	bl	8000168 <__aeabi_dsub>
 800c998:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c99c:	f7f4 f80e 	bl	80009bc <__aeabi_dcmplt>
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	f040 80b4 	bne.w	800cb0e <_dtoa_r+0x6c6>
 800c9a6:	42a6      	cmp	r6, r4
 800c9a8:	f43f af70 	beq.w	800c88c <_dtoa_r+0x444>
 800c9ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c9dc <_dtoa_r+0x594>)
 800c9b4:	f7f3 fd90 	bl	80004d8 <__aeabi_dmul>
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c9be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9c2:	4b06      	ldr	r3, [pc, #24]	@ (800c9dc <_dtoa_r+0x594>)
 800c9c4:	f7f3 fd88 	bl	80004d8 <__aeabi_dmul>
 800c9c8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c9cc:	e7c4      	b.n	800c958 <_dtoa_r+0x510>
 800c9ce:	bf00      	nop
 800c9d0:	0800e678 	.word	0x0800e678
 800c9d4:	0800e650 	.word	0x0800e650
 800c9d8:	3ff00000 	.word	0x3ff00000
 800c9dc:	40240000 	.word	0x40240000
 800c9e0:	401c0000 	.word	0x401c0000
 800c9e4:	40140000 	.word	0x40140000
 800c9e8:	3fe00000 	.word	0x3fe00000
 800c9ec:	4631      	mov	r1, r6
 800c9ee:	4628      	mov	r0, r5
 800c9f0:	f7f3 fd72 	bl	80004d8 <__aeabi_dmul>
 800c9f4:	4656      	mov	r6, sl
 800c9f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c9fa:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c9fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca00:	f7f4 f81a 	bl	8000a38 <__aeabi_d2iz>
 800ca04:	4605      	mov	r5, r0
 800ca06:	f7f3 fcfd 	bl	8000404 <__aeabi_i2d>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	460b      	mov	r3, r1
 800ca0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca12:	f7f3 fba9 	bl	8000168 <__aeabi_dsub>
 800ca16:	4602      	mov	r2, r0
 800ca18:	460b      	mov	r3, r1
 800ca1a:	3530      	adds	r5, #48	@ 0x30
 800ca1c:	f806 5b01 	strb.w	r5, [r6], #1
 800ca20:	42a6      	cmp	r6, r4
 800ca22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca26:	f04f 0200 	mov.w	r2, #0
 800ca2a:	d124      	bne.n	800ca76 <_dtoa_r+0x62e>
 800ca2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ca30:	4bae      	ldr	r3, [pc, #696]	@ (800ccec <_dtoa_r+0x8a4>)
 800ca32:	f7f3 fb9b 	bl	800016c <__adddf3>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca3e:	f7f3 ffdb 	bl	80009f8 <__aeabi_dcmpgt>
 800ca42:	2800      	cmp	r0, #0
 800ca44:	d163      	bne.n	800cb0e <_dtoa_r+0x6c6>
 800ca46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	49a7      	ldr	r1, [pc, #668]	@ (800ccec <_dtoa_r+0x8a4>)
 800ca4e:	f7f3 fb8b 	bl	8000168 <__aeabi_dsub>
 800ca52:	4602      	mov	r2, r0
 800ca54:	460b      	mov	r3, r1
 800ca56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca5a:	f7f3 ffaf 	bl	80009bc <__aeabi_dcmplt>
 800ca5e:	2800      	cmp	r0, #0
 800ca60:	f43f af14 	beq.w	800c88c <_dtoa_r+0x444>
 800ca64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ca66:	1e73      	subs	r3, r6, #1
 800ca68:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ca6e:	2b30      	cmp	r3, #48	@ 0x30
 800ca70:	d0f8      	beq.n	800ca64 <_dtoa_r+0x61c>
 800ca72:	4647      	mov	r7, r8
 800ca74:	e03b      	b.n	800caee <_dtoa_r+0x6a6>
 800ca76:	4b9e      	ldr	r3, [pc, #632]	@ (800ccf0 <_dtoa_r+0x8a8>)
 800ca78:	f7f3 fd2e 	bl	80004d8 <__aeabi_dmul>
 800ca7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ca80:	e7bc      	b.n	800c9fc <_dtoa_r+0x5b4>
 800ca82:	4656      	mov	r6, sl
 800ca84:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800ca88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	4629      	mov	r1, r5
 800ca90:	f7f3 fe4c 	bl	800072c <__aeabi_ddiv>
 800ca94:	f7f3 ffd0 	bl	8000a38 <__aeabi_d2iz>
 800ca98:	4680      	mov	r8, r0
 800ca9a:	f7f3 fcb3 	bl	8000404 <__aeabi_i2d>
 800ca9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800caa2:	f7f3 fd19 	bl	80004d8 <__aeabi_dmul>
 800caa6:	4602      	mov	r2, r0
 800caa8:	460b      	mov	r3, r1
 800caaa:	4620      	mov	r0, r4
 800caac:	4629      	mov	r1, r5
 800caae:	f7f3 fb5b 	bl	8000168 <__aeabi_dsub>
 800cab2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cab6:	9d08      	ldr	r5, [sp, #32]
 800cab8:	f806 4b01 	strb.w	r4, [r6], #1
 800cabc:	eba6 040a 	sub.w	r4, r6, sl
 800cac0:	42a5      	cmp	r5, r4
 800cac2:	4602      	mov	r2, r0
 800cac4:	460b      	mov	r3, r1
 800cac6:	d133      	bne.n	800cb30 <_dtoa_r+0x6e8>
 800cac8:	f7f3 fb50 	bl	800016c <__adddf3>
 800cacc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cad0:	4604      	mov	r4, r0
 800cad2:	460d      	mov	r5, r1
 800cad4:	f7f3 ff90 	bl	80009f8 <__aeabi_dcmpgt>
 800cad8:	b9c0      	cbnz	r0, 800cb0c <_dtoa_r+0x6c4>
 800cada:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cade:	4620      	mov	r0, r4
 800cae0:	4629      	mov	r1, r5
 800cae2:	f7f3 ff61 	bl	80009a8 <__aeabi_dcmpeq>
 800cae6:	b110      	cbz	r0, 800caee <_dtoa_r+0x6a6>
 800cae8:	f018 0f01 	tst.w	r8, #1
 800caec:	d10e      	bne.n	800cb0c <_dtoa_r+0x6c4>
 800caee:	4648      	mov	r0, r9
 800caf0:	9903      	ldr	r1, [sp, #12]
 800caf2:	f000 fbbb 	bl	800d26c <_Bfree>
 800caf6:	2300      	movs	r3, #0
 800caf8:	7033      	strb	r3, [r6, #0]
 800cafa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cafc:	3701      	adds	r7, #1
 800cafe:	601f      	str	r7, [r3, #0]
 800cb00:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	f000 824b 	beq.w	800cf9e <_dtoa_r+0xb56>
 800cb08:	601e      	str	r6, [r3, #0]
 800cb0a:	e248      	b.n	800cf9e <_dtoa_r+0xb56>
 800cb0c:	46b8      	mov	r8, r7
 800cb0e:	4633      	mov	r3, r6
 800cb10:	461e      	mov	r6, r3
 800cb12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb16:	2a39      	cmp	r2, #57	@ 0x39
 800cb18:	d106      	bne.n	800cb28 <_dtoa_r+0x6e0>
 800cb1a:	459a      	cmp	sl, r3
 800cb1c:	d1f8      	bne.n	800cb10 <_dtoa_r+0x6c8>
 800cb1e:	2230      	movs	r2, #48	@ 0x30
 800cb20:	f108 0801 	add.w	r8, r8, #1
 800cb24:	f88a 2000 	strb.w	r2, [sl]
 800cb28:	781a      	ldrb	r2, [r3, #0]
 800cb2a:	3201      	adds	r2, #1
 800cb2c:	701a      	strb	r2, [r3, #0]
 800cb2e:	e7a0      	b.n	800ca72 <_dtoa_r+0x62a>
 800cb30:	2200      	movs	r2, #0
 800cb32:	4b6f      	ldr	r3, [pc, #444]	@ (800ccf0 <_dtoa_r+0x8a8>)
 800cb34:	f7f3 fcd0 	bl	80004d8 <__aeabi_dmul>
 800cb38:	2200      	movs	r2, #0
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	4604      	mov	r4, r0
 800cb3e:	460d      	mov	r5, r1
 800cb40:	f7f3 ff32 	bl	80009a8 <__aeabi_dcmpeq>
 800cb44:	2800      	cmp	r0, #0
 800cb46:	d09f      	beq.n	800ca88 <_dtoa_r+0x640>
 800cb48:	e7d1      	b.n	800caee <_dtoa_r+0x6a6>
 800cb4a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cb4c:	2a00      	cmp	r2, #0
 800cb4e:	f000 80ea 	beq.w	800cd26 <_dtoa_r+0x8de>
 800cb52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cb54:	2a01      	cmp	r2, #1
 800cb56:	f300 80cd 	bgt.w	800ccf4 <_dtoa_r+0x8ac>
 800cb5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cb5c:	2a00      	cmp	r2, #0
 800cb5e:	f000 80c1 	beq.w	800cce4 <_dtoa_r+0x89c>
 800cb62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cb66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cb68:	9e04      	ldr	r6, [sp, #16]
 800cb6a:	9a04      	ldr	r2, [sp, #16]
 800cb6c:	2101      	movs	r1, #1
 800cb6e:	441a      	add	r2, r3
 800cb70:	9204      	str	r2, [sp, #16]
 800cb72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb74:	4648      	mov	r0, r9
 800cb76:	441a      	add	r2, r3
 800cb78:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb7a:	f000 fc2b 	bl	800d3d4 <__i2b>
 800cb7e:	4605      	mov	r5, r0
 800cb80:	b166      	cbz	r6, 800cb9c <_dtoa_r+0x754>
 800cb82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	dd09      	ble.n	800cb9c <_dtoa_r+0x754>
 800cb88:	42b3      	cmp	r3, r6
 800cb8a:	bfa8      	it	ge
 800cb8c:	4633      	movge	r3, r6
 800cb8e:	9a04      	ldr	r2, [sp, #16]
 800cb90:	1af6      	subs	r6, r6, r3
 800cb92:	1ad2      	subs	r2, r2, r3
 800cb94:	9204      	str	r2, [sp, #16]
 800cb96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb98:	1ad3      	subs	r3, r2, r3
 800cb9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb9e:	b30b      	cbz	r3, 800cbe4 <_dtoa_r+0x79c>
 800cba0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	f000 80c6 	beq.w	800cd34 <_dtoa_r+0x8ec>
 800cba8:	2c00      	cmp	r4, #0
 800cbaa:	f000 80c0 	beq.w	800cd2e <_dtoa_r+0x8e6>
 800cbae:	4629      	mov	r1, r5
 800cbb0:	4622      	mov	r2, r4
 800cbb2:	4648      	mov	r0, r9
 800cbb4:	f000 fcc6 	bl	800d544 <__pow5mult>
 800cbb8:	9a03      	ldr	r2, [sp, #12]
 800cbba:	4601      	mov	r1, r0
 800cbbc:	4605      	mov	r5, r0
 800cbbe:	4648      	mov	r0, r9
 800cbc0:	f000 fc1e 	bl	800d400 <__multiply>
 800cbc4:	9903      	ldr	r1, [sp, #12]
 800cbc6:	4680      	mov	r8, r0
 800cbc8:	4648      	mov	r0, r9
 800cbca:	f000 fb4f 	bl	800d26c <_Bfree>
 800cbce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbd0:	1b1b      	subs	r3, r3, r4
 800cbd2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbd4:	f000 80b1 	beq.w	800cd3a <_dtoa_r+0x8f2>
 800cbd8:	4641      	mov	r1, r8
 800cbda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbdc:	4648      	mov	r0, r9
 800cbde:	f000 fcb1 	bl	800d544 <__pow5mult>
 800cbe2:	9003      	str	r0, [sp, #12]
 800cbe4:	2101      	movs	r1, #1
 800cbe6:	4648      	mov	r0, r9
 800cbe8:	f000 fbf4 	bl	800d3d4 <__i2b>
 800cbec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbee:	4604      	mov	r4, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	f000 81d8 	beq.w	800cfa6 <_dtoa_r+0xb5e>
 800cbf6:	461a      	mov	r2, r3
 800cbf8:	4601      	mov	r1, r0
 800cbfa:	4648      	mov	r0, r9
 800cbfc:	f000 fca2 	bl	800d544 <__pow5mult>
 800cc00:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cc02:	4604      	mov	r4, r0
 800cc04:	2b01      	cmp	r3, #1
 800cc06:	f300 809f 	bgt.w	800cd48 <_dtoa_r+0x900>
 800cc0a:	9b06      	ldr	r3, [sp, #24]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	f040 8097 	bne.w	800cd40 <_dtoa_r+0x8f8>
 800cc12:	9b07      	ldr	r3, [sp, #28]
 800cc14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	f040 8093 	bne.w	800cd44 <_dtoa_r+0x8fc>
 800cc1e:	9b07      	ldr	r3, [sp, #28]
 800cc20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc24:	0d1b      	lsrs	r3, r3, #20
 800cc26:	051b      	lsls	r3, r3, #20
 800cc28:	b133      	cbz	r3, 800cc38 <_dtoa_r+0x7f0>
 800cc2a:	9b04      	ldr	r3, [sp, #16]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	9304      	str	r3, [sp, #16]
 800cc30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc32:	3301      	adds	r3, #1
 800cc34:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc36:	2301      	movs	r3, #1
 800cc38:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	f000 81b8 	beq.w	800cfb2 <_dtoa_r+0xb6a>
 800cc42:	6923      	ldr	r3, [r4, #16]
 800cc44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cc48:	6918      	ldr	r0, [r3, #16]
 800cc4a:	f000 fb77 	bl	800d33c <__hi0bits>
 800cc4e:	f1c0 0020 	rsb	r0, r0, #32
 800cc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc54:	4418      	add	r0, r3
 800cc56:	f010 001f 	ands.w	r0, r0, #31
 800cc5a:	f000 8082 	beq.w	800cd62 <_dtoa_r+0x91a>
 800cc5e:	f1c0 0320 	rsb	r3, r0, #32
 800cc62:	2b04      	cmp	r3, #4
 800cc64:	dd73      	ble.n	800cd4e <_dtoa_r+0x906>
 800cc66:	9b04      	ldr	r3, [sp, #16]
 800cc68:	f1c0 001c 	rsb	r0, r0, #28
 800cc6c:	4403      	add	r3, r0
 800cc6e:	9304      	str	r3, [sp, #16]
 800cc70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc72:	4406      	add	r6, r0
 800cc74:	4403      	add	r3, r0
 800cc76:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc78:	9b04      	ldr	r3, [sp, #16]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	dd05      	ble.n	800cc8a <_dtoa_r+0x842>
 800cc7e:	461a      	mov	r2, r3
 800cc80:	4648      	mov	r0, r9
 800cc82:	9903      	ldr	r1, [sp, #12]
 800cc84:	f000 fcb8 	bl	800d5f8 <__lshift>
 800cc88:	9003      	str	r0, [sp, #12]
 800cc8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	dd05      	ble.n	800cc9c <_dtoa_r+0x854>
 800cc90:	4621      	mov	r1, r4
 800cc92:	461a      	mov	r2, r3
 800cc94:	4648      	mov	r0, r9
 800cc96:	f000 fcaf 	bl	800d5f8 <__lshift>
 800cc9a:	4604      	mov	r4, r0
 800cc9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d061      	beq.n	800cd66 <_dtoa_r+0x91e>
 800cca2:	4621      	mov	r1, r4
 800cca4:	9803      	ldr	r0, [sp, #12]
 800cca6:	f000 fd13 	bl	800d6d0 <__mcmp>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	da5b      	bge.n	800cd66 <_dtoa_r+0x91e>
 800ccae:	2300      	movs	r3, #0
 800ccb0:	220a      	movs	r2, #10
 800ccb2:	4648      	mov	r0, r9
 800ccb4:	9903      	ldr	r1, [sp, #12]
 800ccb6:	f000 fafb 	bl	800d2b0 <__multadd>
 800ccba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ccbc:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ccc0:	9003      	str	r0, [sp, #12]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	f000 8177 	beq.w	800cfb6 <_dtoa_r+0xb6e>
 800ccc8:	4629      	mov	r1, r5
 800ccca:	2300      	movs	r3, #0
 800cccc:	220a      	movs	r2, #10
 800ccce:	4648      	mov	r0, r9
 800ccd0:	f000 faee 	bl	800d2b0 <__multadd>
 800ccd4:	f1bb 0f00 	cmp.w	fp, #0
 800ccd8:	4605      	mov	r5, r0
 800ccda:	dc6f      	bgt.n	800cdbc <_dtoa_r+0x974>
 800ccdc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ccde:	2b02      	cmp	r3, #2
 800cce0:	dc49      	bgt.n	800cd76 <_dtoa_r+0x92e>
 800cce2:	e06b      	b.n	800cdbc <_dtoa_r+0x974>
 800cce4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cce6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ccea:	e73c      	b.n	800cb66 <_dtoa_r+0x71e>
 800ccec:	3fe00000 	.word	0x3fe00000
 800ccf0:	40240000 	.word	0x40240000
 800ccf4:	9b08      	ldr	r3, [sp, #32]
 800ccf6:	1e5c      	subs	r4, r3, #1
 800ccf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccfa:	42a3      	cmp	r3, r4
 800ccfc:	db09      	blt.n	800cd12 <_dtoa_r+0x8ca>
 800ccfe:	1b1c      	subs	r4, r3, r4
 800cd00:	9b08      	ldr	r3, [sp, #32]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	f6bf af30 	bge.w	800cb68 <_dtoa_r+0x720>
 800cd08:	9b04      	ldr	r3, [sp, #16]
 800cd0a:	9a08      	ldr	r2, [sp, #32]
 800cd0c:	1a9e      	subs	r6, r3, r2
 800cd0e:	2300      	movs	r3, #0
 800cd10:	e72b      	b.n	800cb6a <_dtoa_r+0x722>
 800cd12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd16:	1ae3      	subs	r3, r4, r3
 800cd18:	441a      	add	r2, r3
 800cd1a:	940a      	str	r4, [sp, #40]	@ 0x28
 800cd1c:	9e04      	ldr	r6, [sp, #16]
 800cd1e:	2400      	movs	r4, #0
 800cd20:	9b08      	ldr	r3, [sp, #32]
 800cd22:	920e      	str	r2, [sp, #56]	@ 0x38
 800cd24:	e721      	b.n	800cb6a <_dtoa_r+0x722>
 800cd26:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cd28:	9e04      	ldr	r6, [sp, #16]
 800cd2a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cd2c:	e728      	b.n	800cb80 <_dtoa_r+0x738>
 800cd2e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cd32:	e751      	b.n	800cbd8 <_dtoa_r+0x790>
 800cd34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cd36:	9903      	ldr	r1, [sp, #12]
 800cd38:	e750      	b.n	800cbdc <_dtoa_r+0x794>
 800cd3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd3e:	e751      	b.n	800cbe4 <_dtoa_r+0x79c>
 800cd40:	2300      	movs	r3, #0
 800cd42:	e779      	b.n	800cc38 <_dtoa_r+0x7f0>
 800cd44:	9b06      	ldr	r3, [sp, #24]
 800cd46:	e777      	b.n	800cc38 <_dtoa_r+0x7f0>
 800cd48:	2300      	movs	r3, #0
 800cd4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd4c:	e779      	b.n	800cc42 <_dtoa_r+0x7fa>
 800cd4e:	d093      	beq.n	800cc78 <_dtoa_r+0x830>
 800cd50:	9a04      	ldr	r2, [sp, #16]
 800cd52:	331c      	adds	r3, #28
 800cd54:	441a      	add	r2, r3
 800cd56:	9204      	str	r2, [sp, #16]
 800cd58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd5a:	441e      	add	r6, r3
 800cd5c:	441a      	add	r2, r3
 800cd5e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd60:	e78a      	b.n	800cc78 <_dtoa_r+0x830>
 800cd62:	4603      	mov	r3, r0
 800cd64:	e7f4      	b.n	800cd50 <_dtoa_r+0x908>
 800cd66:	9b08      	ldr	r3, [sp, #32]
 800cd68:	46b8      	mov	r8, r7
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	dc20      	bgt.n	800cdb0 <_dtoa_r+0x968>
 800cd6e:	469b      	mov	fp, r3
 800cd70:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cd72:	2b02      	cmp	r3, #2
 800cd74:	dd1e      	ble.n	800cdb4 <_dtoa_r+0x96c>
 800cd76:	f1bb 0f00 	cmp.w	fp, #0
 800cd7a:	f47f adb1 	bne.w	800c8e0 <_dtoa_r+0x498>
 800cd7e:	4621      	mov	r1, r4
 800cd80:	465b      	mov	r3, fp
 800cd82:	2205      	movs	r2, #5
 800cd84:	4648      	mov	r0, r9
 800cd86:	f000 fa93 	bl	800d2b0 <__multadd>
 800cd8a:	4601      	mov	r1, r0
 800cd8c:	4604      	mov	r4, r0
 800cd8e:	9803      	ldr	r0, [sp, #12]
 800cd90:	f000 fc9e 	bl	800d6d0 <__mcmp>
 800cd94:	2800      	cmp	r0, #0
 800cd96:	f77f ada3 	ble.w	800c8e0 <_dtoa_r+0x498>
 800cd9a:	4656      	mov	r6, sl
 800cd9c:	2331      	movs	r3, #49	@ 0x31
 800cd9e:	f108 0801 	add.w	r8, r8, #1
 800cda2:	f806 3b01 	strb.w	r3, [r6], #1
 800cda6:	e59f      	b.n	800c8e8 <_dtoa_r+0x4a0>
 800cda8:	46b8      	mov	r8, r7
 800cdaa:	9c08      	ldr	r4, [sp, #32]
 800cdac:	4625      	mov	r5, r4
 800cdae:	e7f4      	b.n	800cd9a <_dtoa_r+0x952>
 800cdb0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800cdb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	f000 8101 	beq.w	800cfbe <_dtoa_r+0xb76>
 800cdbc:	2e00      	cmp	r6, #0
 800cdbe:	dd05      	ble.n	800cdcc <_dtoa_r+0x984>
 800cdc0:	4629      	mov	r1, r5
 800cdc2:	4632      	mov	r2, r6
 800cdc4:	4648      	mov	r0, r9
 800cdc6:	f000 fc17 	bl	800d5f8 <__lshift>
 800cdca:	4605      	mov	r5, r0
 800cdcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d05c      	beq.n	800ce8c <_dtoa_r+0xa44>
 800cdd2:	4648      	mov	r0, r9
 800cdd4:	6869      	ldr	r1, [r5, #4]
 800cdd6:	f000 fa09 	bl	800d1ec <_Balloc>
 800cdda:	4606      	mov	r6, r0
 800cddc:	b928      	cbnz	r0, 800cdea <_dtoa_r+0x9a2>
 800cdde:	4602      	mov	r2, r0
 800cde0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cde4:	4b80      	ldr	r3, [pc, #512]	@ (800cfe8 <_dtoa_r+0xba0>)
 800cde6:	f7ff bb43 	b.w	800c470 <_dtoa_r+0x28>
 800cdea:	692a      	ldr	r2, [r5, #16]
 800cdec:	f105 010c 	add.w	r1, r5, #12
 800cdf0:	3202      	adds	r2, #2
 800cdf2:	0092      	lsls	r2, r2, #2
 800cdf4:	300c      	adds	r0, #12
 800cdf6:	f7ff fa8e 	bl	800c316 <memcpy>
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	4631      	mov	r1, r6
 800cdfe:	4648      	mov	r0, r9
 800ce00:	f000 fbfa 	bl	800d5f8 <__lshift>
 800ce04:	462f      	mov	r7, r5
 800ce06:	4605      	mov	r5, r0
 800ce08:	f10a 0301 	add.w	r3, sl, #1
 800ce0c:	9304      	str	r3, [sp, #16]
 800ce0e:	eb0a 030b 	add.w	r3, sl, fp
 800ce12:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce14:	9b06      	ldr	r3, [sp, #24]
 800ce16:	f003 0301 	and.w	r3, r3, #1
 800ce1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce1c:	9b04      	ldr	r3, [sp, #16]
 800ce1e:	4621      	mov	r1, r4
 800ce20:	9803      	ldr	r0, [sp, #12]
 800ce22:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ce26:	f7ff fa84 	bl	800c332 <quorem>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	4639      	mov	r1, r7
 800ce2e:	3330      	adds	r3, #48	@ 0x30
 800ce30:	9006      	str	r0, [sp, #24]
 800ce32:	9803      	ldr	r0, [sp, #12]
 800ce34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce36:	f000 fc4b 	bl	800d6d0 <__mcmp>
 800ce3a:	462a      	mov	r2, r5
 800ce3c:	9008      	str	r0, [sp, #32]
 800ce3e:	4621      	mov	r1, r4
 800ce40:	4648      	mov	r0, r9
 800ce42:	f000 fc61 	bl	800d708 <__mdiff>
 800ce46:	68c2      	ldr	r2, [r0, #12]
 800ce48:	4606      	mov	r6, r0
 800ce4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce4c:	bb02      	cbnz	r2, 800ce90 <_dtoa_r+0xa48>
 800ce4e:	4601      	mov	r1, r0
 800ce50:	9803      	ldr	r0, [sp, #12]
 800ce52:	f000 fc3d 	bl	800d6d0 <__mcmp>
 800ce56:	4602      	mov	r2, r0
 800ce58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce5a:	4631      	mov	r1, r6
 800ce5c:	4648      	mov	r0, r9
 800ce5e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800ce62:	f000 fa03 	bl	800d26c <_Bfree>
 800ce66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ce6a:	9e04      	ldr	r6, [sp, #16]
 800ce6c:	ea42 0103 	orr.w	r1, r2, r3
 800ce70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce72:	4319      	orrs	r1, r3
 800ce74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce76:	d10d      	bne.n	800ce94 <_dtoa_r+0xa4c>
 800ce78:	2b39      	cmp	r3, #57	@ 0x39
 800ce7a:	d027      	beq.n	800cecc <_dtoa_r+0xa84>
 800ce7c:	9a08      	ldr	r2, [sp, #32]
 800ce7e:	2a00      	cmp	r2, #0
 800ce80:	dd01      	ble.n	800ce86 <_dtoa_r+0xa3e>
 800ce82:	9b06      	ldr	r3, [sp, #24]
 800ce84:	3331      	adds	r3, #49	@ 0x31
 800ce86:	f88b 3000 	strb.w	r3, [fp]
 800ce8a:	e52e      	b.n	800c8ea <_dtoa_r+0x4a2>
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	e7b9      	b.n	800ce04 <_dtoa_r+0x9bc>
 800ce90:	2201      	movs	r2, #1
 800ce92:	e7e2      	b.n	800ce5a <_dtoa_r+0xa12>
 800ce94:	9908      	ldr	r1, [sp, #32]
 800ce96:	2900      	cmp	r1, #0
 800ce98:	db04      	blt.n	800cea4 <_dtoa_r+0xa5c>
 800ce9a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800ce9c:	4301      	orrs	r1, r0
 800ce9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cea0:	4301      	orrs	r1, r0
 800cea2:	d120      	bne.n	800cee6 <_dtoa_r+0xa9e>
 800cea4:	2a00      	cmp	r2, #0
 800cea6:	ddee      	ble.n	800ce86 <_dtoa_r+0xa3e>
 800cea8:	2201      	movs	r2, #1
 800ceaa:	9903      	ldr	r1, [sp, #12]
 800ceac:	4648      	mov	r0, r9
 800ceae:	9304      	str	r3, [sp, #16]
 800ceb0:	f000 fba2 	bl	800d5f8 <__lshift>
 800ceb4:	4621      	mov	r1, r4
 800ceb6:	9003      	str	r0, [sp, #12]
 800ceb8:	f000 fc0a 	bl	800d6d0 <__mcmp>
 800cebc:	2800      	cmp	r0, #0
 800cebe:	9b04      	ldr	r3, [sp, #16]
 800cec0:	dc02      	bgt.n	800cec8 <_dtoa_r+0xa80>
 800cec2:	d1e0      	bne.n	800ce86 <_dtoa_r+0xa3e>
 800cec4:	07da      	lsls	r2, r3, #31
 800cec6:	d5de      	bpl.n	800ce86 <_dtoa_r+0xa3e>
 800cec8:	2b39      	cmp	r3, #57	@ 0x39
 800ceca:	d1da      	bne.n	800ce82 <_dtoa_r+0xa3a>
 800cecc:	2339      	movs	r3, #57	@ 0x39
 800cece:	f88b 3000 	strb.w	r3, [fp]
 800ced2:	4633      	mov	r3, r6
 800ced4:	461e      	mov	r6, r3
 800ced6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ceda:	3b01      	subs	r3, #1
 800cedc:	2a39      	cmp	r2, #57	@ 0x39
 800cede:	d04e      	beq.n	800cf7e <_dtoa_r+0xb36>
 800cee0:	3201      	adds	r2, #1
 800cee2:	701a      	strb	r2, [r3, #0]
 800cee4:	e501      	b.n	800c8ea <_dtoa_r+0x4a2>
 800cee6:	2a00      	cmp	r2, #0
 800cee8:	dd03      	ble.n	800cef2 <_dtoa_r+0xaaa>
 800ceea:	2b39      	cmp	r3, #57	@ 0x39
 800ceec:	d0ee      	beq.n	800cecc <_dtoa_r+0xa84>
 800ceee:	3301      	adds	r3, #1
 800cef0:	e7c9      	b.n	800ce86 <_dtoa_r+0xa3e>
 800cef2:	9a04      	ldr	r2, [sp, #16]
 800cef4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cef6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cefa:	428a      	cmp	r2, r1
 800cefc:	d028      	beq.n	800cf50 <_dtoa_r+0xb08>
 800cefe:	2300      	movs	r3, #0
 800cf00:	220a      	movs	r2, #10
 800cf02:	9903      	ldr	r1, [sp, #12]
 800cf04:	4648      	mov	r0, r9
 800cf06:	f000 f9d3 	bl	800d2b0 <__multadd>
 800cf0a:	42af      	cmp	r7, r5
 800cf0c:	9003      	str	r0, [sp, #12]
 800cf0e:	f04f 0300 	mov.w	r3, #0
 800cf12:	f04f 020a 	mov.w	r2, #10
 800cf16:	4639      	mov	r1, r7
 800cf18:	4648      	mov	r0, r9
 800cf1a:	d107      	bne.n	800cf2c <_dtoa_r+0xae4>
 800cf1c:	f000 f9c8 	bl	800d2b0 <__multadd>
 800cf20:	4607      	mov	r7, r0
 800cf22:	4605      	mov	r5, r0
 800cf24:	9b04      	ldr	r3, [sp, #16]
 800cf26:	3301      	adds	r3, #1
 800cf28:	9304      	str	r3, [sp, #16]
 800cf2a:	e777      	b.n	800ce1c <_dtoa_r+0x9d4>
 800cf2c:	f000 f9c0 	bl	800d2b0 <__multadd>
 800cf30:	4629      	mov	r1, r5
 800cf32:	4607      	mov	r7, r0
 800cf34:	2300      	movs	r3, #0
 800cf36:	220a      	movs	r2, #10
 800cf38:	4648      	mov	r0, r9
 800cf3a:	f000 f9b9 	bl	800d2b0 <__multadd>
 800cf3e:	4605      	mov	r5, r0
 800cf40:	e7f0      	b.n	800cf24 <_dtoa_r+0xadc>
 800cf42:	f1bb 0f00 	cmp.w	fp, #0
 800cf46:	bfcc      	ite	gt
 800cf48:	465e      	movgt	r6, fp
 800cf4a:	2601      	movle	r6, #1
 800cf4c:	2700      	movs	r7, #0
 800cf4e:	4456      	add	r6, sl
 800cf50:	2201      	movs	r2, #1
 800cf52:	9903      	ldr	r1, [sp, #12]
 800cf54:	4648      	mov	r0, r9
 800cf56:	9304      	str	r3, [sp, #16]
 800cf58:	f000 fb4e 	bl	800d5f8 <__lshift>
 800cf5c:	4621      	mov	r1, r4
 800cf5e:	9003      	str	r0, [sp, #12]
 800cf60:	f000 fbb6 	bl	800d6d0 <__mcmp>
 800cf64:	2800      	cmp	r0, #0
 800cf66:	dcb4      	bgt.n	800ced2 <_dtoa_r+0xa8a>
 800cf68:	d102      	bne.n	800cf70 <_dtoa_r+0xb28>
 800cf6a:	9b04      	ldr	r3, [sp, #16]
 800cf6c:	07db      	lsls	r3, r3, #31
 800cf6e:	d4b0      	bmi.n	800ced2 <_dtoa_r+0xa8a>
 800cf70:	4633      	mov	r3, r6
 800cf72:	461e      	mov	r6, r3
 800cf74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf78:	2a30      	cmp	r2, #48	@ 0x30
 800cf7a:	d0fa      	beq.n	800cf72 <_dtoa_r+0xb2a>
 800cf7c:	e4b5      	b.n	800c8ea <_dtoa_r+0x4a2>
 800cf7e:	459a      	cmp	sl, r3
 800cf80:	d1a8      	bne.n	800ced4 <_dtoa_r+0xa8c>
 800cf82:	2331      	movs	r3, #49	@ 0x31
 800cf84:	f108 0801 	add.w	r8, r8, #1
 800cf88:	f88a 3000 	strb.w	r3, [sl]
 800cf8c:	e4ad      	b.n	800c8ea <_dtoa_r+0x4a2>
 800cf8e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cf90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cfec <_dtoa_r+0xba4>
 800cf94:	b11b      	cbz	r3, 800cf9e <_dtoa_r+0xb56>
 800cf96:	f10a 0308 	add.w	r3, sl, #8
 800cf9a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cf9c:	6013      	str	r3, [r2, #0]
 800cf9e:	4650      	mov	r0, sl
 800cfa0:	b017      	add	sp, #92	@ 0x5c
 800cfa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfa6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cfa8:	2b01      	cmp	r3, #1
 800cfaa:	f77f ae2e 	ble.w	800cc0a <_dtoa_r+0x7c2>
 800cfae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfb0:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfb2:	2001      	movs	r0, #1
 800cfb4:	e64d      	b.n	800cc52 <_dtoa_r+0x80a>
 800cfb6:	f1bb 0f00 	cmp.w	fp, #0
 800cfba:	f77f aed9 	ble.w	800cd70 <_dtoa_r+0x928>
 800cfbe:	4656      	mov	r6, sl
 800cfc0:	4621      	mov	r1, r4
 800cfc2:	9803      	ldr	r0, [sp, #12]
 800cfc4:	f7ff f9b5 	bl	800c332 <quorem>
 800cfc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cfcc:	f806 3b01 	strb.w	r3, [r6], #1
 800cfd0:	eba6 020a 	sub.w	r2, r6, sl
 800cfd4:	4593      	cmp	fp, r2
 800cfd6:	ddb4      	ble.n	800cf42 <_dtoa_r+0xafa>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	220a      	movs	r2, #10
 800cfdc:	4648      	mov	r0, r9
 800cfde:	9903      	ldr	r1, [sp, #12]
 800cfe0:	f000 f966 	bl	800d2b0 <__multadd>
 800cfe4:	9003      	str	r0, [sp, #12]
 800cfe6:	e7eb      	b.n	800cfc0 <_dtoa_r+0xb78>
 800cfe8:	0800e580 	.word	0x0800e580
 800cfec:	0800e504 	.word	0x0800e504

0800cff0 <_free_r>:
 800cff0:	b538      	push	{r3, r4, r5, lr}
 800cff2:	4605      	mov	r5, r0
 800cff4:	2900      	cmp	r1, #0
 800cff6:	d040      	beq.n	800d07a <_free_r+0x8a>
 800cff8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cffc:	1f0c      	subs	r4, r1, #4
 800cffe:	2b00      	cmp	r3, #0
 800d000:	bfb8      	it	lt
 800d002:	18e4      	addlt	r4, r4, r3
 800d004:	f000 f8e6 	bl	800d1d4 <__malloc_lock>
 800d008:	4a1c      	ldr	r2, [pc, #112]	@ (800d07c <_free_r+0x8c>)
 800d00a:	6813      	ldr	r3, [r2, #0]
 800d00c:	b933      	cbnz	r3, 800d01c <_free_r+0x2c>
 800d00e:	6063      	str	r3, [r4, #4]
 800d010:	6014      	str	r4, [r2, #0]
 800d012:	4628      	mov	r0, r5
 800d014:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d018:	f000 b8e2 	b.w	800d1e0 <__malloc_unlock>
 800d01c:	42a3      	cmp	r3, r4
 800d01e:	d908      	bls.n	800d032 <_free_r+0x42>
 800d020:	6820      	ldr	r0, [r4, #0]
 800d022:	1821      	adds	r1, r4, r0
 800d024:	428b      	cmp	r3, r1
 800d026:	bf01      	itttt	eq
 800d028:	6819      	ldreq	r1, [r3, #0]
 800d02a:	685b      	ldreq	r3, [r3, #4]
 800d02c:	1809      	addeq	r1, r1, r0
 800d02e:	6021      	streq	r1, [r4, #0]
 800d030:	e7ed      	b.n	800d00e <_free_r+0x1e>
 800d032:	461a      	mov	r2, r3
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	b10b      	cbz	r3, 800d03c <_free_r+0x4c>
 800d038:	42a3      	cmp	r3, r4
 800d03a:	d9fa      	bls.n	800d032 <_free_r+0x42>
 800d03c:	6811      	ldr	r1, [r2, #0]
 800d03e:	1850      	adds	r0, r2, r1
 800d040:	42a0      	cmp	r0, r4
 800d042:	d10b      	bne.n	800d05c <_free_r+0x6c>
 800d044:	6820      	ldr	r0, [r4, #0]
 800d046:	4401      	add	r1, r0
 800d048:	1850      	adds	r0, r2, r1
 800d04a:	4283      	cmp	r3, r0
 800d04c:	6011      	str	r1, [r2, #0]
 800d04e:	d1e0      	bne.n	800d012 <_free_r+0x22>
 800d050:	6818      	ldr	r0, [r3, #0]
 800d052:	685b      	ldr	r3, [r3, #4]
 800d054:	4408      	add	r0, r1
 800d056:	6010      	str	r0, [r2, #0]
 800d058:	6053      	str	r3, [r2, #4]
 800d05a:	e7da      	b.n	800d012 <_free_r+0x22>
 800d05c:	d902      	bls.n	800d064 <_free_r+0x74>
 800d05e:	230c      	movs	r3, #12
 800d060:	602b      	str	r3, [r5, #0]
 800d062:	e7d6      	b.n	800d012 <_free_r+0x22>
 800d064:	6820      	ldr	r0, [r4, #0]
 800d066:	1821      	adds	r1, r4, r0
 800d068:	428b      	cmp	r3, r1
 800d06a:	bf01      	itttt	eq
 800d06c:	6819      	ldreq	r1, [r3, #0]
 800d06e:	685b      	ldreq	r3, [r3, #4]
 800d070:	1809      	addeq	r1, r1, r0
 800d072:	6021      	streq	r1, [r4, #0]
 800d074:	6063      	str	r3, [r4, #4]
 800d076:	6054      	str	r4, [r2, #4]
 800d078:	e7cb      	b.n	800d012 <_free_r+0x22>
 800d07a:	bd38      	pop	{r3, r4, r5, pc}
 800d07c:	20003a9c 	.word	0x20003a9c

0800d080 <malloc>:
 800d080:	4b02      	ldr	r3, [pc, #8]	@ (800d08c <malloc+0xc>)
 800d082:	4601      	mov	r1, r0
 800d084:	6818      	ldr	r0, [r3, #0]
 800d086:	f000 b825 	b.w	800d0d4 <_malloc_r>
 800d08a:	bf00      	nop
 800d08c:	2000018c 	.word	0x2000018c

0800d090 <sbrk_aligned>:
 800d090:	b570      	push	{r4, r5, r6, lr}
 800d092:	4e0f      	ldr	r6, [pc, #60]	@ (800d0d0 <sbrk_aligned+0x40>)
 800d094:	460c      	mov	r4, r1
 800d096:	6831      	ldr	r1, [r6, #0]
 800d098:	4605      	mov	r5, r0
 800d09a:	b911      	cbnz	r1, 800d0a2 <sbrk_aligned+0x12>
 800d09c:	f000 fe3a 	bl	800dd14 <_sbrk_r>
 800d0a0:	6030      	str	r0, [r6, #0]
 800d0a2:	4621      	mov	r1, r4
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	f000 fe35 	bl	800dd14 <_sbrk_r>
 800d0aa:	1c43      	adds	r3, r0, #1
 800d0ac:	d103      	bne.n	800d0b6 <sbrk_aligned+0x26>
 800d0ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d0b2:	4620      	mov	r0, r4
 800d0b4:	bd70      	pop	{r4, r5, r6, pc}
 800d0b6:	1cc4      	adds	r4, r0, #3
 800d0b8:	f024 0403 	bic.w	r4, r4, #3
 800d0bc:	42a0      	cmp	r0, r4
 800d0be:	d0f8      	beq.n	800d0b2 <sbrk_aligned+0x22>
 800d0c0:	1a21      	subs	r1, r4, r0
 800d0c2:	4628      	mov	r0, r5
 800d0c4:	f000 fe26 	bl	800dd14 <_sbrk_r>
 800d0c8:	3001      	adds	r0, #1
 800d0ca:	d1f2      	bne.n	800d0b2 <sbrk_aligned+0x22>
 800d0cc:	e7ef      	b.n	800d0ae <sbrk_aligned+0x1e>
 800d0ce:	bf00      	nop
 800d0d0:	20003a98 	.word	0x20003a98

0800d0d4 <_malloc_r>:
 800d0d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0d8:	1ccd      	adds	r5, r1, #3
 800d0da:	f025 0503 	bic.w	r5, r5, #3
 800d0de:	3508      	adds	r5, #8
 800d0e0:	2d0c      	cmp	r5, #12
 800d0e2:	bf38      	it	cc
 800d0e4:	250c      	movcc	r5, #12
 800d0e6:	2d00      	cmp	r5, #0
 800d0e8:	4606      	mov	r6, r0
 800d0ea:	db01      	blt.n	800d0f0 <_malloc_r+0x1c>
 800d0ec:	42a9      	cmp	r1, r5
 800d0ee:	d904      	bls.n	800d0fa <_malloc_r+0x26>
 800d0f0:	230c      	movs	r3, #12
 800d0f2:	6033      	str	r3, [r6, #0]
 800d0f4:	2000      	movs	r0, #0
 800d0f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d1d0 <_malloc_r+0xfc>
 800d0fe:	f000 f869 	bl	800d1d4 <__malloc_lock>
 800d102:	f8d8 3000 	ldr.w	r3, [r8]
 800d106:	461c      	mov	r4, r3
 800d108:	bb44      	cbnz	r4, 800d15c <_malloc_r+0x88>
 800d10a:	4629      	mov	r1, r5
 800d10c:	4630      	mov	r0, r6
 800d10e:	f7ff ffbf 	bl	800d090 <sbrk_aligned>
 800d112:	1c43      	adds	r3, r0, #1
 800d114:	4604      	mov	r4, r0
 800d116:	d158      	bne.n	800d1ca <_malloc_r+0xf6>
 800d118:	f8d8 4000 	ldr.w	r4, [r8]
 800d11c:	4627      	mov	r7, r4
 800d11e:	2f00      	cmp	r7, #0
 800d120:	d143      	bne.n	800d1aa <_malloc_r+0xd6>
 800d122:	2c00      	cmp	r4, #0
 800d124:	d04b      	beq.n	800d1be <_malloc_r+0xea>
 800d126:	6823      	ldr	r3, [r4, #0]
 800d128:	4639      	mov	r1, r7
 800d12a:	4630      	mov	r0, r6
 800d12c:	eb04 0903 	add.w	r9, r4, r3
 800d130:	f000 fdf0 	bl	800dd14 <_sbrk_r>
 800d134:	4581      	cmp	r9, r0
 800d136:	d142      	bne.n	800d1be <_malloc_r+0xea>
 800d138:	6821      	ldr	r1, [r4, #0]
 800d13a:	4630      	mov	r0, r6
 800d13c:	1a6d      	subs	r5, r5, r1
 800d13e:	4629      	mov	r1, r5
 800d140:	f7ff ffa6 	bl	800d090 <sbrk_aligned>
 800d144:	3001      	adds	r0, #1
 800d146:	d03a      	beq.n	800d1be <_malloc_r+0xea>
 800d148:	6823      	ldr	r3, [r4, #0]
 800d14a:	442b      	add	r3, r5
 800d14c:	6023      	str	r3, [r4, #0]
 800d14e:	f8d8 3000 	ldr.w	r3, [r8]
 800d152:	685a      	ldr	r2, [r3, #4]
 800d154:	bb62      	cbnz	r2, 800d1b0 <_malloc_r+0xdc>
 800d156:	f8c8 7000 	str.w	r7, [r8]
 800d15a:	e00f      	b.n	800d17c <_malloc_r+0xa8>
 800d15c:	6822      	ldr	r2, [r4, #0]
 800d15e:	1b52      	subs	r2, r2, r5
 800d160:	d420      	bmi.n	800d1a4 <_malloc_r+0xd0>
 800d162:	2a0b      	cmp	r2, #11
 800d164:	d917      	bls.n	800d196 <_malloc_r+0xc2>
 800d166:	1961      	adds	r1, r4, r5
 800d168:	42a3      	cmp	r3, r4
 800d16a:	6025      	str	r5, [r4, #0]
 800d16c:	bf18      	it	ne
 800d16e:	6059      	strne	r1, [r3, #4]
 800d170:	6863      	ldr	r3, [r4, #4]
 800d172:	bf08      	it	eq
 800d174:	f8c8 1000 	streq.w	r1, [r8]
 800d178:	5162      	str	r2, [r4, r5]
 800d17a:	604b      	str	r3, [r1, #4]
 800d17c:	4630      	mov	r0, r6
 800d17e:	f000 f82f 	bl	800d1e0 <__malloc_unlock>
 800d182:	f104 000b 	add.w	r0, r4, #11
 800d186:	1d23      	adds	r3, r4, #4
 800d188:	f020 0007 	bic.w	r0, r0, #7
 800d18c:	1ac2      	subs	r2, r0, r3
 800d18e:	bf1c      	itt	ne
 800d190:	1a1b      	subne	r3, r3, r0
 800d192:	50a3      	strne	r3, [r4, r2]
 800d194:	e7af      	b.n	800d0f6 <_malloc_r+0x22>
 800d196:	6862      	ldr	r2, [r4, #4]
 800d198:	42a3      	cmp	r3, r4
 800d19a:	bf0c      	ite	eq
 800d19c:	f8c8 2000 	streq.w	r2, [r8]
 800d1a0:	605a      	strne	r2, [r3, #4]
 800d1a2:	e7eb      	b.n	800d17c <_malloc_r+0xa8>
 800d1a4:	4623      	mov	r3, r4
 800d1a6:	6864      	ldr	r4, [r4, #4]
 800d1a8:	e7ae      	b.n	800d108 <_malloc_r+0x34>
 800d1aa:	463c      	mov	r4, r7
 800d1ac:	687f      	ldr	r7, [r7, #4]
 800d1ae:	e7b6      	b.n	800d11e <_malloc_r+0x4a>
 800d1b0:	461a      	mov	r2, r3
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	42a3      	cmp	r3, r4
 800d1b6:	d1fb      	bne.n	800d1b0 <_malloc_r+0xdc>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	6053      	str	r3, [r2, #4]
 800d1bc:	e7de      	b.n	800d17c <_malloc_r+0xa8>
 800d1be:	230c      	movs	r3, #12
 800d1c0:	4630      	mov	r0, r6
 800d1c2:	6033      	str	r3, [r6, #0]
 800d1c4:	f000 f80c 	bl	800d1e0 <__malloc_unlock>
 800d1c8:	e794      	b.n	800d0f4 <_malloc_r+0x20>
 800d1ca:	6005      	str	r5, [r0, #0]
 800d1cc:	e7d6      	b.n	800d17c <_malloc_r+0xa8>
 800d1ce:	bf00      	nop
 800d1d0:	20003a9c 	.word	0x20003a9c

0800d1d4 <__malloc_lock>:
 800d1d4:	4801      	ldr	r0, [pc, #4]	@ (800d1dc <__malloc_lock+0x8>)
 800d1d6:	f7ff b88e 	b.w	800c2f6 <__retarget_lock_acquire_recursive>
 800d1da:	bf00      	nop
 800d1dc:	20003a94 	.word	0x20003a94

0800d1e0 <__malloc_unlock>:
 800d1e0:	4801      	ldr	r0, [pc, #4]	@ (800d1e8 <__malloc_unlock+0x8>)
 800d1e2:	f7ff b889 	b.w	800c2f8 <__retarget_lock_release_recursive>
 800d1e6:	bf00      	nop
 800d1e8:	20003a94 	.word	0x20003a94

0800d1ec <_Balloc>:
 800d1ec:	b570      	push	{r4, r5, r6, lr}
 800d1ee:	69c6      	ldr	r6, [r0, #28]
 800d1f0:	4604      	mov	r4, r0
 800d1f2:	460d      	mov	r5, r1
 800d1f4:	b976      	cbnz	r6, 800d214 <_Balloc+0x28>
 800d1f6:	2010      	movs	r0, #16
 800d1f8:	f7ff ff42 	bl	800d080 <malloc>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	61e0      	str	r0, [r4, #28]
 800d200:	b920      	cbnz	r0, 800d20c <_Balloc+0x20>
 800d202:	216b      	movs	r1, #107	@ 0x6b
 800d204:	4b17      	ldr	r3, [pc, #92]	@ (800d264 <_Balloc+0x78>)
 800d206:	4818      	ldr	r0, [pc, #96]	@ (800d268 <_Balloc+0x7c>)
 800d208:	f000 fd94 	bl	800dd34 <__assert_func>
 800d20c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d210:	6006      	str	r6, [r0, #0]
 800d212:	60c6      	str	r6, [r0, #12]
 800d214:	69e6      	ldr	r6, [r4, #28]
 800d216:	68f3      	ldr	r3, [r6, #12]
 800d218:	b183      	cbz	r3, 800d23c <_Balloc+0x50>
 800d21a:	69e3      	ldr	r3, [r4, #28]
 800d21c:	68db      	ldr	r3, [r3, #12]
 800d21e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d222:	b9b8      	cbnz	r0, 800d254 <_Balloc+0x68>
 800d224:	2101      	movs	r1, #1
 800d226:	fa01 f605 	lsl.w	r6, r1, r5
 800d22a:	1d72      	adds	r2, r6, #5
 800d22c:	4620      	mov	r0, r4
 800d22e:	0092      	lsls	r2, r2, #2
 800d230:	f000 fd9e 	bl	800dd70 <_calloc_r>
 800d234:	b160      	cbz	r0, 800d250 <_Balloc+0x64>
 800d236:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d23a:	e00e      	b.n	800d25a <_Balloc+0x6e>
 800d23c:	2221      	movs	r2, #33	@ 0x21
 800d23e:	2104      	movs	r1, #4
 800d240:	4620      	mov	r0, r4
 800d242:	f000 fd95 	bl	800dd70 <_calloc_r>
 800d246:	69e3      	ldr	r3, [r4, #28]
 800d248:	60f0      	str	r0, [r6, #12]
 800d24a:	68db      	ldr	r3, [r3, #12]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d1e4      	bne.n	800d21a <_Balloc+0x2e>
 800d250:	2000      	movs	r0, #0
 800d252:	bd70      	pop	{r4, r5, r6, pc}
 800d254:	6802      	ldr	r2, [r0, #0]
 800d256:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d25a:	2300      	movs	r3, #0
 800d25c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d260:	e7f7      	b.n	800d252 <_Balloc+0x66>
 800d262:	bf00      	nop
 800d264:	0800e511 	.word	0x0800e511
 800d268:	0800e591 	.word	0x0800e591

0800d26c <_Bfree>:
 800d26c:	b570      	push	{r4, r5, r6, lr}
 800d26e:	69c6      	ldr	r6, [r0, #28]
 800d270:	4605      	mov	r5, r0
 800d272:	460c      	mov	r4, r1
 800d274:	b976      	cbnz	r6, 800d294 <_Bfree+0x28>
 800d276:	2010      	movs	r0, #16
 800d278:	f7ff ff02 	bl	800d080 <malloc>
 800d27c:	4602      	mov	r2, r0
 800d27e:	61e8      	str	r0, [r5, #28]
 800d280:	b920      	cbnz	r0, 800d28c <_Bfree+0x20>
 800d282:	218f      	movs	r1, #143	@ 0x8f
 800d284:	4b08      	ldr	r3, [pc, #32]	@ (800d2a8 <_Bfree+0x3c>)
 800d286:	4809      	ldr	r0, [pc, #36]	@ (800d2ac <_Bfree+0x40>)
 800d288:	f000 fd54 	bl	800dd34 <__assert_func>
 800d28c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d290:	6006      	str	r6, [r0, #0]
 800d292:	60c6      	str	r6, [r0, #12]
 800d294:	b13c      	cbz	r4, 800d2a6 <_Bfree+0x3a>
 800d296:	69eb      	ldr	r3, [r5, #28]
 800d298:	6862      	ldr	r2, [r4, #4]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2a0:	6021      	str	r1, [r4, #0]
 800d2a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2a6:	bd70      	pop	{r4, r5, r6, pc}
 800d2a8:	0800e511 	.word	0x0800e511
 800d2ac:	0800e591 	.word	0x0800e591

0800d2b0 <__multadd>:
 800d2b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b4:	4607      	mov	r7, r0
 800d2b6:	460c      	mov	r4, r1
 800d2b8:	461e      	mov	r6, r3
 800d2ba:	2000      	movs	r0, #0
 800d2bc:	690d      	ldr	r5, [r1, #16]
 800d2be:	f101 0c14 	add.w	ip, r1, #20
 800d2c2:	f8dc 3000 	ldr.w	r3, [ip]
 800d2c6:	3001      	adds	r0, #1
 800d2c8:	b299      	uxth	r1, r3
 800d2ca:	fb02 6101 	mla	r1, r2, r1, r6
 800d2ce:	0c1e      	lsrs	r6, r3, #16
 800d2d0:	0c0b      	lsrs	r3, r1, #16
 800d2d2:	fb02 3306 	mla	r3, r2, r6, r3
 800d2d6:	b289      	uxth	r1, r1
 800d2d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d2dc:	4285      	cmp	r5, r0
 800d2de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d2e2:	f84c 1b04 	str.w	r1, [ip], #4
 800d2e6:	dcec      	bgt.n	800d2c2 <__multadd+0x12>
 800d2e8:	b30e      	cbz	r6, 800d32e <__multadd+0x7e>
 800d2ea:	68a3      	ldr	r3, [r4, #8]
 800d2ec:	42ab      	cmp	r3, r5
 800d2ee:	dc19      	bgt.n	800d324 <__multadd+0x74>
 800d2f0:	6861      	ldr	r1, [r4, #4]
 800d2f2:	4638      	mov	r0, r7
 800d2f4:	3101      	adds	r1, #1
 800d2f6:	f7ff ff79 	bl	800d1ec <_Balloc>
 800d2fa:	4680      	mov	r8, r0
 800d2fc:	b928      	cbnz	r0, 800d30a <__multadd+0x5a>
 800d2fe:	4602      	mov	r2, r0
 800d300:	21ba      	movs	r1, #186	@ 0xba
 800d302:	4b0c      	ldr	r3, [pc, #48]	@ (800d334 <__multadd+0x84>)
 800d304:	480c      	ldr	r0, [pc, #48]	@ (800d338 <__multadd+0x88>)
 800d306:	f000 fd15 	bl	800dd34 <__assert_func>
 800d30a:	6922      	ldr	r2, [r4, #16]
 800d30c:	f104 010c 	add.w	r1, r4, #12
 800d310:	3202      	adds	r2, #2
 800d312:	0092      	lsls	r2, r2, #2
 800d314:	300c      	adds	r0, #12
 800d316:	f7fe fffe 	bl	800c316 <memcpy>
 800d31a:	4621      	mov	r1, r4
 800d31c:	4638      	mov	r0, r7
 800d31e:	f7ff ffa5 	bl	800d26c <_Bfree>
 800d322:	4644      	mov	r4, r8
 800d324:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d328:	3501      	adds	r5, #1
 800d32a:	615e      	str	r6, [r3, #20]
 800d32c:	6125      	str	r5, [r4, #16]
 800d32e:	4620      	mov	r0, r4
 800d330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d334:	0800e580 	.word	0x0800e580
 800d338:	0800e591 	.word	0x0800e591

0800d33c <__hi0bits>:
 800d33c:	4603      	mov	r3, r0
 800d33e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d342:	bf3a      	itte	cc
 800d344:	0403      	lslcc	r3, r0, #16
 800d346:	2010      	movcc	r0, #16
 800d348:	2000      	movcs	r0, #0
 800d34a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d34e:	bf3c      	itt	cc
 800d350:	021b      	lslcc	r3, r3, #8
 800d352:	3008      	addcc	r0, #8
 800d354:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d358:	bf3c      	itt	cc
 800d35a:	011b      	lslcc	r3, r3, #4
 800d35c:	3004      	addcc	r0, #4
 800d35e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d362:	bf3c      	itt	cc
 800d364:	009b      	lslcc	r3, r3, #2
 800d366:	3002      	addcc	r0, #2
 800d368:	2b00      	cmp	r3, #0
 800d36a:	db05      	blt.n	800d378 <__hi0bits+0x3c>
 800d36c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d370:	f100 0001 	add.w	r0, r0, #1
 800d374:	bf08      	it	eq
 800d376:	2020      	moveq	r0, #32
 800d378:	4770      	bx	lr

0800d37a <__lo0bits>:
 800d37a:	6803      	ldr	r3, [r0, #0]
 800d37c:	4602      	mov	r2, r0
 800d37e:	f013 0007 	ands.w	r0, r3, #7
 800d382:	d00b      	beq.n	800d39c <__lo0bits+0x22>
 800d384:	07d9      	lsls	r1, r3, #31
 800d386:	d421      	bmi.n	800d3cc <__lo0bits+0x52>
 800d388:	0798      	lsls	r0, r3, #30
 800d38a:	bf49      	itett	mi
 800d38c:	085b      	lsrmi	r3, r3, #1
 800d38e:	089b      	lsrpl	r3, r3, #2
 800d390:	2001      	movmi	r0, #1
 800d392:	6013      	strmi	r3, [r2, #0]
 800d394:	bf5c      	itt	pl
 800d396:	2002      	movpl	r0, #2
 800d398:	6013      	strpl	r3, [r2, #0]
 800d39a:	4770      	bx	lr
 800d39c:	b299      	uxth	r1, r3
 800d39e:	b909      	cbnz	r1, 800d3a4 <__lo0bits+0x2a>
 800d3a0:	2010      	movs	r0, #16
 800d3a2:	0c1b      	lsrs	r3, r3, #16
 800d3a4:	b2d9      	uxtb	r1, r3
 800d3a6:	b909      	cbnz	r1, 800d3ac <__lo0bits+0x32>
 800d3a8:	3008      	adds	r0, #8
 800d3aa:	0a1b      	lsrs	r3, r3, #8
 800d3ac:	0719      	lsls	r1, r3, #28
 800d3ae:	bf04      	itt	eq
 800d3b0:	091b      	lsreq	r3, r3, #4
 800d3b2:	3004      	addeq	r0, #4
 800d3b4:	0799      	lsls	r1, r3, #30
 800d3b6:	bf04      	itt	eq
 800d3b8:	089b      	lsreq	r3, r3, #2
 800d3ba:	3002      	addeq	r0, #2
 800d3bc:	07d9      	lsls	r1, r3, #31
 800d3be:	d403      	bmi.n	800d3c8 <__lo0bits+0x4e>
 800d3c0:	085b      	lsrs	r3, r3, #1
 800d3c2:	f100 0001 	add.w	r0, r0, #1
 800d3c6:	d003      	beq.n	800d3d0 <__lo0bits+0x56>
 800d3c8:	6013      	str	r3, [r2, #0]
 800d3ca:	4770      	bx	lr
 800d3cc:	2000      	movs	r0, #0
 800d3ce:	4770      	bx	lr
 800d3d0:	2020      	movs	r0, #32
 800d3d2:	4770      	bx	lr

0800d3d4 <__i2b>:
 800d3d4:	b510      	push	{r4, lr}
 800d3d6:	460c      	mov	r4, r1
 800d3d8:	2101      	movs	r1, #1
 800d3da:	f7ff ff07 	bl	800d1ec <_Balloc>
 800d3de:	4602      	mov	r2, r0
 800d3e0:	b928      	cbnz	r0, 800d3ee <__i2b+0x1a>
 800d3e2:	f240 1145 	movw	r1, #325	@ 0x145
 800d3e6:	4b04      	ldr	r3, [pc, #16]	@ (800d3f8 <__i2b+0x24>)
 800d3e8:	4804      	ldr	r0, [pc, #16]	@ (800d3fc <__i2b+0x28>)
 800d3ea:	f000 fca3 	bl	800dd34 <__assert_func>
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	6144      	str	r4, [r0, #20]
 800d3f2:	6103      	str	r3, [r0, #16]
 800d3f4:	bd10      	pop	{r4, pc}
 800d3f6:	bf00      	nop
 800d3f8:	0800e580 	.word	0x0800e580
 800d3fc:	0800e591 	.word	0x0800e591

0800d400 <__multiply>:
 800d400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d404:	4617      	mov	r7, r2
 800d406:	690a      	ldr	r2, [r1, #16]
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	4689      	mov	r9, r1
 800d40c:	429a      	cmp	r2, r3
 800d40e:	bfa2      	ittt	ge
 800d410:	463b      	movge	r3, r7
 800d412:	460f      	movge	r7, r1
 800d414:	4699      	movge	r9, r3
 800d416:	693d      	ldr	r5, [r7, #16]
 800d418:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	6879      	ldr	r1, [r7, #4]
 800d420:	eb05 060a 	add.w	r6, r5, sl
 800d424:	42b3      	cmp	r3, r6
 800d426:	b085      	sub	sp, #20
 800d428:	bfb8      	it	lt
 800d42a:	3101      	addlt	r1, #1
 800d42c:	f7ff fede 	bl	800d1ec <_Balloc>
 800d430:	b930      	cbnz	r0, 800d440 <__multiply+0x40>
 800d432:	4602      	mov	r2, r0
 800d434:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d438:	4b40      	ldr	r3, [pc, #256]	@ (800d53c <__multiply+0x13c>)
 800d43a:	4841      	ldr	r0, [pc, #260]	@ (800d540 <__multiply+0x140>)
 800d43c:	f000 fc7a 	bl	800dd34 <__assert_func>
 800d440:	f100 0414 	add.w	r4, r0, #20
 800d444:	4623      	mov	r3, r4
 800d446:	2200      	movs	r2, #0
 800d448:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d44c:	4573      	cmp	r3, lr
 800d44e:	d320      	bcc.n	800d492 <__multiply+0x92>
 800d450:	f107 0814 	add.w	r8, r7, #20
 800d454:	f109 0114 	add.w	r1, r9, #20
 800d458:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d45c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d460:	9302      	str	r3, [sp, #8]
 800d462:	1beb      	subs	r3, r5, r7
 800d464:	3b15      	subs	r3, #21
 800d466:	f023 0303 	bic.w	r3, r3, #3
 800d46a:	3304      	adds	r3, #4
 800d46c:	3715      	adds	r7, #21
 800d46e:	42bd      	cmp	r5, r7
 800d470:	bf38      	it	cc
 800d472:	2304      	movcc	r3, #4
 800d474:	9301      	str	r3, [sp, #4]
 800d476:	9b02      	ldr	r3, [sp, #8]
 800d478:	9103      	str	r1, [sp, #12]
 800d47a:	428b      	cmp	r3, r1
 800d47c:	d80c      	bhi.n	800d498 <__multiply+0x98>
 800d47e:	2e00      	cmp	r6, #0
 800d480:	dd03      	ble.n	800d48a <__multiply+0x8a>
 800d482:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d486:	2b00      	cmp	r3, #0
 800d488:	d055      	beq.n	800d536 <__multiply+0x136>
 800d48a:	6106      	str	r6, [r0, #16]
 800d48c:	b005      	add	sp, #20
 800d48e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d492:	f843 2b04 	str.w	r2, [r3], #4
 800d496:	e7d9      	b.n	800d44c <__multiply+0x4c>
 800d498:	f8b1 a000 	ldrh.w	sl, [r1]
 800d49c:	f1ba 0f00 	cmp.w	sl, #0
 800d4a0:	d01f      	beq.n	800d4e2 <__multiply+0xe2>
 800d4a2:	46c4      	mov	ip, r8
 800d4a4:	46a1      	mov	r9, r4
 800d4a6:	2700      	movs	r7, #0
 800d4a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d4ac:	f8d9 3000 	ldr.w	r3, [r9]
 800d4b0:	fa1f fb82 	uxth.w	fp, r2
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	fb0a 330b 	mla	r3, sl, fp, r3
 800d4ba:	443b      	add	r3, r7
 800d4bc:	f8d9 7000 	ldr.w	r7, [r9]
 800d4c0:	0c12      	lsrs	r2, r2, #16
 800d4c2:	0c3f      	lsrs	r7, r7, #16
 800d4c4:	fb0a 7202 	mla	r2, sl, r2, r7
 800d4c8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d4cc:	b29b      	uxth	r3, r3
 800d4ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4d2:	4565      	cmp	r5, ip
 800d4d4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d4d8:	f849 3b04 	str.w	r3, [r9], #4
 800d4dc:	d8e4      	bhi.n	800d4a8 <__multiply+0xa8>
 800d4de:	9b01      	ldr	r3, [sp, #4]
 800d4e0:	50e7      	str	r7, [r4, r3]
 800d4e2:	9b03      	ldr	r3, [sp, #12]
 800d4e4:	3104      	adds	r1, #4
 800d4e6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d4ea:	f1b9 0f00 	cmp.w	r9, #0
 800d4ee:	d020      	beq.n	800d532 <__multiply+0x132>
 800d4f0:	4647      	mov	r7, r8
 800d4f2:	46a4      	mov	ip, r4
 800d4f4:	f04f 0a00 	mov.w	sl, #0
 800d4f8:	6823      	ldr	r3, [r4, #0]
 800d4fa:	f8b7 b000 	ldrh.w	fp, [r7]
 800d4fe:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d502:	b29b      	uxth	r3, r3
 800d504:	fb09 220b 	mla	r2, r9, fp, r2
 800d508:	4452      	add	r2, sl
 800d50a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d50e:	f84c 3b04 	str.w	r3, [ip], #4
 800d512:	f857 3b04 	ldr.w	r3, [r7], #4
 800d516:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d51a:	f8bc 3000 	ldrh.w	r3, [ip]
 800d51e:	42bd      	cmp	r5, r7
 800d520:	fb09 330a 	mla	r3, r9, sl, r3
 800d524:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d528:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d52c:	d8e5      	bhi.n	800d4fa <__multiply+0xfa>
 800d52e:	9a01      	ldr	r2, [sp, #4]
 800d530:	50a3      	str	r3, [r4, r2]
 800d532:	3404      	adds	r4, #4
 800d534:	e79f      	b.n	800d476 <__multiply+0x76>
 800d536:	3e01      	subs	r6, #1
 800d538:	e7a1      	b.n	800d47e <__multiply+0x7e>
 800d53a:	bf00      	nop
 800d53c:	0800e580 	.word	0x0800e580
 800d540:	0800e591 	.word	0x0800e591

0800d544 <__pow5mult>:
 800d544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d548:	4615      	mov	r5, r2
 800d54a:	f012 0203 	ands.w	r2, r2, #3
 800d54e:	4607      	mov	r7, r0
 800d550:	460e      	mov	r6, r1
 800d552:	d007      	beq.n	800d564 <__pow5mult+0x20>
 800d554:	4c25      	ldr	r4, [pc, #148]	@ (800d5ec <__pow5mult+0xa8>)
 800d556:	3a01      	subs	r2, #1
 800d558:	2300      	movs	r3, #0
 800d55a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d55e:	f7ff fea7 	bl	800d2b0 <__multadd>
 800d562:	4606      	mov	r6, r0
 800d564:	10ad      	asrs	r5, r5, #2
 800d566:	d03d      	beq.n	800d5e4 <__pow5mult+0xa0>
 800d568:	69fc      	ldr	r4, [r7, #28]
 800d56a:	b97c      	cbnz	r4, 800d58c <__pow5mult+0x48>
 800d56c:	2010      	movs	r0, #16
 800d56e:	f7ff fd87 	bl	800d080 <malloc>
 800d572:	4602      	mov	r2, r0
 800d574:	61f8      	str	r0, [r7, #28]
 800d576:	b928      	cbnz	r0, 800d584 <__pow5mult+0x40>
 800d578:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d57c:	4b1c      	ldr	r3, [pc, #112]	@ (800d5f0 <__pow5mult+0xac>)
 800d57e:	481d      	ldr	r0, [pc, #116]	@ (800d5f4 <__pow5mult+0xb0>)
 800d580:	f000 fbd8 	bl	800dd34 <__assert_func>
 800d584:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d588:	6004      	str	r4, [r0, #0]
 800d58a:	60c4      	str	r4, [r0, #12]
 800d58c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d590:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d594:	b94c      	cbnz	r4, 800d5aa <__pow5mult+0x66>
 800d596:	f240 2171 	movw	r1, #625	@ 0x271
 800d59a:	4638      	mov	r0, r7
 800d59c:	f7ff ff1a 	bl	800d3d4 <__i2b>
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	4604      	mov	r4, r0
 800d5a4:	f8c8 0008 	str.w	r0, [r8, #8]
 800d5a8:	6003      	str	r3, [r0, #0]
 800d5aa:	f04f 0900 	mov.w	r9, #0
 800d5ae:	07eb      	lsls	r3, r5, #31
 800d5b0:	d50a      	bpl.n	800d5c8 <__pow5mult+0x84>
 800d5b2:	4631      	mov	r1, r6
 800d5b4:	4622      	mov	r2, r4
 800d5b6:	4638      	mov	r0, r7
 800d5b8:	f7ff ff22 	bl	800d400 <__multiply>
 800d5bc:	4680      	mov	r8, r0
 800d5be:	4631      	mov	r1, r6
 800d5c0:	4638      	mov	r0, r7
 800d5c2:	f7ff fe53 	bl	800d26c <_Bfree>
 800d5c6:	4646      	mov	r6, r8
 800d5c8:	106d      	asrs	r5, r5, #1
 800d5ca:	d00b      	beq.n	800d5e4 <__pow5mult+0xa0>
 800d5cc:	6820      	ldr	r0, [r4, #0]
 800d5ce:	b938      	cbnz	r0, 800d5e0 <__pow5mult+0x9c>
 800d5d0:	4622      	mov	r2, r4
 800d5d2:	4621      	mov	r1, r4
 800d5d4:	4638      	mov	r0, r7
 800d5d6:	f7ff ff13 	bl	800d400 <__multiply>
 800d5da:	6020      	str	r0, [r4, #0]
 800d5dc:	f8c0 9000 	str.w	r9, [r0]
 800d5e0:	4604      	mov	r4, r0
 800d5e2:	e7e4      	b.n	800d5ae <__pow5mult+0x6a>
 800d5e4:	4630      	mov	r0, r6
 800d5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5ea:	bf00      	nop
 800d5ec:	0800e644 	.word	0x0800e644
 800d5f0:	0800e511 	.word	0x0800e511
 800d5f4:	0800e591 	.word	0x0800e591

0800d5f8 <__lshift>:
 800d5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5fc:	460c      	mov	r4, r1
 800d5fe:	4607      	mov	r7, r0
 800d600:	4691      	mov	r9, r2
 800d602:	6923      	ldr	r3, [r4, #16]
 800d604:	6849      	ldr	r1, [r1, #4]
 800d606:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d60a:	68a3      	ldr	r3, [r4, #8]
 800d60c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d610:	f108 0601 	add.w	r6, r8, #1
 800d614:	42b3      	cmp	r3, r6
 800d616:	db0b      	blt.n	800d630 <__lshift+0x38>
 800d618:	4638      	mov	r0, r7
 800d61a:	f7ff fde7 	bl	800d1ec <_Balloc>
 800d61e:	4605      	mov	r5, r0
 800d620:	b948      	cbnz	r0, 800d636 <__lshift+0x3e>
 800d622:	4602      	mov	r2, r0
 800d624:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d628:	4b27      	ldr	r3, [pc, #156]	@ (800d6c8 <__lshift+0xd0>)
 800d62a:	4828      	ldr	r0, [pc, #160]	@ (800d6cc <__lshift+0xd4>)
 800d62c:	f000 fb82 	bl	800dd34 <__assert_func>
 800d630:	3101      	adds	r1, #1
 800d632:	005b      	lsls	r3, r3, #1
 800d634:	e7ee      	b.n	800d614 <__lshift+0x1c>
 800d636:	2300      	movs	r3, #0
 800d638:	f100 0114 	add.w	r1, r0, #20
 800d63c:	f100 0210 	add.w	r2, r0, #16
 800d640:	4618      	mov	r0, r3
 800d642:	4553      	cmp	r3, sl
 800d644:	db33      	blt.n	800d6ae <__lshift+0xb6>
 800d646:	6920      	ldr	r0, [r4, #16]
 800d648:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d64c:	f104 0314 	add.w	r3, r4, #20
 800d650:	f019 091f 	ands.w	r9, r9, #31
 800d654:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d658:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d65c:	d02b      	beq.n	800d6b6 <__lshift+0xbe>
 800d65e:	468a      	mov	sl, r1
 800d660:	2200      	movs	r2, #0
 800d662:	f1c9 0e20 	rsb	lr, r9, #32
 800d666:	6818      	ldr	r0, [r3, #0]
 800d668:	fa00 f009 	lsl.w	r0, r0, r9
 800d66c:	4310      	orrs	r0, r2
 800d66e:	f84a 0b04 	str.w	r0, [sl], #4
 800d672:	f853 2b04 	ldr.w	r2, [r3], #4
 800d676:	459c      	cmp	ip, r3
 800d678:	fa22 f20e 	lsr.w	r2, r2, lr
 800d67c:	d8f3      	bhi.n	800d666 <__lshift+0x6e>
 800d67e:	ebac 0304 	sub.w	r3, ip, r4
 800d682:	3b15      	subs	r3, #21
 800d684:	f023 0303 	bic.w	r3, r3, #3
 800d688:	3304      	adds	r3, #4
 800d68a:	f104 0015 	add.w	r0, r4, #21
 800d68e:	4560      	cmp	r0, ip
 800d690:	bf88      	it	hi
 800d692:	2304      	movhi	r3, #4
 800d694:	50ca      	str	r2, [r1, r3]
 800d696:	b10a      	cbz	r2, 800d69c <__lshift+0xa4>
 800d698:	f108 0602 	add.w	r6, r8, #2
 800d69c:	3e01      	subs	r6, #1
 800d69e:	4638      	mov	r0, r7
 800d6a0:	4621      	mov	r1, r4
 800d6a2:	612e      	str	r6, [r5, #16]
 800d6a4:	f7ff fde2 	bl	800d26c <_Bfree>
 800d6a8:	4628      	mov	r0, r5
 800d6aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6b2:	3301      	adds	r3, #1
 800d6b4:	e7c5      	b.n	800d642 <__lshift+0x4a>
 800d6b6:	3904      	subs	r1, #4
 800d6b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6bc:	459c      	cmp	ip, r3
 800d6be:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6c2:	d8f9      	bhi.n	800d6b8 <__lshift+0xc0>
 800d6c4:	e7ea      	b.n	800d69c <__lshift+0xa4>
 800d6c6:	bf00      	nop
 800d6c8:	0800e580 	.word	0x0800e580
 800d6cc:	0800e591 	.word	0x0800e591

0800d6d0 <__mcmp>:
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	690a      	ldr	r2, [r1, #16]
 800d6d4:	6900      	ldr	r0, [r0, #16]
 800d6d6:	b530      	push	{r4, r5, lr}
 800d6d8:	1a80      	subs	r0, r0, r2
 800d6da:	d10e      	bne.n	800d6fa <__mcmp+0x2a>
 800d6dc:	3314      	adds	r3, #20
 800d6de:	3114      	adds	r1, #20
 800d6e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d6e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d6e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d6ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d6f0:	4295      	cmp	r5, r2
 800d6f2:	d003      	beq.n	800d6fc <__mcmp+0x2c>
 800d6f4:	d205      	bcs.n	800d702 <__mcmp+0x32>
 800d6f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6fa:	bd30      	pop	{r4, r5, pc}
 800d6fc:	42a3      	cmp	r3, r4
 800d6fe:	d3f3      	bcc.n	800d6e8 <__mcmp+0x18>
 800d700:	e7fb      	b.n	800d6fa <__mcmp+0x2a>
 800d702:	2001      	movs	r0, #1
 800d704:	e7f9      	b.n	800d6fa <__mcmp+0x2a>
	...

0800d708 <__mdiff>:
 800d708:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d70c:	4689      	mov	r9, r1
 800d70e:	4606      	mov	r6, r0
 800d710:	4611      	mov	r1, r2
 800d712:	4648      	mov	r0, r9
 800d714:	4614      	mov	r4, r2
 800d716:	f7ff ffdb 	bl	800d6d0 <__mcmp>
 800d71a:	1e05      	subs	r5, r0, #0
 800d71c:	d112      	bne.n	800d744 <__mdiff+0x3c>
 800d71e:	4629      	mov	r1, r5
 800d720:	4630      	mov	r0, r6
 800d722:	f7ff fd63 	bl	800d1ec <_Balloc>
 800d726:	4602      	mov	r2, r0
 800d728:	b928      	cbnz	r0, 800d736 <__mdiff+0x2e>
 800d72a:	f240 2137 	movw	r1, #567	@ 0x237
 800d72e:	4b3e      	ldr	r3, [pc, #248]	@ (800d828 <__mdiff+0x120>)
 800d730:	483e      	ldr	r0, [pc, #248]	@ (800d82c <__mdiff+0x124>)
 800d732:	f000 faff 	bl	800dd34 <__assert_func>
 800d736:	2301      	movs	r3, #1
 800d738:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d73c:	4610      	mov	r0, r2
 800d73e:	b003      	add	sp, #12
 800d740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d744:	bfbc      	itt	lt
 800d746:	464b      	movlt	r3, r9
 800d748:	46a1      	movlt	r9, r4
 800d74a:	4630      	mov	r0, r6
 800d74c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d750:	bfba      	itte	lt
 800d752:	461c      	movlt	r4, r3
 800d754:	2501      	movlt	r5, #1
 800d756:	2500      	movge	r5, #0
 800d758:	f7ff fd48 	bl	800d1ec <_Balloc>
 800d75c:	4602      	mov	r2, r0
 800d75e:	b918      	cbnz	r0, 800d768 <__mdiff+0x60>
 800d760:	f240 2145 	movw	r1, #581	@ 0x245
 800d764:	4b30      	ldr	r3, [pc, #192]	@ (800d828 <__mdiff+0x120>)
 800d766:	e7e3      	b.n	800d730 <__mdiff+0x28>
 800d768:	f100 0b14 	add.w	fp, r0, #20
 800d76c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d770:	f109 0310 	add.w	r3, r9, #16
 800d774:	60c5      	str	r5, [r0, #12]
 800d776:	f04f 0c00 	mov.w	ip, #0
 800d77a:	f109 0514 	add.w	r5, r9, #20
 800d77e:	46d9      	mov	r9, fp
 800d780:	6926      	ldr	r6, [r4, #16]
 800d782:	f104 0e14 	add.w	lr, r4, #20
 800d786:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d78a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d78e:	9301      	str	r3, [sp, #4]
 800d790:	9b01      	ldr	r3, [sp, #4]
 800d792:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d796:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d79a:	b281      	uxth	r1, r0
 800d79c:	9301      	str	r3, [sp, #4]
 800d79e:	fa1f f38a 	uxth.w	r3, sl
 800d7a2:	1a5b      	subs	r3, r3, r1
 800d7a4:	0c00      	lsrs	r0, r0, #16
 800d7a6:	4463      	add	r3, ip
 800d7a8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d7ac:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d7b0:	b29b      	uxth	r3, r3
 800d7b2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d7b6:	4576      	cmp	r6, lr
 800d7b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7bc:	f849 3b04 	str.w	r3, [r9], #4
 800d7c0:	d8e6      	bhi.n	800d790 <__mdiff+0x88>
 800d7c2:	1b33      	subs	r3, r6, r4
 800d7c4:	3b15      	subs	r3, #21
 800d7c6:	f023 0303 	bic.w	r3, r3, #3
 800d7ca:	3415      	adds	r4, #21
 800d7cc:	3304      	adds	r3, #4
 800d7ce:	42a6      	cmp	r6, r4
 800d7d0:	bf38      	it	cc
 800d7d2:	2304      	movcc	r3, #4
 800d7d4:	441d      	add	r5, r3
 800d7d6:	445b      	add	r3, fp
 800d7d8:	461e      	mov	r6, r3
 800d7da:	462c      	mov	r4, r5
 800d7dc:	4544      	cmp	r4, r8
 800d7de:	d30e      	bcc.n	800d7fe <__mdiff+0xf6>
 800d7e0:	f108 0103 	add.w	r1, r8, #3
 800d7e4:	1b49      	subs	r1, r1, r5
 800d7e6:	f021 0103 	bic.w	r1, r1, #3
 800d7ea:	3d03      	subs	r5, #3
 800d7ec:	45a8      	cmp	r8, r5
 800d7ee:	bf38      	it	cc
 800d7f0:	2100      	movcc	r1, #0
 800d7f2:	440b      	add	r3, r1
 800d7f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d7f8:	b199      	cbz	r1, 800d822 <__mdiff+0x11a>
 800d7fa:	6117      	str	r7, [r2, #16]
 800d7fc:	e79e      	b.n	800d73c <__mdiff+0x34>
 800d7fe:	46e6      	mov	lr, ip
 800d800:	f854 1b04 	ldr.w	r1, [r4], #4
 800d804:	fa1f fc81 	uxth.w	ip, r1
 800d808:	44f4      	add	ip, lr
 800d80a:	0c08      	lsrs	r0, r1, #16
 800d80c:	4471      	add	r1, lr
 800d80e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d812:	b289      	uxth	r1, r1
 800d814:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d818:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d81c:	f846 1b04 	str.w	r1, [r6], #4
 800d820:	e7dc      	b.n	800d7dc <__mdiff+0xd4>
 800d822:	3f01      	subs	r7, #1
 800d824:	e7e6      	b.n	800d7f4 <__mdiff+0xec>
 800d826:	bf00      	nop
 800d828:	0800e580 	.word	0x0800e580
 800d82c:	0800e591 	.word	0x0800e591

0800d830 <__d2b>:
 800d830:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d834:	2101      	movs	r1, #1
 800d836:	4690      	mov	r8, r2
 800d838:	4699      	mov	r9, r3
 800d83a:	9e08      	ldr	r6, [sp, #32]
 800d83c:	f7ff fcd6 	bl	800d1ec <_Balloc>
 800d840:	4604      	mov	r4, r0
 800d842:	b930      	cbnz	r0, 800d852 <__d2b+0x22>
 800d844:	4602      	mov	r2, r0
 800d846:	f240 310f 	movw	r1, #783	@ 0x30f
 800d84a:	4b23      	ldr	r3, [pc, #140]	@ (800d8d8 <__d2b+0xa8>)
 800d84c:	4823      	ldr	r0, [pc, #140]	@ (800d8dc <__d2b+0xac>)
 800d84e:	f000 fa71 	bl	800dd34 <__assert_func>
 800d852:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d856:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d85a:	b10d      	cbz	r5, 800d860 <__d2b+0x30>
 800d85c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d860:	9301      	str	r3, [sp, #4]
 800d862:	f1b8 0300 	subs.w	r3, r8, #0
 800d866:	d024      	beq.n	800d8b2 <__d2b+0x82>
 800d868:	4668      	mov	r0, sp
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	f7ff fd85 	bl	800d37a <__lo0bits>
 800d870:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d874:	b1d8      	cbz	r0, 800d8ae <__d2b+0x7e>
 800d876:	f1c0 0320 	rsb	r3, r0, #32
 800d87a:	fa02 f303 	lsl.w	r3, r2, r3
 800d87e:	430b      	orrs	r3, r1
 800d880:	40c2      	lsrs	r2, r0
 800d882:	6163      	str	r3, [r4, #20]
 800d884:	9201      	str	r2, [sp, #4]
 800d886:	9b01      	ldr	r3, [sp, #4]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	bf0c      	ite	eq
 800d88c:	2201      	moveq	r2, #1
 800d88e:	2202      	movne	r2, #2
 800d890:	61a3      	str	r3, [r4, #24]
 800d892:	6122      	str	r2, [r4, #16]
 800d894:	b1ad      	cbz	r5, 800d8c2 <__d2b+0x92>
 800d896:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d89a:	4405      	add	r5, r0
 800d89c:	6035      	str	r5, [r6, #0]
 800d89e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d8a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8a4:	6018      	str	r0, [r3, #0]
 800d8a6:	4620      	mov	r0, r4
 800d8a8:	b002      	add	sp, #8
 800d8aa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800d8ae:	6161      	str	r1, [r4, #20]
 800d8b0:	e7e9      	b.n	800d886 <__d2b+0x56>
 800d8b2:	a801      	add	r0, sp, #4
 800d8b4:	f7ff fd61 	bl	800d37a <__lo0bits>
 800d8b8:	9b01      	ldr	r3, [sp, #4]
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	6163      	str	r3, [r4, #20]
 800d8be:	3020      	adds	r0, #32
 800d8c0:	e7e7      	b.n	800d892 <__d2b+0x62>
 800d8c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d8c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8ca:	6030      	str	r0, [r6, #0]
 800d8cc:	6918      	ldr	r0, [r3, #16]
 800d8ce:	f7ff fd35 	bl	800d33c <__hi0bits>
 800d8d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8d6:	e7e4      	b.n	800d8a2 <__d2b+0x72>
 800d8d8:	0800e580 	.word	0x0800e580
 800d8dc:	0800e591 	.word	0x0800e591

0800d8e0 <__ssputs_r>:
 800d8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8e4:	461f      	mov	r7, r3
 800d8e6:	688e      	ldr	r6, [r1, #8]
 800d8e8:	4682      	mov	sl, r0
 800d8ea:	42be      	cmp	r6, r7
 800d8ec:	460c      	mov	r4, r1
 800d8ee:	4690      	mov	r8, r2
 800d8f0:	680b      	ldr	r3, [r1, #0]
 800d8f2:	d82d      	bhi.n	800d950 <__ssputs_r+0x70>
 800d8f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d8fc:	d026      	beq.n	800d94c <__ssputs_r+0x6c>
 800d8fe:	6965      	ldr	r5, [r4, #20]
 800d900:	6909      	ldr	r1, [r1, #16]
 800d902:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d906:	eba3 0901 	sub.w	r9, r3, r1
 800d90a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d90e:	1c7b      	adds	r3, r7, #1
 800d910:	444b      	add	r3, r9
 800d912:	106d      	asrs	r5, r5, #1
 800d914:	429d      	cmp	r5, r3
 800d916:	bf38      	it	cc
 800d918:	461d      	movcc	r5, r3
 800d91a:	0553      	lsls	r3, r2, #21
 800d91c:	d527      	bpl.n	800d96e <__ssputs_r+0x8e>
 800d91e:	4629      	mov	r1, r5
 800d920:	f7ff fbd8 	bl	800d0d4 <_malloc_r>
 800d924:	4606      	mov	r6, r0
 800d926:	b360      	cbz	r0, 800d982 <__ssputs_r+0xa2>
 800d928:	464a      	mov	r2, r9
 800d92a:	6921      	ldr	r1, [r4, #16]
 800d92c:	f7fe fcf3 	bl	800c316 <memcpy>
 800d930:	89a3      	ldrh	r3, [r4, #12]
 800d932:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d93a:	81a3      	strh	r3, [r4, #12]
 800d93c:	6126      	str	r6, [r4, #16]
 800d93e:	444e      	add	r6, r9
 800d940:	6026      	str	r6, [r4, #0]
 800d942:	463e      	mov	r6, r7
 800d944:	6165      	str	r5, [r4, #20]
 800d946:	eba5 0509 	sub.w	r5, r5, r9
 800d94a:	60a5      	str	r5, [r4, #8]
 800d94c:	42be      	cmp	r6, r7
 800d94e:	d900      	bls.n	800d952 <__ssputs_r+0x72>
 800d950:	463e      	mov	r6, r7
 800d952:	4632      	mov	r2, r6
 800d954:	4641      	mov	r1, r8
 800d956:	6820      	ldr	r0, [r4, #0]
 800d958:	f000 f9c2 	bl	800dce0 <memmove>
 800d95c:	2000      	movs	r0, #0
 800d95e:	68a3      	ldr	r3, [r4, #8]
 800d960:	1b9b      	subs	r3, r3, r6
 800d962:	60a3      	str	r3, [r4, #8]
 800d964:	6823      	ldr	r3, [r4, #0]
 800d966:	4433      	add	r3, r6
 800d968:	6023      	str	r3, [r4, #0]
 800d96a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d96e:	462a      	mov	r2, r5
 800d970:	f000 fa24 	bl	800ddbc <_realloc_r>
 800d974:	4606      	mov	r6, r0
 800d976:	2800      	cmp	r0, #0
 800d978:	d1e0      	bne.n	800d93c <__ssputs_r+0x5c>
 800d97a:	4650      	mov	r0, sl
 800d97c:	6921      	ldr	r1, [r4, #16]
 800d97e:	f7ff fb37 	bl	800cff0 <_free_r>
 800d982:	230c      	movs	r3, #12
 800d984:	f8ca 3000 	str.w	r3, [sl]
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	e7e9      	b.n	800d96a <__ssputs_r+0x8a>
	...

0800d998 <_svfiprintf_r>:
 800d998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d99c:	4698      	mov	r8, r3
 800d99e:	898b      	ldrh	r3, [r1, #12]
 800d9a0:	4607      	mov	r7, r0
 800d9a2:	061b      	lsls	r3, r3, #24
 800d9a4:	460d      	mov	r5, r1
 800d9a6:	4614      	mov	r4, r2
 800d9a8:	b09d      	sub	sp, #116	@ 0x74
 800d9aa:	d510      	bpl.n	800d9ce <_svfiprintf_r+0x36>
 800d9ac:	690b      	ldr	r3, [r1, #16]
 800d9ae:	b973      	cbnz	r3, 800d9ce <_svfiprintf_r+0x36>
 800d9b0:	2140      	movs	r1, #64	@ 0x40
 800d9b2:	f7ff fb8f 	bl	800d0d4 <_malloc_r>
 800d9b6:	6028      	str	r0, [r5, #0]
 800d9b8:	6128      	str	r0, [r5, #16]
 800d9ba:	b930      	cbnz	r0, 800d9ca <_svfiprintf_r+0x32>
 800d9bc:	230c      	movs	r3, #12
 800d9be:	603b      	str	r3, [r7, #0]
 800d9c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9c4:	b01d      	add	sp, #116	@ 0x74
 800d9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ca:	2340      	movs	r3, #64	@ 0x40
 800d9cc:	616b      	str	r3, [r5, #20]
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9d2:	2320      	movs	r3, #32
 800d9d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9d8:	2330      	movs	r3, #48	@ 0x30
 800d9da:	f04f 0901 	mov.w	r9, #1
 800d9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9e2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800db7c <_svfiprintf_r+0x1e4>
 800d9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d9ea:	4623      	mov	r3, r4
 800d9ec:	469a      	mov	sl, r3
 800d9ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9f2:	b10a      	cbz	r2, 800d9f8 <_svfiprintf_r+0x60>
 800d9f4:	2a25      	cmp	r2, #37	@ 0x25
 800d9f6:	d1f9      	bne.n	800d9ec <_svfiprintf_r+0x54>
 800d9f8:	ebba 0b04 	subs.w	fp, sl, r4
 800d9fc:	d00b      	beq.n	800da16 <_svfiprintf_r+0x7e>
 800d9fe:	465b      	mov	r3, fp
 800da00:	4622      	mov	r2, r4
 800da02:	4629      	mov	r1, r5
 800da04:	4638      	mov	r0, r7
 800da06:	f7ff ff6b 	bl	800d8e0 <__ssputs_r>
 800da0a:	3001      	adds	r0, #1
 800da0c:	f000 80a7 	beq.w	800db5e <_svfiprintf_r+0x1c6>
 800da10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da12:	445a      	add	r2, fp
 800da14:	9209      	str	r2, [sp, #36]	@ 0x24
 800da16:	f89a 3000 	ldrb.w	r3, [sl]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	f000 809f 	beq.w	800db5e <_svfiprintf_r+0x1c6>
 800da20:	2300      	movs	r3, #0
 800da22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800da26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da2a:	f10a 0a01 	add.w	sl, sl, #1
 800da2e:	9304      	str	r3, [sp, #16]
 800da30:	9307      	str	r3, [sp, #28]
 800da32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da36:	931a      	str	r3, [sp, #104]	@ 0x68
 800da38:	4654      	mov	r4, sl
 800da3a:	2205      	movs	r2, #5
 800da3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da40:	484e      	ldr	r0, [pc, #312]	@ (800db7c <_svfiprintf_r+0x1e4>)
 800da42:	f7fe fc5a 	bl	800c2fa <memchr>
 800da46:	9a04      	ldr	r2, [sp, #16]
 800da48:	b9d8      	cbnz	r0, 800da82 <_svfiprintf_r+0xea>
 800da4a:	06d0      	lsls	r0, r2, #27
 800da4c:	bf44      	itt	mi
 800da4e:	2320      	movmi	r3, #32
 800da50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da54:	0711      	lsls	r1, r2, #28
 800da56:	bf44      	itt	mi
 800da58:	232b      	movmi	r3, #43	@ 0x2b
 800da5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da5e:	f89a 3000 	ldrb.w	r3, [sl]
 800da62:	2b2a      	cmp	r3, #42	@ 0x2a
 800da64:	d015      	beq.n	800da92 <_svfiprintf_r+0xfa>
 800da66:	4654      	mov	r4, sl
 800da68:	2000      	movs	r0, #0
 800da6a:	f04f 0c0a 	mov.w	ip, #10
 800da6e:	9a07      	ldr	r2, [sp, #28]
 800da70:	4621      	mov	r1, r4
 800da72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da76:	3b30      	subs	r3, #48	@ 0x30
 800da78:	2b09      	cmp	r3, #9
 800da7a:	d94b      	bls.n	800db14 <_svfiprintf_r+0x17c>
 800da7c:	b1b0      	cbz	r0, 800daac <_svfiprintf_r+0x114>
 800da7e:	9207      	str	r2, [sp, #28]
 800da80:	e014      	b.n	800daac <_svfiprintf_r+0x114>
 800da82:	eba0 0308 	sub.w	r3, r0, r8
 800da86:	fa09 f303 	lsl.w	r3, r9, r3
 800da8a:	4313      	orrs	r3, r2
 800da8c:	46a2      	mov	sl, r4
 800da8e:	9304      	str	r3, [sp, #16]
 800da90:	e7d2      	b.n	800da38 <_svfiprintf_r+0xa0>
 800da92:	9b03      	ldr	r3, [sp, #12]
 800da94:	1d19      	adds	r1, r3, #4
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	9103      	str	r1, [sp, #12]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	bfbb      	ittet	lt
 800da9e:	425b      	neglt	r3, r3
 800daa0:	f042 0202 	orrlt.w	r2, r2, #2
 800daa4:	9307      	strge	r3, [sp, #28]
 800daa6:	9307      	strlt	r3, [sp, #28]
 800daa8:	bfb8      	it	lt
 800daaa:	9204      	strlt	r2, [sp, #16]
 800daac:	7823      	ldrb	r3, [r4, #0]
 800daae:	2b2e      	cmp	r3, #46	@ 0x2e
 800dab0:	d10a      	bne.n	800dac8 <_svfiprintf_r+0x130>
 800dab2:	7863      	ldrb	r3, [r4, #1]
 800dab4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dab6:	d132      	bne.n	800db1e <_svfiprintf_r+0x186>
 800dab8:	9b03      	ldr	r3, [sp, #12]
 800daba:	3402      	adds	r4, #2
 800dabc:	1d1a      	adds	r2, r3, #4
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	9203      	str	r2, [sp, #12]
 800dac2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dac6:	9305      	str	r3, [sp, #20]
 800dac8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800db80 <_svfiprintf_r+0x1e8>
 800dacc:	2203      	movs	r2, #3
 800dace:	4650      	mov	r0, sl
 800dad0:	7821      	ldrb	r1, [r4, #0]
 800dad2:	f7fe fc12 	bl	800c2fa <memchr>
 800dad6:	b138      	cbz	r0, 800dae8 <_svfiprintf_r+0x150>
 800dad8:	2240      	movs	r2, #64	@ 0x40
 800dada:	9b04      	ldr	r3, [sp, #16]
 800dadc:	eba0 000a 	sub.w	r0, r0, sl
 800dae0:	4082      	lsls	r2, r0
 800dae2:	4313      	orrs	r3, r2
 800dae4:	3401      	adds	r4, #1
 800dae6:	9304      	str	r3, [sp, #16]
 800dae8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800daec:	2206      	movs	r2, #6
 800daee:	4825      	ldr	r0, [pc, #148]	@ (800db84 <_svfiprintf_r+0x1ec>)
 800daf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800daf4:	f7fe fc01 	bl	800c2fa <memchr>
 800daf8:	2800      	cmp	r0, #0
 800dafa:	d036      	beq.n	800db6a <_svfiprintf_r+0x1d2>
 800dafc:	4b22      	ldr	r3, [pc, #136]	@ (800db88 <_svfiprintf_r+0x1f0>)
 800dafe:	bb1b      	cbnz	r3, 800db48 <_svfiprintf_r+0x1b0>
 800db00:	9b03      	ldr	r3, [sp, #12]
 800db02:	3307      	adds	r3, #7
 800db04:	f023 0307 	bic.w	r3, r3, #7
 800db08:	3308      	adds	r3, #8
 800db0a:	9303      	str	r3, [sp, #12]
 800db0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db0e:	4433      	add	r3, r6
 800db10:	9309      	str	r3, [sp, #36]	@ 0x24
 800db12:	e76a      	b.n	800d9ea <_svfiprintf_r+0x52>
 800db14:	460c      	mov	r4, r1
 800db16:	2001      	movs	r0, #1
 800db18:	fb0c 3202 	mla	r2, ip, r2, r3
 800db1c:	e7a8      	b.n	800da70 <_svfiprintf_r+0xd8>
 800db1e:	2300      	movs	r3, #0
 800db20:	f04f 0c0a 	mov.w	ip, #10
 800db24:	4619      	mov	r1, r3
 800db26:	3401      	adds	r4, #1
 800db28:	9305      	str	r3, [sp, #20]
 800db2a:	4620      	mov	r0, r4
 800db2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db30:	3a30      	subs	r2, #48	@ 0x30
 800db32:	2a09      	cmp	r2, #9
 800db34:	d903      	bls.n	800db3e <_svfiprintf_r+0x1a6>
 800db36:	2b00      	cmp	r3, #0
 800db38:	d0c6      	beq.n	800dac8 <_svfiprintf_r+0x130>
 800db3a:	9105      	str	r1, [sp, #20]
 800db3c:	e7c4      	b.n	800dac8 <_svfiprintf_r+0x130>
 800db3e:	4604      	mov	r4, r0
 800db40:	2301      	movs	r3, #1
 800db42:	fb0c 2101 	mla	r1, ip, r1, r2
 800db46:	e7f0      	b.n	800db2a <_svfiprintf_r+0x192>
 800db48:	ab03      	add	r3, sp, #12
 800db4a:	9300      	str	r3, [sp, #0]
 800db4c:	462a      	mov	r2, r5
 800db4e:	4638      	mov	r0, r7
 800db50:	4b0e      	ldr	r3, [pc, #56]	@ (800db8c <_svfiprintf_r+0x1f4>)
 800db52:	a904      	add	r1, sp, #16
 800db54:	f7fd fe5a 	bl	800b80c <_printf_float>
 800db58:	1c42      	adds	r2, r0, #1
 800db5a:	4606      	mov	r6, r0
 800db5c:	d1d6      	bne.n	800db0c <_svfiprintf_r+0x174>
 800db5e:	89ab      	ldrh	r3, [r5, #12]
 800db60:	065b      	lsls	r3, r3, #25
 800db62:	f53f af2d 	bmi.w	800d9c0 <_svfiprintf_r+0x28>
 800db66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db68:	e72c      	b.n	800d9c4 <_svfiprintf_r+0x2c>
 800db6a:	ab03      	add	r3, sp, #12
 800db6c:	9300      	str	r3, [sp, #0]
 800db6e:	462a      	mov	r2, r5
 800db70:	4638      	mov	r0, r7
 800db72:	4b06      	ldr	r3, [pc, #24]	@ (800db8c <_svfiprintf_r+0x1f4>)
 800db74:	a904      	add	r1, sp, #16
 800db76:	f7fe f8e7 	bl	800bd48 <_printf_i>
 800db7a:	e7ed      	b.n	800db58 <_svfiprintf_r+0x1c0>
 800db7c:	0800e5ea 	.word	0x0800e5ea
 800db80:	0800e5f0 	.word	0x0800e5f0
 800db84:	0800e5f4 	.word	0x0800e5f4
 800db88:	0800b80d 	.word	0x0800b80d
 800db8c:	0800d8e1 	.word	0x0800d8e1

0800db90 <__sflush_r>:
 800db90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800db94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db96:	0716      	lsls	r6, r2, #28
 800db98:	4605      	mov	r5, r0
 800db9a:	460c      	mov	r4, r1
 800db9c:	d454      	bmi.n	800dc48 <__sflush_r+0xb8>
 800db9e:	684b      	ldr	r3, [r1, #4]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	dc02      	bgt.n	800dbaa <__sflush_r+0x1a>
 800dba4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	dd48      	ble.n	800dc3c <__sflush_r+0xac>
 800dbaa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dbac:	2e00      	cmp	r6, #0
 800dbae:	d045      	beq.n	800dc3c <__sflush_r+0xac>
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dbb6:	682f      	ldr	r7, [r5, #0]
 800dbb8:	6a21      	ldr	r1, [r4, #32]
 800dbba:	602b      	str	r3, [r5, #0]
 800dbbc:	d030      	beq.n	800dc20 <__sflush_r+0x90>
 800dbbe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dbc0:	89a3      	ldrh	r3, [r4, #12]
 800dbc2:	0759      	lsls	r1, r3, #29
 800dbc4:	d505      	bpl.n	800dbd2 <__sflush_r+0x42>
 800dbc6:	6863      	ldr	r3, [r4, #4]
 800dbc8:	1ad2      	subs	r2, r2, r3
 800dbca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dbcc:	b10b      	cbz	r3, 800dbd2 <__sflush_r+0x42>
 800dbce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dbd0:	1ad2      	subs	r2, r2, r3
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	4628      	mov	r0, r5
 800dbd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dbd8:	6a21      	ldr	r1, [r4, #32]
 800dbda:	47b0      	blx	r6
 800dbdc:	1c43      	adds	r3, r0, #1
 800dbde:	89a3      	ldrh	r3, [r4, #12]
 800dbe0:	d106      	bne.n	800dbf0 <__sflush_r+0x60>
 800dbe2:	6829      	ldr	r1, [r5, #0]
 800dbe4:	291d      	cmp	r1, #29
 800dbe6:	d82b      	bhi.n	800dc40 <__sflush_r+0xb0>
 800dbe8:	4a28      	ldr	r2, [pc, #160]	@ (800dc8c <__sflush_r+0xfc>)
 800dbea:	40ca      	lsrs	r2, r1
 800dbec:	07d6      	lsls	r6, r2, #31
 800dbee:	d527      	bpl.n	800dc40 <__sflush_r+0xb0>
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	6062      	str	r2, [r4, #4]
 800dbf4:	6922      	ldr	r2, [r4, #16]
 800dbf6:	04d9      	lsls	r1, r3, #19
 800dbf8:	6022      	str	r2, [r4, #0]
 800dbfa:	d504      	bpl.n	800dc06 <__sflush_r+0x76>
 800dbfc:	1c42      	adds	r2, r0, #1
 800dbfe:	d101      	bne.n	800dc04 <__sflush_r+0x74>
 800dc00:	682b      	ldr	r3, [r5, #0]
 800dc02:	b903      	cbnz	r3, 800dc06 <__sflush_r+0x76>
 800dc04:	6560      	str	r0, [r4, #84]	@ 0x54
 800dc06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc08:	602f      	str	r7, [r5, #0]
 800dc0a:	b1b9      	cbz	r1, 800dc3c <__sflush_r+0xac>
 800dc0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc10:	4299      	cmp	r1, r3
 800dc12:	d002      	beq.n	800dc1a <__sflush_r+0x8a>
 800dc14:	4628      	mov	r0, r5
 800dc16:	f7ff f9eb 	bl	800cff0 <_free_r>
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc1e:	e00d      	b.n	800dc3c <__sflush_r+0xac>
 800dc20:	2301      	movs	r3, #1
 800dc22:	4628      	mov	r0, r5
 800dc24:	47b0      	blx	r6
 800dc26:	4602      	mov	r2, r0
 800dc28:	1c50      	adds	r0, r2, #1
 800dc2a:	d1c9      	bne.n	800dbc0 <__sflush_r+0x30>
 800dc2c:	682b      	ldr	r3, [r5, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d0c6      	beq.n	800dbc0 <__sflush_r+0x30>
 800dc32:	2b1d      	cmp	r3, #29
 800dc34:	d001      	beq.n	800dc3a <__sflush_r+0xaa>
 800dc36:	2b16      	cmp	r3, #22
 800dc38:	d11d      	bne.n	800dc76 <__sflush_r+0xe6>
 800dc3a:	602f      	str	r7, [r5, #0]
 800dc3c:	2000      	movs	r0, #0
 800dc3e:	e021      	b.n	800dc84 <__sflush_r+0xf4>
 800dc40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc44:	b21b      	sxth	r3, r3
 800dc46:	e01a      	b.n	800dc7e <__sflush_r+0xee>
 800dc48:	690f      	ldr	r7, [r1, #16]
 800dc4a:	2f00      	cmp	r7, #0
 800dc4c:	d0f6      	beq.n	800dc3c <__sflush_r+0xac>
 800dc4e:	0793      	lsls	r3, r2, #30
 800dc50:	bf18      	it	ne
 800dc52:	2300      	movne	r3, #0
 800dc54:	680e      	ldr	r6, [r1, #0]
 800dc56:	bf08      	it	eq
 800dc58:	694b      	ldreq	r3, [r1, #20]
 800dc5a:	1bf6      	subs	r6, r6, r7
 800dc5c:	600f      	str	r7, [r1, #0]
 800dc5e:	608b      	str	r3, [r1, #8]
 800dc60:	2e00      	cmp	r6, #0
 800dc62:	ddeb      	ble.n	800dc3c <__sflush_r+0xac>
 800dc64:	4633      	mov	r3, r6
 800dc66:	463a      	mov	r2, r7
 800dc68:	4628      	mov	r0, r5
 800dc6a:	6a21      	ldr	r1, [r4, #32]
 800dc6c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800dc70:	47e0      	blx	ip
 800dc72:	2800      	cmp	r0, #0
 800dc74:	dc07      	bgt.n	800dc86 <__sflush_r+0xf6>
 800dc76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc82:	81a3      	strh	r3, [r4, #12]
 800dc84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc86:	4407      	add	r7, r0
 800dc88:	1a36      	subs	r6, r6, r0
 800dc8a:	e7e9      	b.n	800dc60 <__sflush_r+0xd0>
 800dc8c:	20400001 	.word	0x20400001

0800dc90 <_fflush_r>:
 800dc90:	b538      	push	{r3, r4, r5, lr}
 800dc92:	690b      	ldr	r3, [r1, #16]
 800dc94:	4605      	mov	r5, r0
 800dc96:	460c      	mov	r4, r1
 800dc98:	b913      	cbnz	r3, 800dca0 <_fflush_r+0x10>
 800dc9a:	2500      	movs	r5, #0
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	bd38      	pop	{r3, r4, r5, pc}
 800dca0:	b118      	cbz	r0, 800dcaa <_fflush_r+0x1a>
 800dca2:	6a03      	ldr	r3, [r0, #32]
 800dca4:	b90b      	cbnz	r3, 800dcaa <_fflush_r+0x1a>
 800dca6:	f7fe f9f9 	bl	800c09c <__sinit>
 800dcaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d0f3      	beq.n	800dc9a <_fflush_r+0xa>
 800dcb2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dcb4:	07d0      	lsls	r0, r2, #31
 800dcb6:	d404      	bmi.n	800dcc2 <_fflush_r+0x32>
 800dcb8:	0599      	lsls	r1, r3, #22
 800dcba:	d402      	bmi.n	800dcc2 <_fflush_r+0x32>
 800dcbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dcbe:	f7fe fb1a 	bl	800c2f6 <__retarget_lock_acquire_recursive>
 800dcc2:	4628      	mov	r0, r5
 800dcc4:	4621      	mov	r1, r4
 800dcc6:	f7ff ff63 	bl	800db90 <__sflush_r>
 800dcca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dccc:	4605      	mov	r5, r0
 800dcce:	07da      	lsls	r2, r3, #31
 800dcd0:	d4e4      	bmi.n	800dc9c <_fflush_r+0xc>
 800dcd2:	89a3      	ldrh	r3, [r4, #12]
 800dcd4:	059b      	lsls	r3, r3, #22
 800dcd6:	d4e1      	bmi.n	800dc9c <_fflush_r+0xc>
 800dcd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dcda:	f7fe fb0d 	bl	800c2f8 <__retarget_lock_release_recursive>
 800dcde:	e7dd      	b.n	800dc9c <_fflush_r+0xc>

0800dce0 <memmove>:
 800dce0:	4288      	cmp	r0, r1
 800dce2:	b510      	push	{r4, lr}
 800dce4:	eb01 0402 	add.w	r4, r1, r2
 800dce8:	d902      	bls.n	800dcf0 <memmove+0x10>
 800dcea:	4284      	cmp	r4, r0
 800dcec:	4623      	mov	r3, r4
 800dcee:	d807      	bhi.n	800dd00 <memmove+0x20>
 800dcf0:	1e43      	subs	r3, r0, #1
 800dcf2:	42a1      	cmp	r1, r4
 800dcf4:	d008      	beq.n	800dd08 <memmove+0x28>
 800dcf6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dcfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dcfe:	e7f8      	b.n	800dcf2 <memmove+0x12>
 800dd00:	4601      	mov	r1, r0
 800dd02:	4402      	add	r2, r0
 800dd04:	428a      	cmp	r2, r1
 800dd06:	d100      	bne.n	800dd0a <memmove+0x2a>
 800dd08:	bd10      	pop	{r4, pc}
 800dd0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd12:	e7f7      	b.n	800dd04 <memmove+0x24>

0800dd14 <_sbrk_r>:
 800dd14:	b538      	push	{r3, r4, r5, lr}
 800dd16:	2300      	movs	r3, #0
 800dd18:	4d05      	ldr	r5, [pc, #20]	@ (800dd30 <_sbrk_r+0x1c>)
 800dd1a:	4604      	mov	r4, r0
 800dd1c:	4608      	mov	r0, r1
 800dd1e:	602b      	str	r3, [r5, #0]
 800dd20:	f7fc ffd8 	bl	800acd4 <_sbrk>
 800dd24:	1c43      	adds	r3, r0, #1
 800dd26:	d102      	bne.n	800dd2e <_sbrk_r+0x1a>
 800dd28:	682b      	ldr	r3, [r5, #0]
 800dd2a:	b103      	cbz	r3, 800dd2e <_sbrk_r+0x1a>
 800dd2c:	6023      	str	r3, [r4, #0]
 800dd2e:	bd38      	pop	{r3, r4, r5, pc}
 800dd30:	20003a90 	.word	0x20003a90

0800dd34 <__assert_func>:
 800dd34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd36:	4614      	mov	r4, r2
 800dd38:	461a      	mov	r2, r3
 800dd3a:	4b09      	ldr	r3, [pc, #36]	@ (800dd60 <__assert_func+0x2c>)
 800dd3c:	4605      	mov	r5, r0
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	68d8      	ldr	r0, [r3, #12]
 800dd42:	b14c      	cbz	r4, 800dd58 <__assert_func+0x24>
 800dd44:	4b07      	ldr	r3, [pc, #28]	@ (800dd64 <__assert_func+0x30>)
 800dd46:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dd4a:	9100      	str	r1, [sp, #0]
 800dd4c:	462b      	mov	r3, r5
 800dd4e:	4906      	ldr	r1, [pc, #24]	@ (800dd68 <__assert_func+0x34>)
 800dd50:	f000 f870 	bl	800de34 <fiprintf>
 800dd54:	f000 f880 	bl	800de58 <abort>
 800dd58:	4b04      	ldr	r3, [pc, #16]	@ (800dd6c <__assert_func+0x38>)
 800dd5a:	461c      	mov	r4, r3
 800dd5c:	e7f3      	b.n	800dd46 <__assert_func+0x12>
 800dd5e:	bf00      	nop
 800dd60:	2000018c 	.word	0x2000018c
 800dd64:	0800e605 	.word	0x0800e605
 800dd68:	0800e612 	.word	0x0800e612
 800dd6c:	0800e640 	.word	0x0800e640

0800dd70 <_calloc_r>:
 800dd70:	b570      	push	{r4, r5, r6, lr}
 800dd72:	fba1 5402 	umull	r5, r4, r1, r2
 800dd76:	b934      	cbnz	r4, 800dd86 <_calloc_r+0x16>
 800dd78:	4629      	mov	r1, r5
 800dd7a:	f7ff f9ab 	bl	800d0d4 <_malloc_r>
 800dd7e:	4606      	mov	r6, r0
 800dd80:	b928      	cbnz	r0, 800dd8e <_calloc_r+0x1e>
 800dd82:	4630      	mov	r0, r6
 800dd84:	bd70      	pop	{r4, r5, r6, pc}
 800dd86:	220c      	movs	r2, #12
 800dd88:	2600      	movs	r6, #0
 800dd8a:	6002      	str	r2, [r0, #0]
 800dd8c:	e7f9      	b.n	800dd82 <_calloc_r+0x12>
 800dd8e:	462a      	mov	r2, r5
 800dd90:	4621      	mov	r1, r4
 800dd92:	f7fe fa32 	bl	800c1fa <memset>
 800dd96:	e7f4      	b.n	800dd82 <_calloc_r+0x12>

0800dd98 <__ascii_mbtowc>:
 800dd98:	b082      	sub	sp, #8
 800dd9a:	b901      	cbnz	r1, 800dd9e <__ascii_mbtowc+0x6>
 800dd9c:	a901      	add	r1, sp, #4
 800dd9e:	b142      	cbz	r2, 800ddb2 <__ascii_mbtowc+0x1a>
 800dda0:	b14b      	cbz	r3, 800ddb6 <__ascii_mbtowc+0x1e>
 800dda2:	7813      	ldrb	r3, [r2, #0]
 800dda4:	600b      	str	r3, [r1, #0]
 800dda6:	7812      	ldrb	r2, [r2, #0]
 800dda8:	1e10      	subs	r0, r2, #0
 800ddaa:	bf18      	it	ne
 800ddac:	2001      	movne	r0, #1
 800ddae:	b002      	add	sp, #8
 800ddb0:	4770      	bx	lr
 800ddb2:	4610      	mov	r0, r2
 800ddb4:	e7fb      	b.n	800ddae <__ascii_mbtowc+0x16>
 800ddb6:	f06f 0001 	mvn.w	r0, #1
 800ddba:	e7f8      	b.n	800ddae <__ascii_mbtowc+0x16>

0800ddbc <_realloc_r>:
 800ddbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddc0:	4607      	mov	r7, r0
 800ddc2:	4614      	mov	r4, r2
 800ddc4:	460d      	mov	r5, r1
 800ddc6:	b921      	cbnz	r1, 800ddd2 <_realloc_r+0x16>
 800ddc8:	4611      	mov	r1, r2
 800ddca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddce:	f7ff b981 	b.w	800d0d4 <_malloc_r>
 800ddd2:	b92a      	cbnz	r2, 800dde0 <_realloc_r+0x24>
 800ddd4:	f7ff f90c 	bl	800cff0 <_free_r>
 800ddd8:	4625      	mov	r5, r4
 800ddda:	4628      	mov	r0, r5
 800dddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dde0:	f000 f841 	bl	800de66 <_malloc_usable_size_r>
 800dde4:	4284      	cmp	r4, r0
 800dde6:	4606      	mov	r6, r0
 800dde8:	d802      	bhi.n	800ddf0 <_realloc_r+0x34>
 800ddea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ddee:	d8f4      	bhi.n	800ddda <_realloc_r+0x1e>
 800ddf0:	4621      	mov	r1, r4
 800ddf2:	4638      	mov	r0, r7
 800ddf4:	f7ff f96e 	bl	800d0d4 <_malloc_r>
 800ddf8:	4680      	mov	r8, r0
 800ddfa:	b908      	cbnz	r0, 800de00 <_realloc_r+0x44>
 800ddfc:	4645      	mov	r5, r8
 800ddfe:	e7ec      	b.n	800ddda <_realloc_r+0x1e>
 800de00:	42b4      	cmp	r4, r6
 800de02:	4622      	mov	r2, r4
 800de04:	4629      	mov	r1, r5
 800de06:	bf28      	it	cs
 800de08:	4632      	movcs	r2, r6
 800de0a:	f7fe fa84 	bl	800c316 <memcpy>
 800de0e:	4629      	mov	r1, r5
 800de10:	4638      	mov	r0, r7
 800de12:	f7ff f8ed 	bl	800cff0 <_free_r>
 800de16:	e7f1      	b.n	800ddfc <_realloc_r+0x40>

0800de18 <__ascii_wctomb>:
 800de18:	4603      	mov	r3, r0
 800de1a:	4608      	mov	r0, r1
 800de1c:	b141      	cbz	r1, 800de30 <__ascii_wctomb+0x18>
 800de1e:	2aff      	cmp	r2, #255	@ 0xff
 800de20:	d904      	bls.n	800de2c <__ascii_wctomb+0x14>
 800de22:	228a      	movs	r2, #138	@ 0x8a
 800de24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de28:	601a      	str	r2, [r3, #0]
 800de2a:	4770      	bx	lr
 800de2c:	2001      	movs	r0, #1
 800de2e:	700a      	strb	r2, [r1, #0]
 800de30:	4770      	bx	lr
	...

0800de34 <fiprintf>:
 800de34:	b40e      	push	{r1, r2, r3}
 800de36:	b503      	push	{r0, r1, lr}
 800de38:	4601      	mov	r1, r0
 800de3a:	ab03      	add	r3, sp, #12
 800de3c:	4805      	ldr	r0, [pc, #20]	@ (800de54 <fiprintf+0x20>)
 800de3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de42:	6800      	ldr	r0, [r0, #0]
 800de44:	9301      	str	r3, [sp, #4]
 800de46:	f000 f83d 	bl	800dec4 <_vfiprintf_r>
 800de4a:	b002      	add	sp, #8
 800de4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800de50:	b003      	add	sp, #12
 800de52:	4770      	bx	lr
 800de54:	2000018c 	.word	0x2000018c

0800de58 <abort>:
 800de58:	2006      	movs	r0, #6
 800de5a:	b508      	push	{r3, lr}
 800de5c:	f000 fa06 	bl	800e26c <raise>
 800de60:	2001      	movs	r0, #1
 800de62:	f7fc fec2 	bl	800abea <_exit>

0800de66 <_malloc_usable_size_r>:
 800de66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de6a:	1f18      	subs	r0, r3, #4
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	bfbc      	itt	lt
 800de70:	580b      	ldrlt	r3, [r1, r0]
 800de72:	18c0      	addlt	r0, r0, r3
 800de74:	4770      	bx	lr

0800de76 <__sfputc_r>:
 800de76:	6893      	ldr	r3, [r2, #8]
 800de78:	b410      	push	{r4}
 800de7a:	3b01      	subs	r3, #1
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	6093      	str	r3, [r2, #8]
 800de80:	da07      	bge.n	800de92 <__sfputc_r+0x1c>
 800de82:	6994      	ldr	r4, [r2, #24]
 800de84:	42a3      	cmp	r3, r4
 800de86:	db01      	blt.n	800de8c <__sfputc_r+0x16>
 800de88:	290a      	cmp	r1, #10
 800de8a:	d102      	bne.n	800de92 <__sfputc_r+0x1c>
 800de8c:	bc10      	pop	{r4}
 800de8e:	f000 b931 	b.w	800e0f4 <__swbuf_r>
 800de92:	6813      	ldr	r3, [r2, #0]
 800de94:	1c58      	adds	r0, r3, #1
 800de96:	6010      	str	r0, [r2, #0]
 800de98:	7019      	strb	r1, [r3, #0]
 800de9a:	4608      	mov	r0, r1
 800de9c:	bc10      	pop	{r4}
 800de9e:	4770      	bx	lr

0800dea0 <__sfputs_r>:
 800dea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dea2:	4606      	mov	r6, r0
 800dea4:	460f      	mov	r7, r1
 800dea6:	4614      	mov	r4, r2
 800dea8:	18d5      	adds	r5, r2, r3
 800deaa:	42ac      	cmp	r4, r5
 800deac:	d101      	bne.n	800deb2 <__sfputs_r+0x12>
 800deae:	2000      	movs	r0, #0
 800deb0:	e007      	b.n	800dec2 <__sfputs_r+0x22>
 800deb2:	463a      	mov	r2, r7
 800deb4:	4630      	mov	r0, r6
 800deb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deba:	f7ff ffdc 	bl	800de76 <__sfputc_r>
 800debe:	1c43      	adds	r3, r0, #1
 800dec0:	d1f3      	bne.n	800deaa <__sfputs_r+0xa>
 800dec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dec4 <_vfiprintf_r>:
 800dec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec8:	460d      	mov	r5, r1
 800deca:	4614      	mov	r4, r2
 800decc:	4698      	mov	r8, r3
 800dece:	4606      	mov	r6, r0
 800ded0:	b09d      	sub	sp, #116	@ 0x74
 800ded2:	b118      	cbz	r0, 800dedc <_vfiprintf_r+0x18>
 800ded4:	6a03      	ldr	r3, [r0, #32]
 800ded6:	b90b      	cbnz	r3, 800dedc <_vfiprintf_r+0x18>
 800ded8:	f7fe f8e0 	bl	800c09c <__sinit>
 800dedc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dede:	07d9      	lsls	r1, r3, #31
 800dee0:	d405      	bmi.n	800deee <_vfiprintf_r+0x2a>
 800dee2:	89ab      	ldrh	r3, [r5, #12]
 800dee4:	059a      	lsls	r2, r3, #22
 800dee6:	d402      	bmi.n	800deee <_vfiprintf_r+0x2a>
 800dee8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800deea:	f7fe fa04 	bl	800c2f6 <__retarget_lock_acquire_recursive>
 800deee:	89ab      	ldrh	r3, [r5, #12]
 800def0:	071b      	lsls	r3, r3, #28
 800def2:	d501      	bpl.n	800def8 <_vfiprintf_r+0x34>
 800def4:	692b      	ldr	r3, [r5, #16]
 800def6:	b99b      	cbnz	r3, 800df20 <_vfiprintf_r+0x5c>
 800def8:	4629      	mov	r1, r5
 800defa:	4630      	mov	r0, r6
 800defc:	f000 f938 	bl	800e170 <__swsetup_r>
 800df00:	b170      	cbz	r0, 800df20 <_vfiprintf_r+0x5c>
 800df02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df04:	07dc      	lsls	r4, r3, #31
 800df06:	d504      	bpl.n	800df12 <_vfiprintf_r+0x4e>
 800df08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800df0c:	b01d      	add	sp, #116	@ 0x74
 800df0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df12:	89ab      	ldrh	r3, [r5, #12]
 800df14:	0598      	lsls	r0, r3, #22
 800df16:	d4f7      	bmi.n	800df08 <_vfiprintf_r+0x44>
 800df18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df1a:	f7fe f9ed 	bl	800c2f8 <__retarget_lock_release_recursive>
 800df1e:	e7f3      	b.n	800df08 <_vfiprintf_r+0x44>
 800df20:	2300      	movs	r3, #0
 800df22:	9309      	str	r3, [sp, #36]	@ 0x24
 800df24:	2320      	movs	r3, #32
 800df26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800df2a:	2330      	movs	r3, #48	@ 0x30
 800df2c:	f04f 0901 	mov.w	r9, #1
 800df30:	f8cd 800c 	str.w	r8, [sp, #12]
 800df34:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e0e0 <_vfiprintf_r+0x21c>
 800df38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800df3c:	4623      	mov	r3, r4
 800df3e:	469a      	mov	sl, r3
 800df40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df44:	b10a      	cbz	r2, 800df4a <_vfiprintf_r+0x86>
 800df46:	2a25      	cmp	r2, #37	@ 0x25
 800df48:	d1f9      	bne.n	800df3e <_vfiprintf_r+0x7a>
 800df4a:	ebba 0b04 	subs.w	fp, sl, r4
 800df4e:	d00b      	beq.n	800df68 <_vfiprintf_r+0xa4>
 800df50:	465b      	mov	r3, fp
 800df52:	4622      	mov	r2, r4
 800df54:	4629      	mov	r1, r5
 800df56:	4630      	mov	r0, r6
 800df58:	f7ff ffa2 	bl	800dea0 <__sfputs_r>
 800df5c:	3001      	adds	r0, #1
 800df5e:	f000 80a7 	beq.w	800e0b0 <_vfiprintf_r+0x1ec>
 800df62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800df64:	445a      	add	r2, fp
 800df66:	9209      	str	r2, [sp, #36]	@ 0x24
 800df68:	f89a 3000 	ldrb.w	r3, [sl]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	f000 809f 	beq.w	800e0b0 <_vfiprintf_r+0x1ec>
 800df72:	2300      	movs	r3, #0
 800df74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800df78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df7c:	f10a 0a01 	add.w	sl, sl, #1
 800df80:	9304      	str	r3, [sp, #16]
 800df82:	9307      	str	r3, [sp, #28]
 800df84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df88:	931a      	str	r3, [sp, #104]	@ 0x68
 800df8a:	4654      	mov	r4, sl
 800df8c:	2205      	movs	r2, #5
 800df8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df92:	4853      	ldr	r0, [pc, #332]	@ (800e0e0 <_vfiprintf_r+0x21c>)
 800df94:	f7fe f9b1 	bl	800c2fa <memchr>
 800df98:	9a04      	ldr	r2, [sp, #16]
 800df9a:	b9d8      	cbnz	r0, 800dfd4 <_vfiprintf_r+0x110>
 800df9c:	06d1      	lsls	r1, r2, #27
 800df9e:	bf44      	itt	mi
 800dfa0:	2320      	movmi	r3, #32
 800dfa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfa6:	0713      	lsls	r3, r2, #28
 800dfa8:	bf44      	itt	mi
 800dfaa:	232b      	movmi	r3, #43	@ 0x2b
 800dfac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dfb0:	f89a 3000 	ldrb.w	r3, [sl]
 800dfb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfb6:	d015      	beq.n	800dfe4 <_vfiprintf_r+0x120>
 800dfb8:	4654      	mov	r4, sl
 800dfba:	2000      	movs	r0, #0
 800dfbc:	f04f 0c0a 	mov.w	ip, #10
 800dfc0:	9a07      	ldr	r2, [sp, #28]
 800dfc2:	4621      	mov	r1, r4
 800dfc4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfc8:	3b30      	subs	r3, #48	@ 0x30
 800dfca:	2b09      	cmp	r3, #9
 800dfcc:	d94b      	bls.n	800e066 <_vfiprintf_r+0x1a2>
 800dfce:	b1b0      	cbz	r0, 800dffe <_vfiprintf_r+0x13a>
 800dfd0:	9207      	str	r2, [sp, #28]
 800dfd2:	e014      	b.n	800dffe <_vfiprintf_r+0x13a>
 800dfd4:	eba0 0308 	sub.w	r3, r0, r8
 800dfd8:	fa09 f303 	lsl.w	r3, r9, r3
 800dfdc:	4313      	orrs	r3, r2
 800dfde:	46a2      	mov	sl, r4
 800dfe0:	9304      	str	r3, [sp, #16]
 800dfe2:	e7d2      	b.n	800df8a <_vfiprintf_r+0xc6>
 800dfe4:	9b03      	ldr	r3, [sp, #12]
 800dfe6:	1d19      	adds	r1, r3, #4
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	9103      	str	r1, [sp, #12]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	bfbb      	ittet	lt
 800dff0:	425b      	neglt	r3, r3
 800dff2:	f042 0202 	orrlt.w	r2, r2, #2
 800dff6:	9307      	strge	r3, [sp, #28]
 800dff8:	9307      	strlt	r3, [sp, #28]
 800dffa:	bfb8      	it	lt
 800dffc:	9204      	strlt	r2, [sp, #16]
 800dffe:	7823      	ldrb	r3, [r4, #0]
 800e000:	2b2e      	cmp	r3, #46	@ 0x2e
 800e002:	d10a      	bne.n	800e01a <_vfiprintf_r+0x156>
 800e004:	7863      	ldrb	r3, [r4, #1]
 800e006:	2b2a      	cmp	r3, #42	@ 0x2a
 800e008:	d132      	bne.n	800e070 <_vfiprintf_r+0x1ac>
 800e00a:	9b03      	ldr	r3, [sp, #12]
 800e00c:	3402      	adds	r4, #2
 800e00e:	1d1a      	adds	r2, r3, #4
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	9203      	str	r2, [sp, #12]
 800e014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e018:	9305      	str	r3, [sp, #20]
 800e01a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e0e4 <_vfiprintf_r+0x220>
 800e01e:	2203      	movs	r2, #3
 800e020:	4650      	mov	r0, sl
 800e022:	7821      	ldrb	r1, [r4, #0]
 800e024:	f7fe f969 	bl	800c2fa <memchr>
 800e028:	b138      	cbz	r0, 800e03a <_vfiprintf_r+0x176>
 800e02a:	2240      	movs	r2, #64	@ 0x40
 800e02c:	9b04      	ldr	r3, [sp, #16]
 800e02e:	eba0 000a 	sub.w	r0, r0, sl
 800e032:	4082      	lsls	r2, r0
 800e034:	4313      	orrs	r3, r2
 800e036:	3401      	adds	r4, #1
 800e038:	9304      	str	r3, [sp, #16]
 800e03a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e03e:	2206      	movs	r2, #6
 800e040:	4829      	ldr	r0, [pc, #164]	@ (800e0e8 <_vfiprintf_r+0x224>)
 800e042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e046:	f7fe f958 	bl	800c2fa <memchr>
 800e04a:	2800      	cmp	r0, #0
 800e04c:	d03f      	beq.n	800e0ce <_vfiprintf_r+0x20a>
 800e04e:	4b27      	ldr	r3, [pc, #156]	@ (800e0ec <_vfiprintf_r+0x228>)
 800e050:	bb1b      	cbnz	r3, 800e09a <_vfiprintf_r+0x1d6>
 800e052:	9b03      	ldr	r3, [sp, #12]
 800e054:	3307      	adds	r3, #7
 800e056:	f023 0307 	bic.w	r3, r3, #7
 800e05a:	3308      	adds	r3, #8
 800e05c:	9303      	str	r3, [sp, #12]
 800e05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e060:	443b      	add	r3, r7
 800e062:	9309      	str	r3, [sp, #36]	@ 0x24
 800e064:	e76a      	b.n	800df3c <_vfiprintf_r+0x78>
 800e066:	460c      	mov	r4, r1
 800e068:	2001      	movs	r0, #1
 800e06a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e06e:	e7a8      	b.n	800dfc2 <_vfiprintf_r+0xfe>
 800e070:	2300      	movs	r3, #0
 800e072:	f04f 0c0a 	mov.w	ip, #10
 800e076:	4619      	mov	r1, r3
 800e078:	3401      	adds	r4, #1
 800e07a:	9305      	str	r3, [sp, #20]
 800e07c:	4620      	mov	r0, r4
 800e07e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e082:	3a30      	subs	r2, #48	@ 0x30
 800e084:	2a09      	cmp	r2, #9
 800e086:	d903      	bls.n	800e090 <_vfiprintf_r+0x1cc>
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d0c6      	beq.n	800e01a <_vfiprintf_r+0x156>
 800e08c:	9105      	str	r1, [sp, #20]
 800e08e:	e7c4      	b.n	800e01a <_vfiprintf_r+0x156>
 800e090:	4604      	mov	r4, r0
 800e092:	2301      	movs	r3, #1
 800e094:	fb0c 2101 	mla	r1, ip, r1, r2
 800e098:	e7f0      	b.n	800e07c <_vfiprintf_r+0x1b8>
 800e09a:	ab03      	add	r3, sp, #12
 800e09c:	9300      	str	r3, [sp, #0]
 800e09e:	462a      	mov	r2, r5
 800e0a0:	4630      	mov	r0, r6
 800e0a2:	4b13      	ldr	r3, [pc, #76]	@ (800e0f0 <_vfiprintf_r+0x22c>)
 800e0a4:	a904      	add	r1, sp, #16
 800e0a6:	f7fd fbb1 	bl	800b80c <_printf_float>
 800e0aa:	4607      	mov	r7, r0
 800e0ac:	1c78      	adds	r0, r7, #1
 800e0ae:	d1d6      	bne.n	800e05e <_vfiprintf_r+0x19a>
 800e0b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0b2:	07d9      	lsls	r1, r3, #31
 800e0b4:	d405      	bmi.n	800e0c2 <_vfiprintf_r+0x1fe>
 800e0b6:	89ab      	ldrh	r3, [r5, #12]
 800e0b8:	059a      	lsls	r2, r3, #22
 800e0ba:	d402      	bmi.n	800e0c2 <_vfiprintf_r+0x1fe>
 800e0bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0be:	f7fe f91b 	bl	800c2f8 <__retarget_lock_release_recursive>
 800e0c2:	89ab      	ldrh	r3, [r5, #12]
 800e0c4:	065b      	lsls	r3, r3, #25
 800e0c6:	f53f af1f 	bmi.w	800df08 <_vfiprintf_r+0x44>
 800e0ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e0cc:	e71e      	b.n	800df0c <_vfiprintf_r+0x48>
 800e0ce:	ab03      	add	r3, sp, #12
 800e0d0:	9300      	str	r3, [sp, #0]
 800e0d2:	462a      	mov	r2, r5
 800e0d4:	4630      	mov	r0, r6
 800e0d6:	4b06      	ldr	r3, [pc, #24]	@ (800e0f0 <_vfiprintf_r+0x22c>)
 800e0d8:	a904      	add	r1, sp, #16
 800e0da:	f7fd fe35 	bl	800bd48 <_printf_i>
 800e0de:	e7e4      	b.n	800e0aa <_vfiprintf_r+0x1e6>
 800e0e0:	0800e5ea 	.word	0x0800e5ea
 800e0e4:	0800e5f0 	.word	0x0800e5f0
 800e0e8:	0800e5f4 	.word	0x0800e5f4
 800e0ec:	0800b80d 	.word	0x0800b80d
 800e0f0:	0800dea1 	.word	0x0800dea1

0800e0f4 <__swbuf_r>:
 800e0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0f6:	460e      	mov	r6, r1
 800e0f8:	4614      	mov	r4, r2
 800e0fa:	4605      	mov	r5, r0
 800e0fc:	b118      	cbz	r0, 800e106 <__swbuf_r+0x12>
 800e0fe:	6a03      	ldr	r3, [r0, #32]
 800e100:	b90b      	cbnz	r3, 800e106 <__swbuf_r+0x12>
 800e102:	f7fd ffcb 	bl	800c09c <__sinit>
 800e106:	69a3      	ldr	r3, [r4, #24]
 800e108:	60a3      	str	r3, [r4, #8]
 800e10a:	89a3      	ldrh	r3, [r4, #12]
 800e10c:	071a      	lsls	r2, r3, #28
 800e10e:	d501      	bpl.n	800e114 <__swbuf_r+0x20>
 800e110:	6923      	ldr	r3, [r4, #16]
 800e112:	b943      	cbnz	r3, 800e126 <__swbuf_r+0x32>
 800e114:	4621      	mov	r1, r4
 800e116:	4628      	mov	r0, r5
 800e118:	f000 f82a 	bl	800e170 <__swsetup_r>
 800e11c:	b118      	cbz	r0, 800e126 <__swbuf_r+0x32>
 800e11e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e122:	4638      	mov	r0, r7
 800e124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	6922      	ldr	r2, [r4, #16]
 800e12a:	b2f6      	uxtb	r6, r6
 800e12c:	1a98      	subs	r0, r3, r2
 800e12e:	6963      	ldr	r3, [r4, #20]
 800e130:	4637      	mov	r7, r6
 800e132:	4283      	cmp	r3, r0
 800e134:	dc05      	bgt.n	800e142 <__swbuf_r+0x4e>
 800e136:	4621      	mov	r1, r4
 800e138:	4628      	mov	r0, r5
 800e13a:	f7ff fda9 	bl	800dc90 <_fflush_r>
 800e13e:	2800      	cmp	r0, #0
 800e140:	d1ed      	bne.n	800e11e <__swbuf_r+0x2a>
 800e142:	68a3      	ldr	r3, [r4, #8]
 800e144:	3b01      	subs	r3, #1
 800e146:	60a3      	str	r3, [r4, #8]
 800e148:	6823      	ldr	r3, [r4, #0]
 800e14a:	1c5a      	adds	r2, r3, #1
 800e14c:	6022      	str	r2, [r4, #0]
 800e14e:	701e      	strb	r6, [r3, #0]
 800e150:	6962      	ldr	r2, [r4, #20]
 800e152:	1c43      	adds	r3, r0, #1
 800e154:	429a      	cmp	r2, r3
 800e156:	d004      	beq.n	800e162 <__swbuf_r+0x6e>
 800e158:	89a3      	ldrh	r3, [r4, #12]
 800e15a:	07db      	lsls	r3, r3, #31
 800e15c:	d5e1      	bpl.n	800e122 <__swbuf_r+0x2e>
 800e15e:	2e0a      	cmp	r6, #10
 800e160:	d1df      	bne.n	800e122 <__swbuf_r+0x2e>
 800e162:	4621      	mov	r1, r4
 800e164:	4628      	mov	r0, r5
 800e166:	f7ff fd93 	bl	800dc90 <_fflush_r>
 800e16a:	2800      	cmp	r0, #0
 800e16c:	d0d9      	beq.n	800e122 <__swbuf_r+0x2e>
 800e16e:	e7d6      	b.n	800e11e <__swbuf_r+0x2a>

0800e170 <__swsetup_r>:
 800e170:	b538      	push	{r3, r4, r5, lr}
 800e172:	4b29      	ldr	r3, [pc, #164]	@ (800e218 <__swsetup_r+0xa8>)
 800e174:	4605      	mov	r5, r0
 800e176:	6818      	ldr	r0, [r3, #0]
 800e178:	460c      	mov	r4, r1
 800e17a:	b118      	cbz	r0, 800e184 <__swsetup_r+0x14>
 800e17c:	6a03      	ldr	r3, [r0, #32]
 800e17e:	b90b      	cbnz	r3, 800e184 <__swsetup_r+0x14>
 800e180:	f7fd ff8c 	bl	800c09c <__sinit>
 800e184:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e188:	0719      	lsls	r1, r3, #28
 800e18a:	d422      	bmi.n	800e1d2 <__swsetup_r+0x62>
 800e18c:	06da      	lsls	r2, r3, #27
 800e18e:	d407      	bmi.n	800e1a0 <__swsetup_r+0x30>
 800e190:	2209      	movs	r2, #9
 800e192:	602a      	str	r2, [r5, #0]
 800e194:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e198:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e19c:	81a3      	strh	r3, [r4, #12]
 800e19e:	e033      	b.n	800e208 <__swsetup_r+0x98>
 800e1a0:	0758      	lsls	r0, r3, #29
 800e1a2:	d512      	bpl.n	800e1ca <__swsetup_r+0x5a>
 800e1a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1a6:	b141      	cbz	r1, 800e1ba <__swsetup_r+0x4a>
 800e1a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e1ac:	4299      	cmp	r1, r3
 800e1ae:	d002      	beq.n	800e1b6 <__swsetup_r+0x46>
 800e1b0:	4628      	mov	r0, r5
 800e1b2:	f7fe ff1d 	bl	800cff0 <_free_r>
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800e1ba:	89a3      	ldrh	r3, [r4, #12]
 800e1bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e1c0:	81a3      	strh	r3, [r4, #12]
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	6063      	str	r3, [r4, #4]
 800e1c6:	6923      	ldr	r3, [r4, #16]
 800e1c8:	6023      	str	r3, [r4, #0]
 800e1ca:	89a3      	ldrh	r3, [r4, #12]
 800e1cc:	f043 0308 	orr.w	r3, r3, #8
 800e1d0:	81a3      	strh	r3, [r4, #12]
 800e1d2:	6923      	ldr	r3, [r4, #16]
 800e1d4:	b94b      	cbnz	r3, 800e1ea <__swsetup_r+0x7a>
 800e1d6:	89a3      	ldrh	r3, [r4, #12]
 800e1d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e1dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e1e0:	d003      	beq.n	800e1ea <__swsetup_r+0x7a>
 800e1e2:	4621      	mov	r1, r4
 800e1e4:	4628      	mov	r0, r5
 800e1e6:	f000 f882 	bl	800e2ee <__smakebuf_r>
 800e1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1ee:	f013 0201 	ands.w	r2, r3, #1
 800e1f2:	d00a      	beq.n	800e20a <__swsetup_r+0x9a>
 800e1f4:	2200      	movs	r2, #0
 800e1f6:	60a2      	str	r2, [r4, #8]
 800e1f8:	6962      	ldr	r2, [r4, #20]
 800e1fa:	4252      	negs	r2, r2
 800e1fc:	61a2      	str	r2, [r4, #24]
 800e1fe:	6922      	ldr	r2, [r4, #16]
 800e200:	b942      	cbnz	r2, 800e214 <__swsetup_r+0xa4>
 800e202:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e206:	d1c5      	bne.n	800e194 <__swsetup_r+0x24>
 800e208:	bd38      	pop	{r3, r4, r5, pc}
 800e20a:	0799      	lsls	r1, r3, #30
 800e20c:	bf58      	it	pl
 800e20e:	6962      	ldrpl	r2, [r4, #20]
 800e210:	60a2      	str	r2, [r4, #8]
 800e212:	e7f4      	b.n	800e1fe <__swsetup_r+0x8e>
 800e214:	2000      	movs	r0, #0
 800e216:	e7f7      	b.n	800e208 <__swsetup_r+0x98>
 800e218:	2000018c 	.word	0x2000018c

0800e21c <_raise_r>:
 800e21c:	291f      	cmp	r1, #31
 800e21e:	b538      	push	{r3, r4, r5, lr}
 800e220:	4605      	mov	r5, r0
 800e222:	460c      	mov	r4, r1
 800e224:	d904      	bls.n	800e230 <_raise_r+0x14>
 800e226:	2316      	movs	r3, #22
 800e228:	6003      	str	r3, [r0, #0]
 800e22a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e22e:	bd38      	pop	{r3, r4, r5, pc}
 800e230:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e232:	b112      	cbz	r2, 800e23a <_raise_r+0x1e>
 800e234:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e238:	b94b      	cbnz	r3, 800e24e <_raise_r+0x32>
 800e23a:	4628      	mov	r0, r5
 800e23c:	f000 f830 	bl	800e2a0 <_getpid_r>
 800e240:	4622      	mov	r2, r4
 800e242:	4601      	mov	r1, r0
 800e244:	4628      	mov	r0, r5
 800e246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e24a:	f000 b817 	b.w	800e27c <_kill_r>
 800e24e:	2b01      	cmp	r3, #1
 800e250:	d00a      	beq.n	800e268 <_raise_r+0x4c>
 800e252:	1c59      	adds	r1, r3, #1
 800e254:	d103      	bne.n	800e25e <_raise_r+0x42>
 800e256:	2316      	movs	r3, #22
 800e258:	6003      	str	r3, [r0, #0]
 800e25a:	2001      	movs	r0, #1
 800e25c:	e7e7      	b.n	800e22e <_raise_r+0x12>
 800e25e:	2100      	movs	r1, #0
 800e260:	4620      	mov	r0, r4
 800e262:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e266:	4798      	blx	r3
 800e268:	2000      	movs	r0, #0
 800e26a:	e7e0      	b.n	800e22e <_raise_r+0x12>

0800e26c <raise>:
 800e26c:	4b02      	ldr	r3, [pc, #8]	@ (800e278 <raise+0xc>)
 800e26e:	4601      	mov	r1, r0
 800e270:	6818      	ldr	r0, [r3, #0]
 800e272:	f7ff bfd3 	b.w	800e21c <_raise_r>
 800e276:	bf00      	nop
 800e278:	2000018c 	.word	0x2000018c

0800e27c <_kill_r>:
 800e27c:	b538      	push	{r3, r4, r5, lr}
 800e27e:	2300      	movs	r3, #0
 800e280:	4d06      	ldr	r5, [pc, #24]	@ (800e29c <_kill_r+0x20>)
 800e282:	4604      	mov	r4, r0
 800e284:	4608      	mov	r0, r1
 800e286:	4611      	mov	r1, r2
 800e288:	602b      	str	r3, [r5, #0]
 800e28a:	f7fc fc9e 	bl	800abca <_kill>
 800e28e:	1c43      	adds	r3, r0, #1
 800e290:	d102      	bne.n	800e298 <_kill_r+0x1c>
 800e292:	682b      	ldr	r3, [r5, #0]
 800e294:	b103      	cbz	r3, 800e298 <_kill_r+0x1c>
 800e296:	6023      	str	r3, [r4, #0]
 800e298:	bd38      	pop	{r3, r4, r5, pc}
 800e29a:	bf00      	nop
 800e29c:	20003a90 	.word	0x20003a90

0800e2a0 <_getpid_r>:
 800e2a0:	f7fc bc8c 	b.w	800abbc <_getpid>

0800e2a4 <__swhatbuf_r>:
 800e2a4:	b570      	push	{r4, r5, r6, lr}
 800e2a6:	460c      	mov	r4, r1
 800e2a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2ac:	4615      	mov	r5, r2
 800e2ae:	2900      	cmp	r1, #0
 800e2b0:	461e      	mov	r6, r3
 800e2b2:	b096      	sub	sp, #88	@ 0x58
 800e2b4:	da0c      	bge.n	800e2d0 <__swhatbuf_r+0x2c>
 800e2b6:	89a3      	ldrh	r3, [r4, #12]
 800e2b8:	2100      	movs	r1, #0
 800e2ba:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e2be:	bf14      	ite	ne
 800e2c0:	2340      	movne	r3, #64	@ 0x40
 800e2c2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e2c6:	2000      	movs	r0, #0
 800e2c8:	6031      	str	r1, [r6, #0]
 800e2ca:	602b      	str	r3, [r5, #0]
 800e2cc:	b016      	add	sp, #88	@ 0x58
 800e2ce:	bd70      	pop	{r4, r5, r6, pc}
 800e2d0:	466a      	mov	r2, sp
 800e2d2:	f000 f849 	bl	800e368 <_fstat_r>
 800e2d6:	2800      	cmp	r0, #0
 800e2d8:	dbed      	blt.n	800e2b6 <__swhatbuf_r+0x12>
 800e2da:	9901      	ldr	r1, [sp, #4]
 800e2dc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e2e0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e2e4:	4259      	negs	r1, r3
 800e2e6:	4159      	adcs	r1, r3
 800e2e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2ec:	e7eb      	b.n	800e2c6 <__swhatbuf_r+0x22>

0800e2ee <__smakebuf_r>:
 800e2ee:	898b      	ldrh	r3, [r1, #12]
 800e2f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2f2:	079d      	lsls	r5, r3, #30
 800e2f4:	4606      	mov	r6, r0
 800e2f6:	460c      	mov	r4, r1
 800e2f8:	d507      	bpl.n	800e30a <__smakebuf_r+0x1c>
 800e2fa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e2fe:	6023      	str	r3, [r4, #0]
 800e300:	6123      	str	r3, [r4, #16]
 800e302:	2301      	movs	r3, #1
 800e304:	6163      	str	r3, [r4, #20]
 800e306:	b003      	add	sp, #12
 800e308:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e30a:	466a      	mov	r2, sp
 800e30c:	ab01      	add	r3, sp, #4
 800e30e:	f7ff ffc9 	bl	800e2a4 <__swhatbuf_r>
 800e312:	9f00      	ldr	r7, [sp, #0]
 800e314:	4605      	mov	r5, r0
 800e316:	4639      	mov	r1, r7
 800e318:	4630      	mov	r0, r6
 800e31a:	f7fe fedb 	bl	800d0d4 <_malloc_r>
 800e31e:	b948      	cbnz	r0, 800e334 <__smakebuf_r+0x46>
 800e320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e324:	059a      	lsls	r2, r3, #22
 800e326:	d4ee      	bmi.n	800e306 <__smakebuf_r+0x18>
 800e328:	f023 0303 	bic.w	r3, r3, #3
 800e32c:	f043 0302 	orr.w	r3, r3, #2
 800e330:	81a3      	strh	r3, [r4, #12]
 800e332:	e7e2      	b.n	800e2fa <__smakebuf_r+0xc>
 800e334:	89a3      	ldrh	r3, [r4, #12]
 800e336:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e33a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e33e:	81a3      	strh	r3, [r4, #12]
 800e340:	9b01      	ldr	r3, [sp, #4]
 800e342:	6020      	str	r0, [r4, #0]
 800e344:	b15b      	cbz	r3, 800e35e <__smakebuf_r+0x70>
 800e346:	4630      	mov	r0, r6
 800e348:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e34c:	f000 f81e 	bl	800e38c <_isatty_r>
 800e350:	b128      	cbz	r0, 800e35e <__smakebuf_r+0x70>
 800e352:	89a3      	ldrh	r3, [r4, #12]
 800e354:	f023 0303 	bic.w	r3, r3, #3
 800e358:	f043 0301 	orr.w	r3, r3, #1
 800e35c:	81a3      	strh	r3, [r4, #12]
 800e35e:	89a3      	ldrh	r3, [r4, #12]
 800e360:	431d      	orrs	r5, r3
 800e362:	81a5      	strh	r5, [r4, #12]
 800e364:	e7cf      	b.n	800e306 <__smakebuf_r+0x18>
	...

0800e368 <_fstat_r>:
 800e368:	b538      	push	{r3, r4, r5, lr}
 800e36a:	2300      	movs	r3, #0
 800e36c:	4d06      	ldr	r5, [pc, #24]	@ (800e388 <_fstat_r+0x20>)
 800e36e:	4604      	mov	r4, r0
 800e370:	4608      	mov	r0, r1
 800e372:	4611      	mov	r1, r2
 800e374:	602b      	str	r3, [r5, #0]
 800e376:	f7fc fc87 	bl	800ac88 <_fstat>
 800e37a:	1c43      	adds	r3, r0, #1
 800e37c:	d102      	bne.n	800e384 <_fstat_r+0x1c>
 800e37e:	682b      	ldr	r3, [r5, #0]
 800e380:	b103      	cbz	r3, 800e384 <_fstat_r+0x1c>
 800e382:	6023      	str	r3, [r4, #0]
 800e384:	bd38      	pop	{r3, r4, r5, pc}
 800e386:	bf00      	nop
 800e388:	20003a90 	.word	0x20003a90

0800e38c <_isatty_r>:
 800e38c:	b538      	push	{r3, r4, r5, lr}
 800e38e:	2300      	movs	r3, #0
 800e390:	4d05      	ldr	r5, [pc, #20]	@ (800e3a8 <_isatty_r+0x1c>)
 800e392:	4604      	mov	r4, r0
 800e394:	4608      	mov	r0, r1
 800e396:	602b      	str	r3, [r5, #0]
 800e398:	f7fc fc85 	bl	800aca6 <_isatty>
 800e39c:	1c43      	adds	r3, r0, #1
 800e39e:	d102      	bne.n	800e3a6 <_isatty_r+0x1a>
 800e3a0:	682b      	ldr	r3, [r5, #0]
 800e3a2:	b103      	cbz	r3, 800e3a6 <_isatty_r+0x1a>
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	bd38      	pop	{r3, r4, r5, pc}
 800e3a8:	20003a90 	.word	0x20003a90

0800e3ac <_init>:
 800e3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ae:	bf00      	nop
 800e3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3b2:	bc08      	pop	{r3}
 800e3b4:	469e      	mov	lr, r3
 800e3b6:	4770      	bx	lr

0800e3b8 <_fini>:
 800e3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ba:	bf00      	nop
 800e3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3be:	bc08      	pop	{r3}
 800e3c0:	469e      	mov	lr, r3
 800e3c2:	4770      	bx	lr
