{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510768819636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510768819636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:00:19 2017 " "Processing started: Wed Nov 15 13:00:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510768819636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768819636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_10 -c Lab_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_10 -c Lab_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768819636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510768820116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510768820116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_10-Lab " "Found design unit 1: Lab_10-Lab" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768831108 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_10 " "Found entity 1: Lab_10" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768831108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_10 " "Elaborating entity \"Lab_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LT Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"LT\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GT Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"GT\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQ Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"EQ\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[0\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[1\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[2\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[3\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[4\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[5\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[6\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[0\] Lab_10.vhd(23) " "Inferred latch for \"GT\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[1\] Lab_10.vhd(23) " "Inferred latch for \"GT\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[2\] Lab_10.vhd(23) " "Inferred latch for \"GT\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[3\] Lab_10.vhd(23) " "Inferred latch for \"GT\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[4\] Lab_10.vhd(23) " "Inferred latch for \"GT\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[5\] Lab_10.vhd(23) " "Inferred latch for \"GT\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[6\] Lab_10.vhd(23) " "Inferred latch for \"GT\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[0\] Lab_10.vhd(23) " "Inferred latch for \"LT\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[1\] Lab_10.vhd(23) " "Inferred latch for \"LT\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[2\] Lab_10.vhd(23) " "Inferred latch for \"LT\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[3\] Lab_10.vhd(23) " "Inferred latch for \"LT\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[4\] Lab_10.vhd(23) " "Inferred latch for \"LT\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[5\] Lab_10.vhd(23) " "Inferred latch for \"LT\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[6\] Lab_10.vhd(23) " "Inferred latch for \"LT\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768831139 "|Lab_10"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[0\] VCC " "Pin \"LT\[0\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|LT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[1\] VCC " "Pin \"LT\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|LT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[2\] VCC " "Pin \"LT\[2\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|LT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[6\] VCC " "Pin \"LT\[6\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|LT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GT\[1\] VCC " "Pin \"GT\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|GT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQ\[1\] VCC " "Pin \"EQ\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|EQ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQ\[2\] VCC " "Pin \"EQ\[2\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10_A/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768831685 "|Lab_10|EQ[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510768831685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510768831752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510768832148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768832148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510768832215 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510768832215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510768832215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510768832215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510768832298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:00:32 2017 " "Processing ended: Wed Nov 15 13:00:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510768832298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510768832298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510768832298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768832298 ""}
