#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov  9 23:07:07 2017
# Process ID: 31687
# Current directory: /home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1
# Command line: vivado -log fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl
# Log file: /home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/fifo.vds
# Journal file: /home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fifo.tcl -notrace
Command: synth_design -top fifo -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31701 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1203.637 ; gain = 69.000 ; free physical = 830 ; free virtual = 25870
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:17]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/.Xil/Vivado-31687-bcv-Vostro-430/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'f' of component 'fifo_generator_0' [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:33]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/.Xil/Vivado-31687-bcv-Vostro-430/realtime/fifo_generator_0_stub.vhdl:19]
WARNING: [Synth 8-3848] Net dout in module/entity fifo does not have driver. [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:11]
WARNING: [Synth 8-3848] Net full in module/entity fifo does not have driver. [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:12]
WARNING: [Synth 8-3848] Net empty in module/entity fifo does not have driver. [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'fifo' (1#1) [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.srcs/sources_1/new/fifo.vhd:17]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[7]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[6]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[5]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[4]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[3]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[2]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[1]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[0]
WARNING: [Synth 8-3331] design fifo has unconnected port full
WARNING: [Synth 8-3331] design fifo has unconnected port empty
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.137 ; gain = 110.500 ; free physical = 843 ; free virtual = 25883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1245.137 ; gain = 110.500 ; free physical = 840 ; free virtual = 25880
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/.Xil/Vivado-31687-bcv-Vostro-430/dcp3/fifo_generator_0_in_context.xdc] for cell 'f'
Finished Parsing XDC File [/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/.Xil/Vivado-31687-bcv-Vostro-430/dcp3/fifo_generator_0_in_context.xdc] for cell 'f'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.168 ; gain = 0.000 ; free physical = 601 ; free virtual = 25640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.168 ; gain = 386.531 ; free physical = 665 ; free virtual = 25704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.168 ; gain = 386.531 ; free physical = 665 ; free virtual = 25704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for f. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.168 ; gain = 386.531 ; free physical = 667 ; free virtual = 25706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.168 ; gain = 386.531 ; free physical = 667 ; free virtual = 25706
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design fifo has unconnected port dout[7]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[6]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[5]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[4]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[3]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[2]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[1]
WARNING: [Synth 8-3331] design fifo has unconnected port dout[0]
WARNING: [Synth 8-3331] design fifo has unconnected port full
WARNING: [Synth 8-3331] design fifo has unconnected port empty
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.168 ; gain = 386.531 ; free physical = 667 ; free virtual = 25707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1531.152 ; gain = 396.516 ; free physical = 581 ; free virtual = 25590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1531.152 ; gain = 396.516 ; free physical = 581 ; free virtual = 25590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 586 ; free virtual = 25595
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |fifo_generator_0_bbox |     1|
|2     |IBUF                  |    12|
|3     |OBUFT                 |    10|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.168 ; gain = 406.531 ; free physical = 587 ; free virtual = 25596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1541.168 ; gain = 130.500 ; free physical = 645 ; free virtual = 25654
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1541.176 ; gain = 406.531 ; free physical = 645 ; free virtual = 25654
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1546.168 ; gain = 428.113 ; free physical = 600 ; free virtual = 25598
INFO: [Common 17-1381] The checkpoint '/home/bcv/Documents/ECE395A/vhdl/fifo/fifo.runs/synth_1/fifo.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1546.168 ; gain = 0.000 ; free physical = 599 ; free virtual = 25596
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 23:07:50 2017...
