ISim log file
Running: X:\GITHUB\Square_root_Verilog_HW\M1_DigitByDigit_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb X:/GITHUB/Square_root_Verilog_HW/M1_DigitByDigit_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /M1_DigitByDigit/num 9 -radix unsigned
# isim force add /M1_DigitByDigit/num 9 -radix unsigned
# isim force add /M1_DigitByDigit/clk 1 -radix bin -value 0 -radix bin -time 500 ns -repeat 1 us
# isim force add /M1_DigitByDigit/clk 1 -radix bin -value 0 -radix bin -time 500 ns -repeat 1 us
# isim force add /M1_DigitByDigit/reset 0 -radix bin
# isim force add /M1_DigitByDigit/reset 0 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# isim force add /M1_DigitByDigit/reset 1 -radix bin
# isim force add /M1_DigitByDigit/reset 1 -radix bin
# run 1.00us
# isim force add /M1_DigitByDigit/reset 0 -radix bin
# isim force add /M1_DigitByDigit/reset 0 -radix bin
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
