<stg><name>copy_input_fmem2buff.8</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_568" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_568" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="13" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="24" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="32" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="34" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="36" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)

]]></Node>
<StgValue><ssdm name="cLoops_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %rLoops_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %rLoops)

]]></Node>
<StgValue><ssdm name="rLoops_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %nLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nLoops)

]]></Node>
<StgValue><ssdm name="nLoops_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %c_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:6  %inputs_offset1_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %inputs_offset1)

]]></Node>
<StgValue><ssdm name="inputs_offset1_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)

]]></Node>
<StgValue><ssdm name="inputs_offset_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="9">
<![CDATA[
:10  %c_cast2_cast = zext i9 %c_read to i10

]]></Node>
<StgValue><ssdm name="c_cast2_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4194304, [6 x i8]* @p_str4, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="22" op_1_bw="6" op_2_bw="16">
<![CDATA[
:13  %tmp = call i22 @_ssdm_op_BitConcatenate.i22.i6.i16(i6 %n_read, i16 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="22">
<![CDATA[
:14  %tmp_cast = zext i22 %tmp to i23

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:15  %tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %r_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="17">
<![CDATA[
:16  %tmp_cast_153 = zext i17 %tmp_s to i22

]]></Node>
<StgValue><ssdm name="tmp_cast_153"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:17  %tmp1 = add i17 -256, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="17">
<![CDATA[
:18  %tmp1_cast = sext i17 %tmp1 to i23

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %base_addr1 = add i23 %tmp1_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="base_addr1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:20  %tmp2 = add i22 %tmp, %tmp_cast_153

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="22">
<![CDATA[
:21  %tmp2_cast = zext i22 %tmp2 to i23

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22  %tmp3 = add i10 -257, %c_cast2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="10">
<![CDATA[
:23  %tmp3_cast = sext i10 %tmp3 to i23

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:24  %base_addr2 = add i23 %tmp3_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="base_addr2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:25  %tmp_25 = icmp eq i9 %c_read, 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:26  %tmp_26 = add i9 16, %c_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:27  %tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_26, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="5">
<![CDATA[
:28  %tmp_27 = zext i5 %cLoops_read to i6

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:29  %tmp_28 = add i6 1, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="22">
<![CDATA[
:30  %inputs_offset_cast_c = zext i22 %inputs_offset1_read to i24

]]></Node>
<StgValue><ssdm name="inputs_offset_cast_c"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %tmp_29 = add i6 2, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="9">
<![CDATA[
:32  %tmp_569 = trunc i9 %rLoops_read to i5

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:33  %tmp_30 = add i5 2, %tmp_569

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="6">
<![CDATA[
:34  %tmp_570 = trunc i6 %nLoops_read to i3

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:35  %tmp_31 = zext i6 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="33" op_0_bw="31">
<![CDATA[
:36  %sext_cast = zext i31 %inputs_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d2 = phi i23 [ %base_addr1, %0 ], [ %base_addr1_d1_7, %11 ]

]]></Node>
<StgValue><ssdm name="base_addr1_d2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:1  %base_addr2_d2 = phi i23 [ %base_addr2, %0 ], [ %base_addr2_d1_1, %11 ]

]]></Node>
<StgValue><ssdm name="base_addr2_d2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %tn = phi i2 [ 0, %0 ], [ %tn_9, %11 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="2">
<![CDATA[
:3  %tn_cast_cast = zext i2 %tn to i3

]]></Node>
<StgValue><ssdm name="tn_cast_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_32 = icmp slt i3 %tn_cast_cast, %tmp_570

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tn_9 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_9"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_32, label %2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str273)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)

]]></Node>
<StgValue><ssdm name="full_n_i18_0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:0  %base_addr1_d = phi i23 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_2, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="base_addr1_d"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
:1  %base_addr2_d = phi i23 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_1, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="base_addr2_d"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:2  %tr = phi i5 [ 0, %2 ], [ %tr_2, %.loopexit46 ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="5">
<![CDATA[
:3  %tr_cast_cast = zext i5 %tr to i9

]]></Node>
<StgValue><ssdm name="tr_cast_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %exitcond2 = icmp eq i5 %tr, %tmp_30

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tr_2 = add i5 %tr, 1

]]></Node>
<StgValue><ssdm name="tr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str274)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_35 = add i9 %tr_cast_cast, %r_read

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_36 = icmp eq i9 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_37 = icmp ugt i9 %tmp_35, -256

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond = or i1 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond, label %.preheader45.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_25, label %.preheader44.0, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="23">
<![CDATA[
:0  %tmp_40 = sext i23 %base_addr2_d to i24

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %tmp_41 = add i24 %inputs_offset_cast_c, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="33" op_0_bw="24">
<![CDATA[
:2  %tmp_189_cast = sext i24 %tmp_41 to i33

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %sum9 = add i33 %sext_cast, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="33">
<![CDATA[
:4  %sum9_cast = sext i33 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5  %inputs_addr_1 = getelementptr half* %inputs, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="inputs_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_568, label %.preheader41.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader44.0:0  %full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i8_0_0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="23">
<![CDATA[
.preheader44.0:1  %tmp_38 = sext i23 %base_addr1_d to i24

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader44.0:2  %tmp_39 = add i24 %inputs_offset_cast_c, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="33" op_0_bw="24">
<![CDATA[
.preheader44.0:3  %tmp_186_cast = sext i24 %tmp_39 to i33

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader44.0:4  %sum3 = add i33 %sext_cast, %tmp_186_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="33">
<![CDATA[
.preheader44.0:5  %sum3_cast = sext i33 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader44.0:6  %inputs_addr = getelementptr half* %inputs, i64 %sum3_cast

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader45.preheader:0  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:0  %base_addr1_d1_7 = add i23 %base_addr1_d2, 65536

]]></Node>
<StgValue><ssdm name="base_addr1_d1_7"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:1  %base_addr2_d1_1 = add i23 %base_addr2_d2, 65536

]]></Node>
<StgValue><ssdm name="base_addr2_d1_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str273, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader.preheader:0  %inputs_addr_3_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 18)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i8 = phi i5 [ %i_1, %10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i8, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_1 = add i5 %i8, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_573 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_1)

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_573)

]]></Node>
<StgValue><ssdm name="full_n_i16_0"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader39.0:0  %full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i14_0_0"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader39.0:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.loopexit43.loopexit:0  br label %.loopexit43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit43:0  br label %.loopexit46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.loopexit46:0  %base_addr1_d2_2 = add i23 %base_addr1_d, 256

]]></Node>
<StgValue><ssdm name="base_addr1_d2_2"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.loopexit46:1  %base_addr2_d2_1 = add i23 %base_addr2_d, 256

]]></Node>
<StgValue><ssdm name="base_addr2_d2_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit46:2  %empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str274, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.loopexit46:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="152" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="157" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader41.preheader:0  %inputs_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_1, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="inputs_addr_3_rd_req"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:1  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader41:0  %i6 = phi i6 [ %i_10, %9 ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:1  %exitcond4 = icmp eq i6 %i6, %tmp_28

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader41:2  %i_10 = add i6 %i6, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:3  br i1 %exitcond4, label %.preheader39.0, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="163" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_572 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_1)

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_572)

]]></Node>
<StgValue><ssdm name="full_n_i12_0"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="170" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="171" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="172" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="176" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader44.0:7  %inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)

]]></Node>
<StgValue><ssdm name="inputs_addr_rd_req"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.0:8  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="178" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader42:0  %i5 = phi i5 [ %i_9, %7 ], [ 0, %.preheader44.0 ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="179" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader42:1  %exitcond3 = icmp eq i5 %i5, -15

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader42:3  %i_9 = add i5 %i5, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:4  br i1 %exitcond3, label %.loopexit43.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="183" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_571 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="184" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="186" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="34" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_571)

]]></Node>
<StgValue><ssdm name="full_n_i10_0"/></StgValue>
</operation>

<operation id="188" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="189" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader45:0  %i = phi i6 [ %i_8, %5 ], [ 0, %.preheader45.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="191" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader45:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader45:2  %exitcond1 = icmp eq i6 %i, %tmp_29

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader45:3  %i_8 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader45:4  br i1 %exitcond1, label %.loopexit46.loopexit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="35" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)

]]></Node>
<StgValue><ssdm name="full_n_i_0"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="201" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.loopexit46.loopexit:0  br label %.loopexit46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
