<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2805x Driver API Documentation: SPI</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2805x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SPI</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___s_p_i___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#struct___s_p_i___obj__">_SPI_Obj_</a></td></tr>
<tr class="memdesc:struct___s_p_i___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial peripheral interface (SPI) object.  <a href="group___s_p_i.html#struct___s_p_i___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaaf4bbc10450309f5b4a78732490be987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaf4bbc10450309f5b4a78732490be987">SPIA_BASE_ADDR</a>&#160;&#160;&#160;(0x00007040)</td></tr>
<tr class="memdesc:gaaf4bbc10450309f5b4a78732490be987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the serial peripheral interface (SPI) A registers.  <a href="#gaaf4bbc10450309f5b4a78732490be987">More...</a><br /></td></tr>
<tr class="separator:gaaf4bbc10450309f5b4a78732490be987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3fc6ecb57252ddbe95f2d3a117e051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaab3fc6ecb57252ddbe95f2d3a117e051">SPIB_BASE_ADDR</a>&#160;&#160;&#160;(0x00007740)</td></tr>
<tr class="memdesc:gaab3fc6ecb57252ddbe95f2d3a117e051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the serial peripheral interface (SPI) B registers.  <a href="#gaab3fc6ecb57252ddbe95f2d3a117e051">More...</a><br /></td></tr>
<tr class="separator:gaab3fc6ecb57252ddbe95f2d3a117e051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62219f19b0d73f22c14d53ebed3f6bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga62219f19b0d73f22c14d53ebed3f6bb9">SPI_SPICCR_CHAR_LENGTH_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga62219f19b0d73f22c14d53ebed3f6bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPICHAR3-0 bits in the SPICCR register.  <a href="#ga62219f19b0d73f22c14d53ebed3f6bb9">More...</a><br /></td></tr>
<tr class="separator:ga62219f19b0d73f22c14d53ebed3f6bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520249c733a02955d6a8916f6efa8726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga520249c733a02955d6a8916f6efa8726">SPI_SPICCR_SPILBK_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga520249c733a02955d6a8916f6efa8726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPILBK bits in the SPICCR register.  <a href="#ga520249c733a02955d6a8916f6efa8726">More...</a><br /></td></tr>
<tr class="separator:ga520249c733a02955d6a8916f6efa8726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc674486289f92601a5d530b3b0c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga29cc674486289f92601a5d530b3b0c4f">SPI_SPICCR_CLKPOL_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga29cc674486289f92601a5d530b3b0c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLOCK POLARITY bits in the SPICCR register.  <a href="#ga29cc674486289f92601a5d530b3b0c4f">More...</a><br /></td></tr>
<tr class="separator:ga29cc674486289f92601a5d530b3b0c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafafb112a99dafb607e14d39c82cfd6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaafafb112a99dafb607e14d39c82cfd6e">SPI_SPICCR_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaafafb112a99dafb607e14d39c82cfd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPI SW Reset bits in the SPICCR register.  <a href="#gaafafb112a99dafb607e14d39c82cfd6e">More...</a><br /></td></tr>
<tr class="separator:gaafafb112a99dafb607e14d39c82cfd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3866056d1a42c1c6c007f900f08b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1a3866056d1a42c1c6c007f900f08b4c">SPI_SPIST_INTFLAG_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga1a3866056d1a42c1c6c007f900f08b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPI INT Flag in the SPIST register.  <a href="#ga1a3866056d1a42c1c6c007f900f08b4c">More...</a><br /></td></tr>
<tr class="separator:ga1a3866056d1a42c1c6c007f900f08b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676e2846544c07bf47a369f93d7d656b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga676e2846544c07bf47a369f93d7d656b">SPI_SPIST_TXBUF_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga676e2846544c07bf47a369f93d7d656b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TX BUF FULL FLAG in the SPIST register.  <a href="#ga676e2846544c07bf47a369f93d7d656b">More...</a><br /></td></tr>
<tr class="separator:ga676e2846544c07bf47a369f93d7d656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc259cdc2ddca452060219157c5dd197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafc259cdc2ddca452060219157c5dd197">SPI_SPICTL_INT_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafc259cdc2ddca452060219157c5dd197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPI INT ENA bits in the SPICTL register.  <a href="#gafc259cdc2ddca452060219157c5dd197">More...</a><br /></td></tr>
<tr class="separator:gafc259cdc2ddca452060219157c5dd197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53c0e809da1ada3d1f3d0b9f81b7446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae53c0e809da1ada3d1f3d0b9f81b7446">SPI_SPICTL_TALK_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gae53c0e809da1ada3d1f3d0b9f81b7446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TALK bits in the SPICTL register.  <a href="#gae53c0e809da1ada3d1f3d0b9f81b7446">More...</a><br /></td></tr>
<tr class="separator:gae53c0e809da1ada3d1f3d0b9f81b7446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d16fe92be4621123bfeadcce0736b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf3d16fe92be4621123bfeadcce0736b7">SPI_SPICTL_MODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf3d16fe92be4621123bfeadcce0736b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the MASTER/SLAVE bits in the SPICTL register.  <a href="#gaf3d16fe92be4621123bfeadcce0736b7">More...</a><br /></td></tr>
<tr class="separator:gaf3d16fe92be4621123bfeadcce0736b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494759b1f04ac12888b61d0af1e2d6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga494759b1f04ac12888b61d0af1e2d6f4">SPI_SPICTL_CLK_PHASE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga494759b1f04ac12888b61d0af1e2d6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLOCK PHASE bits in the SPICTL register.  <a href="#ga494759b1f04ac12888b61d0af1e2d6f4">More...</a><br /></td></tr>
<tr class="separator:ga494759b1f04ac12888b61d0af1e2d6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf13f229e11a3d3187edb50d35e24d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacf13f229e11a3d3187edb50d35e24d26">SPI_SPICTL_OVRRUN_INT_ENA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gacf13f229e11a3d3187edb50d35e24d26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OVERRUN INT ENA bits in the SPICTL register.  <a href="#gacf13f229e11a3d3187edb50d35e24d26">More...</a><br /></td></tr>
<tr class="separator:gacf13f229e11a3d3187edb50d35e24d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb330a450feb43d7df1db7951cc8db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaffb330a450feb43d7df1db7951cc8db7">SPI_SPIFFRX_IL_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaffb330a450feb43d7df1db7951cc8db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFIL4-0 bits in the SPIFFRX register.  <a href="#gaffb330a450feb43d7df1db7951cc8db7">More...</a><br /></td></tr>
<tr class="separator:gaffb330a450feb43d7df1db7951cc8db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d22fe234db76632fd7e10f4ef6f50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa9d22fe234db76632fd7e10f4ef6f50a">SPI_SPIFFRX_IENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa9d22fe234db76632fd7e10f4ef6f50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFIENA bits in the SPIFFRX register.  <a href="#gaa9d22fe234db76632fd7e10f4ef6f50a">More...</a><br /></td></tr>
<tr class="separator:gaa9d22fe234db76632fd7e10f4ef6f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9acb852f64bd54bc34c5eb35a87303e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9acb852f64bd54bc34c5eb35a87303e9">SPI_SPIFFRX_INTCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga9acb852f64bd54bc34c5eb35a87303e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFINT CLR bits in the SPIFFRX register.  <a href="#ga9acb852f64bd54bc34c5eb35a87303e9">More...</a><br /></td></tr>
<tr class="separator:ga9acb852f64bd54bc34c5eb35a87303e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbd95ab84380f2676b6bc3d089b433f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7bbd95ab84380f2676b6bc3d089b433f">SPI_SPIFFRX_INT_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga7bbd95ab84380f2676b6bc3d089b433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFINT CLR bits in the SPIFFRX register.  <a href="#ga7bbd95ab84380f2676b6bc3d089b433f">More...</a><br /></td></tr>
<tr class="separator:ga7bbd95ab84380f2676b6bc3d089b433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152533c740544d923f9acaada44eab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga9152533c740544d923f9acaada44eab7">SPI_SPIFFRX_FIFO_ST_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga9152533c740544d923f9acaada44eab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFST4-0 bits in the SPIFFRX register.  <a href="#ga9152533c740544d923f9acaada44eab7">More...</a><br /></td></tr>
<tr class="separator:ga9152533c740544d923f9acaada44eab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbbf29da5d31f79f3e311a3d980faa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabbbbf29da5d31f79f3e311a3d980faa5">SPI_SPIFFRX_FIFO_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gabbbbf29da5d31f79f3e311a3d980faa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFIFO Reset bits in the SPIFFRX register.  <a href="#gabbbbf29da5d31f79f3e311a3d980faa5">More...</a><br /></td></tr>
<tr class="separator:gabbbbf29da5d31f79f3e311a3d980faa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d17f31319d4badf9b367b3e9e4d37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac3d17f31319d4badf9b367b3e9e4d37d">SPI_SPIFFRX_FIFO_OVFCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gac3d17f31319d4badf9b367b3e9e4d37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFOVF CLR bits in the SPIFFRX register.  <a href="#gac3d17f31319d4badf9b367b3e9e4d37d">More...</a><br /></td></tr>
<tr class="separator:gac3d17f31319d4badf9b367b3e9e4d37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25869023456a37eeec5d1606bd45ff27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga25869023456a37eeec5d1606bd45ff27">SPI_SPIFFRX_FIFO_OVF_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga25869023456a37eeec5d1606bd45ff27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the RXFFOVF bits in the SPIFFRX register.  <a href="#ga25869023456a37eeec5d1606bd45ff27">More...</a><br /></td></tr>
<tr class="separator:ga25869023456a37eeec5d1606bd45ff27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e19dd154fec7bffa3e529e088ddbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab4e19dd154fec7bffa3e529e088ddbcf">SPI_SPIFFTX_IL_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab4e19dd154fec7bffa3e529e088ddbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFIL4-0 bits in the SPIFFTX register.  <a href="#gab4e19dd154fec7bffa3e529e088ddbcf">More...</a><br /></td></tr>
<tr class="separator:gab4e19dd154fec7bffa3e529e088ddbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f70fd51d60b6b0ad5a275d303eba73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga92f70fd51d60b6b0ad5a275d303eba73">SPI_SPIFFTX_IENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga92f70fd51d60b6b0ad5a275d303eba73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFIENA bits in the SPIFFTX register.  <a href="#ga92f70fd51d60b6b0ad5a275d303eba73">More...</a><br /></td></tr>
<tr class="separator:ga92f70fd51d60b6b0ad5a275d303eba73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf349b34950dbc6a3f6d532226a53353e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf349b34950dbc6a3f6d532226a53353e">SPI_SPIFFTX_INTCLR_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaf349b34950dbc6a3f6d532226a53353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFINT CLR bits in the SPIFFTX register.  <a href="#gaf349b34950dbc6a3f6d532226a53353e">More...</a><br /></td></tr>
<tr class="separator:gaf349b34950dbc6a3f6d532226a53353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878d688f98e6ddd686e46b934a103c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga878d688f98e6ddd686e46b934a103c67">SPI_SPIFFTX_INT_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga878d688f98e6ddd686e46b934a103c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFINT bits in the SPIFFTX register.  <a href="#ga878d688f98e6ddd686e46b934a103c67">More...</a><br /></td></tr>
<tr class="separator:ga878d688f98e6ddd686e46b934a103c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3591d910456728b6a7e44fe3b7f4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaff3591d910456728b6a7e44fe3b7f4ac">SPI_SPIFFTX_FIFO_ST_BITS</a>&#160;&#160;&#160;(31 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaff3591d910456728b6a7e44fe3b7f4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFFST4-0 bits in the SPIFFTX register.  <a href="#gaff3591d910456728b6a7e44fe3b7f4ac">More...</a><br /></td></tr>
<tr class="separator:gaff3591d910456728b6a7e44fe3b7f4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472e9365198881f5a089d17ac973af1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga472e9365198881f5a089d17ac973af1e">SPI_SPIFFTX_FIFO_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga472e9365198881f5a089d17ac973af1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TXFIFO Reset bits in the SPIFFTX register.  <a href="#ga472e9365198881f5a089d17ac973af1e">More...</a><br /></td></tr>
<tr class="separator:ga472e9365198881f5a089d17ac973af1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c02d098fda1deb02c82387c573830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa68c02d098fda1deb02c82387c573830">SPI_SPIFFTX_FIFO_ENA_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gaa68c02d098fda1deb02c82387c573830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPIFFENA bits in the SPIFFTX register.  <a href="#gaa68c02d098fda1deb02c82387c573830">More...</a><br /></td></tr>
<tr class="separator:gaa68c02d098fda1deb02c82387c573830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabbe9243310bdcad19057060e0f221dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaabbe9243310bdcad19057060e0f221dc">SPI_SPIFFTX_CHAN_RESET_BITS</a>&#160;&#160;&#160;( 1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaabbe9243310bdcad19057060e0f221dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SPIRST bits in the SPIFFTX register.  <a href="#gaabbe9243310bdcad19057060e0f221dc">More...</a><br /></td></tr>
<tr class="separator:gaabbe9243310bdcad19057060e0f221dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b5f3c6158a596e0b7dceda3b5eae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga30b5f3c6158a596e0b7dceda3b5eae79">SPI_SPIPRI_SUSP_BITS</a>&#160;&#160;&#160;(  3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga30b5f3c6158a596e0b7dceda3b5eae79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SUSP bits in the SPIPRI register.  <a href="#ga30b5f3c6158a596e0b7dceda3b5eae79">More...</a><br /></td></tr>
<tr class="separator:ga30b5f3c6158a596e0b7dceda3b5eae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e858d6ddded3df3d7d602db6dc233d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7e858d6ddded3df3d7d602db6dc233d3">SPI_SPIPRI_STE_INV_BITS</a>&#160;&#160;&#160;(  1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga7e858d6ddded3df3d7d602db6dc233d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the STE_INV bits in the SPIPRI register.  <a href="#ga7e858d6ddded3df3d7d602db6dc233d3">More...</a><br /></td></tr>
<tr class="separator:ga7e858d6ddded3df3d7d602db6dc233d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8353a7b86eccb30e57b88872234f5005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8353a7b86eccb30e57b88872234f5005">SPI_SPIPRI_TRIWIRE</a>&#160;&#160;&#160;(  1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8353a7b86eccb30e57b88872234f5005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TRIWIRE bits in the SPIPRI register.  <a href="#ga8353a7b86eccb30e57b88872234f5005">More...</a><br /></td></tr>
<tr class="separator:ga8353a7b86eccb30e57b88872234f5005"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga40a2992c4a5501b22829d44633dcf952"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___s_p_i.html#struct___s_p_i___obj__">_SPI_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga40a2992c4a5501b22829d44633dcf952">SPI_Obj</a></td></tr>
<tr class="memdesc:ga40a2992c4a5501b22829d44633dcf952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial peripheral interface (SPI) object.  <a href="#ga40a2992c4a5501b22829d44633dcf952">More...</a><br /></td></tr>
<tr class="separator:ga40a2992c4a5501b22829d44633dcf952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8679b055892f49076098a21ad84642e7"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___s_p_i.html#struct___s_p_i___obj__">_SPI_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a></td></tr>
<tr class="memdesc:ga8679b055892f49076098a21ad84642e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the serial peripheral interface (SPI) handle.  <a href="#ga8679b055892f49076098a21ad84642e7">More...</a><br /></td></tr>
<tr class="separator:ga8679b055892f49076098a21ad84642e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa92305e16644e496ac89226b3982d49c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa92305e16644e496ac89226b3982d49c">SPI_BaudRate_e</a> { <a class="el" href="group___s_p_i.html#ggaa92305e16644e496ac89226b3982d49ca540486c68c82c461fb9710d5145d8a54">SPI_BaudRate_LSPCLK_Over_Four</a> =0, 
<a class="el" href="group___s_p_i.html#ggaa92305e16644e496ac89226b3982d49cafcab8fc68fe91b18b7dbcc0aee15c5e7">SPI_BaudRate_1_MBaud</a> =(14 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:gaa92305e16644e496ac89226b3982d49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) baud rates.  <a href="group___s_p_i.html#gaa92305e16644e496ac89226b3982d49c">More...</a><br /></td></tr>
<tr class="separator:gaa92305e16644e496ac89226b3982d49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c446cde07b73ff46ca049f4fbddc343"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4c446cde07b73ff46ca049f4fbddc343">SPI_CharLength_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343ae9e0b6e9b59b5591ac58dfb28cf874ae">SPI_CharLength_1_Bit</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a2a6ff8c07a3dfde15a7e5586dfb70e57">SPI_CharLength_2_Bits</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a63ff94a909e1c6f927e956c6c73b7979">SPI_CharLength_3_Bits</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343ad61c6bedc5905809f44d5d567849f80b">SPI_CharLength_4_Bits</a> =(3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a1792412b16af0c4fe325cff09dc2f38c">SPI_CharLength_5_Bits</a> =(4 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a11d417d551f704430fbfa933fe62b13f">SPI_CharLength_6_Bits</a> =(5 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a22f671fc8380f6e13efb642aba8f11a6">SPI_CharLength_7_Bits</a> =(6 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a31112a398a277a7e3b2d6efa4ae24168">SPI_CharLength_8_Bits</a> =(7 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343aed49b54fd07531a298c3fc8bdb307d01">SPI_CharLength_9_Bits</a> =(8 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a29e6cfcc7291f31e4d475932210f8266">SPI_CharLength_10_Bits</a> =(9 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343ab34733a89bb2421ea028934bbed74400">SPI_CharLength_11_Bits</a> =(10 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343af51d08274a2777dfa49bbd7795994e3b">SPI_CharLength_12_Bits</a> =(11 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a0b16a544b2ae32d01fd8928e013bf64d">SPI_CharLength_13_Bits</a> =(12 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343ad842d3cf2c2f34f8f856b0638ed8fb8f">SPI_CharLength_14_Bits</a> =(13 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343a03ff25100f4599fa4f7ea8462066a80a">SPI_CharLength_15_Bits</a> =(14 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga4c446cde07b73ff46ca049f4fbddc343aeb8465405933920d764c61829346cd73">SPI_CharLength_16_Bits</a> =(15 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga4c446cde07b73ff46ca049f4fbddc343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) character lengths.  <a href="group___s_p_i.html#ga4c446cde07b73ff46ca049f4fbddc343">More...</a><br /></td></tr>
<tr class="separator:ga4c446cde07b73ff46ca049f4fbddc343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b7b8a10fc3a66d3ea9762ae574b70e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac2b7b8a10fc3a66d3ea9762ae574b70e">SPI_ClkPhase_e</a> { <a class="el" href="group___s_p_i.html#ggac2b7b8a10fc3a66d3ea9762ae574b70ea3cf55b2ea2dc58212eea6938bcc6bbff">SPI_ClkPhase_Normal</a> =(0&lt;&lt;3), 
<a class="el" href="group___s_p_i.html#ggac2b7b8a10fc3a66d3ea9762ae574b70eaaeb1bfa60019d6ddf99e3b0a4b12dbf6">SPI_ClkPhase_Delayed</a> =(1&lt;&lt;3)
 }</td></tr>
<tr class="memdesc:gac2b7b8a10fc3a66d3ea9762ae574b70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) clock phase.  <a href="group___s_p_i.html#gac2b7b8a10fc3a66d3ea9762ae574b70e">More...</a><br /></td></tr>
<tr class="separator:gac2b7b8a10fc3a66d3ea9762ae574b70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96e820f47a47ba8fe0df57976824ca4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gad96e820f47a47ba8fe0df57976824ca4">SPI_ClkPolarity_e</a> { <a class="el" href="group___s_p_i.html#ggad96e820f47a47ba8fe0df57976824ca4a5bf2ef209715058442a2707aa8c232a1">SPI_ClkPolarity_OutputRisingEdge_InputFallingEdge</a> =(0 &lt;&lt; 6), 
<a class="el" href="group___s_p_i.html#ggad96e820f47a47ba8fe0df57976824ca4a67dfc161c7e6fed843a52f10cfe66300">SPI_ClkPolarity_OutputFallingEdge_InputRisingEdge</a> =(1 &lt;&lt; 6)
 }</td></tr>
<tr class="memdesc:gad96e820f47a47ba8fe0df57976824ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) clock polarity for the input and output data.  <a href="group___s_p_i.html#gad96e820f47a47ba8fe0df57976824ca4">More...</a><br /></td></tr>
<tr class="separator:gad96e820f47a47ba8fe0df57976824ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af20632fe200a031eebe1d414ef15e6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2af20632fe200a031eebe1d414ef15e6">SPI_Mode_e</a> { <a class="el" href="group___s_p_i.html#gga2af20632fe200a031eebe1d414ef15e6abc31e0f5c5fa48a51a30c291d04e0821">SPI_Mode_Slave</a> =(0&lt;&lt;2), 
<a class="el" href="group___s_p_i.html#gga2af20632fe200a031eebe1d414ef15e6a27907a819fe089bc6a9ea1dae15bf7ab">SPI_Mode_Master</a> =(1&lt;&lt;2)
 }</td></tr>
<tr class="memdesc:ga2af20632fe200a031eebe1d414ef15e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) network mode control.  <a href="group___s_p_i.html#ga2af20632fe200a031eebe1d414ef15e6">More...</a><br /></td></tr>
<tr class="separator:ga2af20632fe200a031eebe1d414ef15e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e2c9c795d7e8d08f7e9f3237aa688"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1a7e2c9c795d7e8d08f7e9f3237aa688a5005a9992d85a25389aafde7cb656d24">SPI_FifoLevel_Empty</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga1a7e2c9c795d7e8d08f7e9f3237aa688ad702d7927c6c87569b894000a28eb234">SPI_FifoLevel_1_Word</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga1a7e2c9c795d7e8d08f7e9f3237aa688a4d255fb2e4d8de956f9dc2b72c5f006c">SPI_FifoLevel_2_Words</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#gga1a7e2c9c795d7e8d08f7e9f3237aa688a7ff33d89f4ee7259d2dbb853fe986c3e">SPI_FifoLevel_3_Words</a> =(3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#gga1a7e2c9c795d7e8d08f7e9f3237aa688a2a25cdf555a091e76f9dac7d622967b4">SPI_FifoLevel_4_Words</a> =(4 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga1a7e2c9c795d7e8d08f7e9f3237aa688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) FIFO level.  <a href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">More...</a><br /></td></tr>
<tr class="separator:ga1a7e2c9c795d7e8d08f7e9f3237aa688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb248728467aa2da6a39fdad74fba850"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a> { <br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggaeb248728467aa2da6a39fdad74fba850a662fbd5affb13ed11122e8abce112b6c">SPI_FifoStatus_Empty</a> =(0 &lt;&lt; 8), 
<a class="el" href="group___s_p_i.html#ggaeb248728467aa2da6a39fdad74fba850a2b9b1102884dda0da0b16901a03a6e1f">SPI_FifoStatus_1_Word</a> =(1 &lt;&lt; 8), 
<a class="el" href="group___s_p_i.html#ggaeb248728467aa2da6a39fdad74fba850a9370b9b5e943ffdfb28dde5a37b596d8">SPI_FifoStatus_2_Words</a> =(2 &lt;&lt; 8), 
<a class="el" href="group___s_p_i.html#ggaeb248728467aa2da6a39fdad74fba850a6fc5d07969c3e444a26514a535876e06">SPI_FifoStatus_3_Words</a> =(3 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___s_p_i.html#ggaeb248728467aa2da6a39fdad74fba850a52a44577a9a61dd34d0507ca206edabd">SPI_FifoStatus_4_Words</a> =(4 &lt;&lt; 8)
<br />
 }</td></tr>
<tr class="memdesc:gaeb248728467aa2da6a39fdad74fba850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) FIFO status.  <a href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">More...</a><br /></td></tr>
<tr class="separator:gaeb248728467aa2da6a39fdad74fba850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1802f508ab187218d8c81b02998533da"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1802f508ab187218d8c81b02998533da">SPI_Priority_e</a> { <a class="el" href="group___s_p_i.html#gga1802f508ab187218d8c81b02998533daafd27e92959ed1941fb92e7953712b4f6">SPI_Priority_Immediate</a> =(0 &lt;&lt; 4), 
<a class="el" href="group___s_p_i.html#gga1802f508ab187218d8c81b02998533daae7883cec34d9b35dea4dd59494ef736a">SPI_Priority_FreeRun</a> =(1 &lt;&lt; 4), 
<a class="el" href="group___s_p_i.html#gga1802f508ab187218d8c81b02998533daa80e146a0d51c882779c0a71a6fb74aa7">SPI_Priority_AfterRxRxSeq</a> =(2 &lt;&lt; 4)
 }</td></tr>
<tr class="memdesc:ga1802f508ab187218d8c81b02998533da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the the serial peripheral interface (SPI) priority.  <a href="group___s_p_i.html#ga1802f508ab187218d8c81b02998533da">More...</a><br /></td></tr>
<tr class="separator:ga1802f508ab187218d8c81b02998533da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa9dcfcc2a1b96b89f6cb6803cfc7f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gadaa9dcfcc2a1b96b89f6cb6803cfc7f6">SPI_IntFlagStatus_e</a> { <a class="el" href="group___s_p_i.html#ggadaa9dcfcc2a1b96b89f6cb6803cfc7f6add578840dafdeb0474a4529d27438428">SPI_IntFlagStatus_InProgress</a> =(0&lt;&lt;6), 
<a class="el" href="group___s_p_i.html#ggadaa9dcfcc2a1b96b89f6cb6803cfc7f6aec588d7bc395bd8da5676c4e916454e2">SPI_IntFlagStatus_Completed</a> =(1&lt;&lt;6)
 }</td></tr>
<tr class="memdesc:gadaa9dcfcc2a1b96b89f6cb6803cfc7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) Interrupt Flag Status.  <a href="group___s_p_i.html#gadaa9dcfcc2a1b96b89f6cb6803cfc7f6">More...</a><br /></td></tr>
<tr class="separator:gadaa9dcfcc2a1b96b89f6cb6803cfc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb9309dd2d9bec0b7870bb7c5e5a5c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabdb9309dd2d9bec0b7870bb7c5e5a5c0">SPI_SteInv_e</a> { <a class="el" href="group___s_p_i.html#ggabdb9309dd2d9bec0b7870bb7c5e5a5c0a5d17c1e11183565aa5d0918584828a67">SPI_SteInv_ActiveLow</a> =(0 &lt;&lt; 1), 
<a class="el" href="group___s_p_i.html#ggabdb9309dd2d9bec0b7870bb7c5e5a5c0a00f22685ed1ebe892c0a81fd967925b5">SPI_SteInv_ActiveHigh</a> =(1 &lt;&lt; 1)
 }</td></tr>
<tr class="memdesc:gabdb9309dd2d9bec0b7870bb7c5e5a5c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the the serial peripheral interface (SPI) STE pin status.  <a href="group___s_p_i.html#gabdb9309dd2d9bec0b7870bb7c5e5a5c0">More...</a><br /></td></tr>
<tr class="separator:gabdb9309dd2d9bec0b7870bb7c5e5a5c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff70b919ebe7a7e3d8b8cf4f40d74e25"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaff70b919ebe7a7e3d8b8cf4f40d74e25">SPI_TriWire_e</a> { <a class="el" href="group___s_p_i.html#ggaff70b919ebe7a7e3d8b8cf4f40d74e25a0aae54e6c9ec20fdbff40cac23a6adfc">SPI_TriWire_NormalFourWire</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___s_p_i.html#ggaff70b919ebe7a7e3d8b8cf4f40d74e25afb10543fa5fc7aa1ed42046d6bd9ec39">SPI_TriWire_ThreeWire</a> =(1 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:gaff70b919ebe7a7e3d8b8cf4f40d74e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the tri-wire status.  <a href="group___s_p_i.html#gaff70b919ebe7a7e3d8b8cf4f40d74e25">More...</a><br /></td></tr>
<tr class="separator:gaff70b919ebe7a7e3d8b8cf4f40d74e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92688bb2fc0d4f7051032802cfd1bdb2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga92688bb2fc0d4f7051032802cfd1bdb2">SPI_TxBufferStatus_e</a> { <a class="el" href="group___s_p_i.html#gga92688bb2fc0d4f7051032802cfd1bdb2a7ff8a6d9a6c50a76500d096a08344955">SPI_TxBufferStatus_Empty</a> =(0&lt;&lt;5), 
<a class="el" href="group___s_p_i.html#gga92688bb2fc0d4f7051032802cfd1bdb2ab1530bae61c7370761fe03d6269a2cc0">SPI_TxBufferStatus_Full</a> =(1&lt;&lt;5)
 }</td></tr>
<tr class="memdesc:ga92688bb2fc0d4f7051032802cfd1bdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) Tx Buffer Status.  <a href="group___s_p_i.html#ga92688bb2fc0d4f7051032802cfd1bdb2">More...</a><br /></td></tr>
<tr class="separator:ga92688bb2fc0d4f7051032802cfd1bdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc85b13175237820698cfb45aac95ee"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1dc85b13175237820698cfb45aac95ee">SPI_EmulationSuspend_e</a> { <a class="el" href="group___s_p_i.html#gga1dc85b13175237820698cfb45aac95eeaa27f2cba84573bde1c1c7cf3ade2a399">SPI_TxSuspend_00</a> =(0x0&lt;&lt;4), 
<a class="el" href="group___s_p_i.html#gga1dc85b13175237820698cfb45aac95eea518c4dd0c607dd89fb94d55175f0d8c7">SPI_TxSuspend_10</a> =(0x2&lt;&lt;4), 
<a class="el" href="group___s_p_i.html#gga1dc85b13175237820698cfb45aac95eeafd6ef05eb12a0e975d91b8c63afc7749">SPI_TxSuspend_free</a> =(0x1&lt;&lt;4)
 }</td></tr>
<tr class="memdesc:ga1dc85b13175237820698cfb45aac95ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the serial peripheral interface (SPI) Enumeration suspend bits.  <a href="group___s_p_i.html#ga1dc85b13175237820698cfb45aac95ee">More...</a><br /></td></tr>
<tr class="separator:ga1dc85b13175237820698cfb45aac95ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac3eb7b54d808e28b40dade497b64ae8d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac3eb7b54d808e28b40dade497b64ae8d">SPI_clearRxFifoOvf</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gac3eb7b54d808e28b40dade497b64ae8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Rx FIFO overflow flag.  <a href="#gac3eb7b54d808e28b40dade497b64ae8d">More...</a><br /></td></tr>
<tr class="separator:gac3eb7b54d808e28b40dade497b64ae8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b2e38c30fb4d85142cacfdb5c395cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae1b2e38c30fb4d85142cacfdb5c395cd">SPI_clearRxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gae1b2e38c30fb4d85142cacfdb5c395cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Rx FIFO interrupt flag.  <a href="#gae1b2e38c30fb4d85142cacfdb5c395cd">More...</a><br /></td></tr>
<tr class="separator:gae1b2e38c30fb4d85142cacfdb5c395cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98716957a52995735eff936d88beaf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6c98716957a52995735eff936d88beaf">SPI_clearTxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga6c98716957a52995735eff936d88beaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the Tx FIFO interrupt flag.  <a href="#ga6c98716957a52995735eff936d88beaf">More...</a><br /></td></tr>
<tr class="separator:ga6c98716957a52995735eff936d88beaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdda1504f86d303808fb4f7bb09a7a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gabcdda1504f86d303808fb4f7bb09a7a3">SPI_disableInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gabcdda1504f86d303808fb4f7bb09a7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) interrupt.  <a href="#gabcdda1504f86d303808fb4f7bb09a7a3">More...</a><br /></td></tr>
<tr class="separator:gabcdda1504f86d303808fb4f7bb09a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f8228226175606678f69bfa71bb79e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac4f8228226175606678f69bfa71bb79e">SPI_disableLoopBack</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gac4f8228226175606678f69bfa71bb79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) loop back mode.  <a href="#gac4f8228226175606678f69bfa71bb79e">More...</a><br /></td></tr>
<tr class="separator:gac4f8228226175606678f69bfa71bb79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3e509200c11069639f6a436e308b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaece3e509200c11069639f6a436e308b1">SPI_disableOverRunInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaece3e509200c11069639f6a436e308b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) over-run interrupt.  <a href="#gaece3e509200c11069639f6a436e308b1">More...</a><br /></td></tr>
<tr class="separator:gaece3e509200c11069639f6a436e308b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4f9e9ed26cca09e76ad47e0ffadae6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga3c4f9e9ed26cca09e76ad47e0ffadae6">SPI_disableRxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga3c4f9e9ed26cca09e76ad47e0ffadae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) receive FIFO interrupt.  <a href="#ga3c4f9e9ed26cca09e76ad47e0ffadae6">More...</a><br /></td></tr>
<tr class="separator:ga3c4f9e9ed26cca09e76ad47e0ffadae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583e8d6a65ebbb8f90d9fbe83839eb2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga583e8d6a65ebbb8f90d9fbe83839eb2b">SPI_disableTx</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga583e8d6a65ebbb8f90d9fbe83839eb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) master/slave transmit mode.  <a href="#ga583e8d6a65ebbb8f90d9fbe83839eb2b">More...</a><br /></td></tr>
<tr class="separator:ga583e8d6a65ebbb8f90d9fbe83839eb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07992ff09a0fcdb7b7c05da56e5f334f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga07992ff09a0fcdb7b7c05da56e5f334f">SPI_disableTxFifoEnh</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga07992ff09a0fcdb7b7c05da56e5f334f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) transmit FIFO enhancements.  <a href="#ga07992ff09a0fcdb7b7c05da56e5f334f">More...</a><br /></td></tr>
<tr class="separator:ga07992ff09a0fcdb7b7c05da56e5f334f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe6bcad76dd628e66906b21ba590e24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaffe6bcad76dd628e66906b21ba590e24">SPI_disableTxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaffe6bcad76dd628e66906b21ba590e24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the serial peripheral interface (SPI) transmit FIFO interrupt.  <a href="#gaffe6bcad76dd628e66906b21ba590e24">More...</a><br /></td></tr>
<tr class="separator:gaffe6bcad76dd628e66906b21ba590e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1ac28135be02324c62110daffafe69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0a1ac28135be02324c62110daffafe69">SPI_enable</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga0a1ac28135be02324c62110daffafe69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI)  <a href="#ga0a1ac28135be02324c62110daffafe69">More...</a><br /></td></tr>
<tr class="separator:ga0a1ac28135be02324c62110daffafe69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f4324ba4651e567716378a98745324"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga79f4324ba4651e567716378a98745324">SPI_enableChannels</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga79f4324ba4651e567716378a98745324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) transmit and receive channels.  <a href="#ga79f4324ba4651e567716378a98745324">More...</a><br /></td></tr>
<tr class="separator:ga79f4324ba4651e567716378a98745324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116ccd8fe4cadbb48bbd9f1d44f47953"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga116ccd8fe4cadbb48bbd9f1d44f47953">SPI_enableInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga116ccd8fe4cadbb48bbd9f1d44f47953"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) interrupt.  <a href="#ga116ccd8fe4cadbb48bbd9f1d44f47953">More...</a><br /></td></tr>
<tr class="separator:ga116ccd8fe4cadbb48bbd9f1d44f47953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb656747fc60dd645fc41cda919354c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4cb656747fc60dd645fc41cda919354c">SPI_enableLoopBack</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga4cb656747fc60dd645fc41cda919354c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) loop back mode.  <a href="#ga4cb656747fc60dd645fc41cda919354c">More...</a><br /></td></tr>
<tr class="separator:ga4cb656747fc60dd645fc41cda919354c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0696a5e2652afe09d544f6dab8d38c36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga0696a5e2652afe09d544f6dab8d38c36">SPI_enableOverRunInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga0696a5e2652afe09d544f6dab8d38c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) over-run interrupt.  <a href="#ga0696a5e2652afe09d544f6dab8d38c36">More...</a><br /></td></tr>
<tr class="separator:ga0696a5e2652afe09d544f6dab8d38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d77fde9a10dcb4b7166d7538139f62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf7d77fde9a10dcb4b7166d7538139f62">SPI_enableRxFifo</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaf7d77fde9a10dcb4b7166d7538139f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) receive FIFO.  <a href="#gaf7d77fde9a10dcb4b7166d7538139f62">More...</a><br /></td></tr>
<tr class="separator:gaf7d77fde9a10dcb4b7166d7538139f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e545dac61a09535ea281c10ef89f08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga04e545dac61a09535ea281c10ef89f08">SPI_enableRxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga04e545dac61a09535ea281c10ef89f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) receive FIFO interrupt.  <a href="#ga04e545dac61a09535ea281c10ef89f08">More...</a><br /></td></tr>
<tr class="separator:ga04e545dac61a09535ea281c10ef89f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac254945ff4cee92cd603a7f3e79e8a9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac254945ff4cee92cd603a7f3e79e8a9d">SPI_enableTx</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gac254945ff4cee92cd603a7f3e79e8a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) masater/slave transmit mode.  <a href="#gac254945ff4cee92cd603a7f3e79e8a9d">More...</a><br /></td></tr>
<tr class="separator:gac254945ff4cee92cd603a7f3e79e8a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37248f9bc1916d763aa37e40ce43bd5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gac37248f9bc1916d763aa37e40ce43bd5">SPI_enableTxFifo</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gac37248f9bc1916d763aa37e40ce43bd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-enables the serial peripheral interface (SPI) transmit FIFO.  <a href="#gac37248f9bc1916d763aa37e40ce43bd5">More...</a><br /></td></tr>
<tr class="separator:gac37248f9bc1916d763aa37e40ce43bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6526c904a8679e822c80a3ae99038a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaaa6526c904a8679e822c80a3ae99038a">SPI_enableTxFifoEnh</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaaa6526c904a8679e822c80a3ae99038a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) transmit FIFO enhancements.  <a href="#gaaa6526c904a8679e822c80a3ae99038a">More...</a><br /></td></tr>
<tr class="separator:gaaa6526c904a8679e822c80a3ae99038a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34175b8436524f5057e7e7529752e697"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga34175b8436524f5057e7e7529752e697">SPI_enableTxFifoInt</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga34175b8436524f5057e7e7529752e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the serial peripheral interface (SPI) transmit FIFO interrupt.  <a href="#ga34175b8436524f5057e7e7529752e697">More...</a><br /></td></tr>
<tr class="separator:ga34175b8436524f5057e7e7529752e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c1e5c3a16ca4d67af09a2c6c1117bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga69c1e5c3a16ca4d67af09a2c6c1117bb">SPI_getRxFifoStatus</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga69c1e5c3a16ca4d67af09a2c6c1117bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial peripheral interface (SPI) receive FIFO status.  <a href="#ga69c1e5c3a16ca4d67af09a2c6c1117bb">More...</a><br /></td></tr>
<tr class="separator:ga69c1e5c3a16ca4d67af09a2c6c1117bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e1db8b6182e3aa83d9bb6625a9e920"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga55e1db8b6182e3aa83d9bb6625a9e920">SPI_getTxFifoStatus</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga55e1db8b6182e3aa83d9bb6625a9e920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial peripheral interface (SPI) transmit FIFO status.  <a href="#ga55e1db8b6182e3aa83d9bb6625a9e920">More...</a><br /></td></tr>
<tr class="separator:ga55e1db8b6182e3aa83d9bb6625a9e920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3669eb311a48d7bda7c169c3792dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i.html#gadaa9dcfcc2a1b96b89f6cb6803cfc7f6">SPI_IntFlagStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga1a3669eb311a48d7bda7c169c3792dc1">SPI_getIntFlagStatus</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga1a3669eb311a48d7bda7c169c3792dc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial peripheral interface (SPI) Interrupt Flag status.  <a href="#ga1a3669eb311a48d7bda7c169c3792dc1">More...</a><br /></td></tr>
<tr class="separator:ga1a3669eb311a48d7bda7c169c3792dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716f5c9055cbf39209f79b7f18b3942d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i.html#ga92688bb2fc0d4f7051032802cfd1bdb2">SPI_TxBufferStatus_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga716f5c9055cbf39209f79b7f18b3942d">SPI_getTxBufferStatus</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga716f5c9055cbf39209f79b7f18b3942d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the serial peripheral interface (SPI) Tx Buffer status.  <a href="#ga716f5c9055cbf39209f79b7f18b3942d">More...</a><br /></td></tr>
<tr class="separator:ga716f5c9055cbf39209f79b7f18b3942d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4118cf01900beae7d2933275359fee8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga4118cf01900beae7d2933275359fee8e">SPI_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:ga4118cf01900beae7d2933275359fee8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the serial peripheral interface (SPI) object handle.  <a href="#ga4118cf01900beae7d2933275359fee8e">More...</a><br /></td></tr>
<tr class="separator:ga4118cf01900beae7d2933275359fee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934e7162ea20b5efe74c67d837dd63ff"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga934e7162ea20b5efe74c67d837dd63ff">SPI_read</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga934e7162ea20b5efe74c67d837dd63ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the serial peripheral interface (SPI)  <a href="#ga934e7162ea20b5efe74c67d837dd63ff">More...</a><br /></td></tr>
<tr class="separator:ga934e7162ea20b5efe74c67d837dd63ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a93276c8ba738fdd56e698f57f9dd9"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaa4a93276c8ba738fdd56e698f57f9dd9">SPI_readEmu</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaa4a93276c8ba738fdd56e698f57f9dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the serial peripheral interface (SPI) during emulation.  <a href="#gaa4a93276c8ba738fdd56e698f57f9dd9">More...</a><br /></td></tr>
<tr class="separator:gaa4a93276c8ba738fdd56e698f57f9dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff294efad088949e561cb82135ef887b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaff294efad088949e561cb82135ef887b">SPI_reset</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaff294efad088949e561cb82135ef887b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial peripheral interface (SPI)  <a href="#gaff294efad088949e561cb82135ef887b">More...</a><br /></td></tr>
<tr class="separator:gaff294efad088949e561cb82135ef887b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf044a4698afc78a1187c7d639ffdf764"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaf044a4698afc78a1187c7d639ffdf764">SPI_resetChannels</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:gaf044a4698afc78a1187c7d639ffdf764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial peripheral interface (SPI) transmit and receive channels.  <a href="#gaf044a4698afc78a1187c7d639ffdf764">More...</a><br /></td></tr>
<tr class="separator:gaf044a4698afc78a1187c7d639ffdf764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769c44b6a163e1325c06410e06eb296f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga769c44b6a163e1325c06410e06eb296f">SPI_resetRxFifo</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga769c44b6a163e1325c06410e06eb296f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial peripheral interface (SPI) receive FIFO.  <a href="#ga769c44b6a163e1325c06410e06eb296f">More...</a><br /></td></tr>
<tr class="separator:ga769c44b6a163e1325c06410e06eb296f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5524b6a876082de8f2ab16d64c40eddb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga5524b6a876082de8f2ab16d64c40eddb">SPI_resetTxFifo</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle)</td></tr>
<tr class="memdesc:ga5524b6a876082de8f2ab16d64c40eddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the serial peripheral interface (SPI) transmit FIFO.  <a href="#ga5524b6a876082de8f2ab16d64c40eddb">More...</a><br /></td></tr>
<tr class="separator:ga5524b6a876082de8f2ab16d64c40eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6850f8aa00a638d8036d8ee92f6d359"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gab6850f8aa00a638d8036d8ee92f6d359">SPI_setBaudRate</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#gaa92305e16644e496ac89226b3982d49c">SPI_BaudRate_e</a> baudRate)</td></tr>
<tr class="memdesc:gab6850f8aa00a638d8036d8ee92f6d359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) baud rate.  <a href="#gab6850f8aa00a638d8036d8ee92f6d359">More...</a><br /></td></tr>
<tr class="separator:gab6850f8aa00a638d8036d8ee92f6d359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaaeba056a161506390f5bd8941545e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gacdaaeba056a161506390f5bd8941545e">SPI_setCharLength</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga4c446cde07b73ff46ca049f4fbddc343">SPI_CharLength_e</a> length)</td></tr>
<tr class="memdesc:gacdaaeba056a161506390f5bd8941545e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) character length.  <a href="#gacdaaeba056a161506390f5bd8941545e">More...</a><br /></td></tr>
<tr class="separator:gacdaaeba056a161506390f5bd8941545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7812bf64f1eec3b05cbffb4e968ed50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae7812bf64f1eec3b05cbffb4e968ed50">SPI_setClkPhase</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#gac2b7b8a10fc3a66d3ea9762ae574b70e">SPI_ClkPhase_e</a> clkPhase)</td></tr>
<tr class="memdesc:gae7812bf64f1eec3b05cbffb4e968ed50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) clock phase.  <a href="#gae7812bf64f1eec3b05cbffb4e968ed50">More...</a><br /></td></tr>
<tr class="separator:gae7812bf64f1eec3b05cbffb4e968ed50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3c0d0c894f638458a0f0ab36b115e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gafa3c0d0c894f638458a0f0ab36b115e4">SPI_setClkPolarity</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#gad96e820f47a47ba8fe0df57976824ca4">SPI_ClkPolarity_e</a> polarity)</td></tr>
<tr class="memdesc:gafa3c0d0c894f638458a0f0ab36b115e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) clock polarity.  <a href="#gafa3c0d0c894f638458a0f0ab36b115e4">More...</a><br /></td></tr>
<tr class="separator:gafa3c0d0c894f638458a0f0ab36b115e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08bd2e249b8859dd9115ab5da6f7920b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga08bd2e249b8859dd9115ab5da6f7920b">SPI_setMode</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga2af20632fe200a031eebe1d414ef15e6">SPI_Mode_e</a> mode)</td></tr>
<tr class="memdesc:ga08bd2e249b8859dd9115ab5da6f7920b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) network mode.  <a href="#ga08bd2e249b8859dd9115ab5da6f7920b">More...</a><br /></td></tr>
<tr class="separator:ga08bd2e249b8859dd9115ab5da6f7920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ec1c75146e18bb32784fff39e51485"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga37ec1c75146e18bb32784fff39e51485">SPI_setRxFifoIntLevel</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a> fifoLevel)</td></tr>
<tr class="memdesc:ga37ec1c75146e18bb32784fff39e51485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) receive FIFO level for generating an interrupt.  <a href="#ga37ec1c75146e18bb32784fff39e51485">More...</a><br /></td></tr>
<tr class="separator:ga37ec1c75146e18bb32784fff39e51485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aafbd2ea1e4dafb5ad20379627cca1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gae4aafbd2ea1e4dafb5ad20379627cca1">SPI_setPriority</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga1802f508ab187218d8c81b02998533da">SPI_Priority_e</a> priority)</td></tr>
<tr class="memdesc:gae4aafbd2ea1e4dafb5ad20379627cca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the priority of the SPI port vis-a-vis the EMU.  <a href="#gae4aafbd2ea1e4dafb5ad20379627cca1">More...</a><br /></td></tr>
<tr class="separator:gae4aafbd2ea1e4dafb5ad20379627cca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e44614b2d97930b746af78090ce1df4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga2e44614b2d97930b746af78090ce1df4">SPI_setSteInv</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#gabdb9309dd2d9bec0b7870bb7c5e5a5c0">SPI_SteInv_e</a> steinv)</td></tr>
<tr class="memdesc:ga2e44614b2d97930b746af78090ce1df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls pin inversion of STE pin.  <a href="#ga2e44614b2d97930b746af78090ce1df4">More...</a><br /></td></tr>
<tr class="separator:ga2e44614b2d97930b746af78090ce1df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd371fbf9de6b511df75c5a69f7fa90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga6bd371fbf9de6b511df75c5a69f7fa90">SPI_setSuspend</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga1dc85b13175237820698cfb45aac95ee">SPI_EmulationSuspend_e</a> emuSuspend)</td></tr>
<tr class="memdesc:ga6bd371fbf9de6b511df75c5a69f7fa90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) emulation suspend bits.  <a href="#ga6bd371fbf9de6b511df75c5a69f7fa90">More...</a><br /></td></tr>
<tr class="separator:ga6bd371fbf9de6b511df75c5a69f7fa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8866d68bd7440c3d39599bc3682ab0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gaad8866d68bd7440c3d39599bc3682ab0">SPI_setTriWire</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#gaff70b919ebe7a7e3d8b8cf4f40d74e25">SPI_TriWire_e</a> triwire)</td></tr>
<tr class="memdesc:gaad8866d68bd7440c3d39599bc3682ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets SPI port operating mode.  <a href="#gaad8866d68bd7440c3d39599bc3682ab0">More...</a><br /></td></tr>
<tr class="separator:gaad8866d68bd7440c3d39599bc3682ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7861097bd21763292cbcfbbcb7a45d6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga7861097bd21763292cbcfbbcb7a45d6e">SPI_setTxDelay</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const uint_least8_t delay)</td></tr>
<tr class="memdesc:ga7861097bd21763292cbcfbbcb7a45d6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) transmit delay.  <a href="#ga7861097bd21763292cbcfbbcb7a45d6e">More...</a><br /></td></tr>
<tr class="separator:ga7861097bd21763292cbcfbbcb7a45d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4f76a95dfd75e388dec4d53ac1915f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#gace4f76a95dfd75e388dec4d53ac1915f">SPI_setTxFifoIntLevel</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const <a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a> fifoLevel)</td></tr>
<tr class="memdesc:gace4f76a95dfd75e388dec4d53ac1915f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the serial peripheral interface (SPI) transmit FIFO level for generating an interrupt.  <a href="#gace4f76a95dfd75e388dec4d53ac1915f">More...</a><br /></td></tr>
<tr class="separator:gace4f76a95dfd75e388dec4d53ac1915f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f7896de97e39367f1525f318d6d9ad"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga40f7896de97e39367f1525f318d6d9ad">SPI_write</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const uint16_t data)</td></tr>
<tr class="memdesc:ga40f7896de97e39367f1525f318d6d9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data to the serial peripheral interface (SPI)  <a href="#ga40f7896de97e39367f1525f318d6d9ad">More...</a><br /></td></tr>
<tr class="separator:ga40f7896de97e39367f1525f318d6d9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a65cd3d02de58ed72cd3f3177b7003c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i.html#ga8a65cd3d02de58ed72cd3f3177b7003c">SPI_write8</a> (<a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> spiHandle, const uint16_t data)</td></tr>
<tr class="memdesc:ga8a65cd3d02de58ed72cd3f3177b7003c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a byte of data to the serial peripheral interface (SPI)  <a href="#ga8a65cd3d02de58ed72cd3f3177b7003c">More...</a><br /></td></tr>
<tr class="separator:ga8a65cd3d02de58ed72cd3f3177b7003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct___s_p_i___obj__" id="struct___s_p_i___obj__"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _SPI_Obj_</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Defines the serial peripheral interface (SPI) object. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00346">346</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae40724a683667e14746628f1e131410b"></a>volatile uint16_t</td>
<td class="fieldname">
rsvd_1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f9f515e9a104d2930c8d29d91f56abc"></a>volatile uint16_t</td>
<td class="fieldname">
rsvd_2</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adb251109da581a42e8168352d502e8aa"></a>volatile uint16_t</td>
<td class="fieldname">
rsvd_3[2]</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a23c2305c47e6697f1759e1fdc3e3467c"></a>volatile uint16_t</td>
<td class="fieldname">
SPIBRR</td>
<td class="fielddoc">
SPI Baud Rate Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6709dd007c118810c8e2fcd5cafeb93e"></a>volatile uint16_t</td>
<td class="fieldname">
SPICCR</td>
<td class="fielddoc">
SPI Configuration Control Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a76767588de76a888cb1ca5839784599b"></a>volatile uint16_t</td>
<td class="fieldname">
SPICTL</td>
<td class="fielddoc">
SPI Operation Control Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a20ce3832cad04fc75c360bf2ccab81e5"></a>volatile uint16_t</td>
<td class="fieldname">
SPIDAT</td>
<td class="fielddoc">
SPI Serial Data Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a184dddab080b4dbfdec9bb9959e81625"></a>volatile uint16_t</td>
<td class="fieldname">
SPIEMU</td>
<td class="fielddoc">
SPI Emulation Buffer Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a25d22ef070d0c9946a0a90236d81b5f7"></a>volatile uint16_t</td>
<td class="fieldname">
SPIFFCT</td>
<td class="fielddoc">
SPI FIFO Control Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae3f7e0467e07bb5265211f2346eacdcf"></a>volatile uint16_t</td>
<td class="fieldname">
SPIFFRX</td>
<td class="fielddoc">
SPI FIFO Receive Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9a7ea9f1be8058231fa7f7c01cc4217e"></a>volatile uint16_t</td>
<td class="fieldname">
SPIFFTX</td>
<td class="fielddoc">
SPI FIFO Transmit Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a24b9000a35c6a41d0192d4b96fa56fcc"></a>volatile uint16_t</td>
<td class="fieldname">
SPIPRI</td>
<td class="fielddoc">
SPI Priority Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeabe434cdc6c082fe614aed1e58fd59f"></a>volatile uint16_t</td>
<td class="fieldname">
SPIRXBUF</td>
<td class="fielddoc">
SPI Serial Input Buffer Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac010d9d7b30c74840e9d85b24ca31d4f"></a>volatile uint16_t</td>
<td class="fieldname">
SPIST</td>
<td class="fielddoc">
SPI Status Register. </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4f2495166dc6585a679252356a668b26"></a>volatile uint16_t</td>
<td class="fieldname">
SPITXBUF</td>
<td class="fielddoc">
SPI Serial Output Buffer Register. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga62219f19b0d73f22c14d53ebed3f6bb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICCR_CHAR_LENGTH_BITS&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPICHAR3-0 bits in the SPICCR register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00079">79</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00428">SPI_setCharLength()</a>.</p>

</div>
</div>
<a class="anchor" id="ga29cc674486289f92601a5d530b3b0c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICCR_CLKPOL_BITS&#160;&#160;&#160;( 1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CLOCK POLARITY bits in the SPICCR register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00087">87</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00455">SPI_setClkPolarity()</a>.</p>

</div>
</div>
<a class="anchor" id="gaafafb112a99dafb607e14d39c82cfd6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICCR_RESET_BITS&#160;&#160;&#160;( 1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPI SW Reset bits in the SPICCR register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00091">91</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00175">SPI_enable()</a>, and <a class="el" href="spi_8c_source.html#l00370">SPI_reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga520249c733a02955d6a8916f6efa8726"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICCR_SPILBK_BITS&#160;&#160;&#160;( 1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPILBK bits in the SPICCR register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00083">83</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00104">SPI_disableLoopBack()</a>, and <a class="el" href="spi_8c_source.html#l00211">SPI_enableLoopBack()</a>.</p>

</div>
</div>
<a class="anchor" id="ga494759b1f04ac12888b61d0af1e2d6f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICTL_CLK_PHASE_BITS&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the CLOCK PHASE bits in the SPICTL register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00115">115</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc259cdc2ddca452060219157c5dd197"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICTL_INT_ENA_BITS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPI INT ENA bits in the SPICTL register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00103">103</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00092">SPI_disableInt()</a>, and <a class="el" href="spi_8c_source.html#l00199">SPI_enableInt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3d16fe92be4621123bfeadcce0736b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICTL_MODE_BITS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the MASTER/SLAVE bits in the SPICTL register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00111">111</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf13f229e11a3d3187edb50d35e24d26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICTL_OVRRUN_INT_ENA_BITS&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the OVERRUN INT ENA bits in the SPICTL register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00119">119</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00116">SPI_disableOverRunInt()</a>, and <a class="el" href="spi_8c_source.html#l00223">SPI_enableOverRunInt()</a>.</p>

</div>
</div>
<a class="anchor" id="gae53c0e809da1ada3d1f3d0b9f81b7446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPICTL_TALK_BITS&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TALK bits in the SPICTL register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00107">107</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00139">SPI_disableTx()</a>, and <a class="el" href="spi_8c_source.html#l00259">SPI_enableTx()</a>.</p>

</div>
</div>
<a class="anchor" id="ga25869023456a37eeec5d1606bd45ff27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_FIFO_OVF_BITS&#160;&#160;&#160;( 1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFOVF bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00152">152</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3d17f31319d4badf9b367b3e9e4d37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_FIFO_OVFCLR_BITS&#160;&#160;&#160;( 1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFOVF CLR bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00148">148</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00056">SPI_clearRxFifoOvf()</a>.</p>

</div>
</div>
<a class="anchor" id="gabbbbf29da5d31f79f3e311a3d980faa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_FIFO_RESET_BITS&#160;&#160;&#160;( 1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFIFO Reset bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00144">144</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00235">SPI_enableRxFifo()</a>, and <a class="el" href="spi_8c_source.html#l00394">SPI_resetRxFifo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9152533c740544d923f9acaada44eab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_FIFO_ST_BITS&#160;&#160;&#160;(31 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFST4-0 bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00140">140</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00307">SPI_getRxFifoStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9d22fe234db76632fd7e10f4ef6f50a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_IENA_BITS&#160;&#160;&#160;( 1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFIENA bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00128">128</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00127">SPI_disableRxFifoInt()</a>, and <a class="el" href="spi_8c_source.html#l00247">SPI_enableRxFifoInt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaffb330a450feb43d7df1db7951cc8db7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_IL_BITS&#160;&#160;&#160;(31 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFIL4-0 bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00124">124</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00496">SPI_setRxFifoIntLevel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7bbd95ab84380f2676b6bc3d089b433f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_INT_BITS&#160;&#160;&#160;( 1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFINT CLR bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00136">136</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9acb852f64bd54bc34c5eb35a87303e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFRX_INTCLR_BITS&#160;&#160;&#160;( 1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the RXFFINT CLR bits in the SPIFFRX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00132">132</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00068">SPI_clearRxFifoInt()</a>.</p>

</div>
</div>
<a class="anchor" id="gaabbe9243310bdcad19057060e0f221dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_CHAN_RESET_BITS&#160;&#160;&#160;( 1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPIRST bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00185">185</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00187">SPI_enableChannels()</a>, and <a class="el" href="spi_8c_source.html#l00382">SPI_resetChannels()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa68c02d098fda1deb02c82387c573830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_FIFO_ENA_BITS&#160;&#160;&#160;( 1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPIFFENA bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00181">181</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00151">SPI_disableTxFifoEnh()</a>, and <a class="el" href="spi_8c_source.html#l00283">SPI_enableTxFifoEnh()</a>.</p>

</div>
</div>
<a class="anchor" id="ga472e9365198881f5a089d17ac973af1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_FIFO_RESET_BITS&#160;&#160;&#160;( 1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFIFO Reset bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00177">177</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00271">SPI_enableTxFifo()</a>, and <a class="el" href="spi_8c_source.html#l00406">SPI_resetTxFifo()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff3591d910456728b6a7e44fe3b7f4ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_FIFO_ST_BITS&#160;&#160;&#160;(31 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFFST4-0 bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00173">173</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00319">SPI_getTxFifoStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga92f70fd51d60b6b0ad5a275d303eba73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_IENA_BITS&#160;&#160;&#160;( 1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFFIENA bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00161">161</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00163">SPI_disableTxFifoInt()</a>, and <a class="el" href="spi_8c_source.html#l00295">SPI_enableTxFifoInt()</a>.</p>

</div>
</div>
<a class="anchor" id="gab4e19dd154fec7bffa3e529e088ddbcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_IL_BITS&#160;&#160;&#160;(31 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFFIL4-0 bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00157">157</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00563">SPI_setTxFifoIntLevel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga878d688f98e6ddd686e46b934a103c67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_INT_BITS&#160;&#160;&#160;( 1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFFINT bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00169">169</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf349b34950dbc6a3f6d532226a53353e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIFFTX_INTCLR_BITS&#160;&#160;&#160;( 1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TXFFINT CLR bits in the SPIFFTX register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00165">165</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00080">SPI_clearTxFifoInt()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e858d6ddded3df3d7d602db6dc233d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIPRI_STE_INV_BITS&#160;&#160;&#160;(  1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the STE_INV bits in the SPIPRI register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00194">194</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00511">SPI_setSteInv()</a>.</p>

</div>
</div>
<a class="anchor" id="ga30b5f3c6158a596e0b7dceda3b5eae79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIPRI_SUSP_BITS&#160;&#160;&#160;(  3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SUSP bits in the SPIPRI register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00190">190</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00482">SPI_setPriority()</a>, and <a class="el" href="spi_8c_source.html#l00524">SPI_setSuspend()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8353a7b86eccb30e57b88872234f5005"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIPRI_TRIWIRE&#160;&#160;&#160;(  1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TRIWIRE bits in the SPIPRI register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00198">198</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00538">SPI_setTriWire()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a3866056d1a42c1c6c007f900f08b4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIST_INTFLAG_BITS&#160;&#160;&#160;( 1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the SPI INT Flag in the SPIST register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00095">95</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00331">SPI_getIntFlagStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga676e2846544c07bf47a369f93d7d656b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPIST_TXBUF_BITS&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the location of the TX BUF FULL FLAG in the SPIST register. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00099">99</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>Referenced by <a class="el" href="spi_8c_source.html#l00343">SPI_getTxBufferStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaf4bbc10450309f5b4a78732490be987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIA_BASE_ADDR&#160;&#160;&#160;(0x00007040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the base address of the serial peripheral interface (SPI) A registers. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00071">71</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab3fc6ecb57252ddbe95f2d3a117e051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPIB_BASE_ADDR&#160;&#160;&#160;(0x00007740)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the base address of the serial peripheral interface (SPI) B registers. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00075">75</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8679b055892f49076098a21ad84642e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___s_p_i.html#struct___s_p_i___obj__">_SPI_Obj_</a>* <a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the serial peripheral interface (SPI) handle. </p>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00368">368</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a2992c4a5501b22829d44633dcf952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___s_p_i.html#struct___s_p_i___obj__">_SPI_Obj_</a>  <a class="el" href="group___s_p_i.html#ga40a2992c4a5501b22829d44633dcf952">SPI_Obj</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Defines the serial peripheral interface (SPI) object. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gaa92305e16644e496ac89226b3982d49c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaa92305e16644e496ac89226b3982d49c">SPI_BaudRate_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) baud rates. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa92305e16644e496ac89226b3982d49ca540486c68c82c461fb9710d5145d8a54"></a>SPI_BaudRate_LSPCLK_Over_Four&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa92305e16644e496ac89226b3982d49cafcab8fc68fe91b18b7dbcc0aee15c5e7"></a>SPI_BaudRate_1_MBaud&#160;</td><td class="fielddoc">
<p>Denotes 1 MBaud. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00206">206</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c446cde07b73ff46ca049f4fbddc343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga4c446cde07b73ff46ca049f4fbddc343">SPI_CharLength_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) character lengths. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343ae9e0b6e9b59b5591ac58dfb28cf874ae"></a>SPI_CharLength_1_Bit&#160;</td><td class="fielddoc">
<p>Denotes a character length of 1 bit. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a2a6ff8c07a3dfde15a7e5586dfb70e57"></a>SPI_CharLength_2_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 2 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a63ff94a909e1c6f927e956c6c73b7979"></a>SPI_CharLength_3_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 3 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343ad61c6bedc5905809f44d5d567849f80b"></a>SPI_CharLength_4_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 4 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a1792412b16af0c4fe325cff09dc2f38c"></a>SPI_CharLength_5_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 5 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a11d417d551f704430fbfa933fe62b13f"></a>SPI_CharLength_6_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 6 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a22f671fc8380f6e13efb642aba8f11a6"></a>SPI_CharLength_7_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 7 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a31112a398a277a7e3b2d6efa4ae24168"></a>SPI_CharLength_8_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 8 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343aed49b54fd07531a298c3fc8bdb307d01"></a>SPI_CharLength_9_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 9 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a29e6cfcc7291f31e4d475932210f8266"></a>SPI_CharLength_10_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 10 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343ab34733a89bb2421ea028934bbed74400"></a>SPI_CharLength_11_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 11 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343af51d08274a2777dfa49bbd7795994e3b"></a>SPI_CharLength_12_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 12 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a0b16a544b2ae32d01fd8928e013bf64d"></a>SPI_CharLength_13_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 13 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343ad842d3cf2c2f34f8f856b0638ed8fb8f"></a>SPI_CharLength_14_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 14 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343a03ff25100f4599fa4f7ea8462066a80a"></a>SPI_CharLength_15_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 15 bits. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4c446cde07b73ff46ca049f4fbddc343aeb8465405933920d764c61829346cd73"></a>SPI_CharLength_16_Bits&#160;</td><td class="fielddoc">
<p>Denotes a character length of 16 bits. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00215">215</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2b7b8a10fc3a66d3ea9762ae574b70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gac2b7b8a10fc3a66d3ea9762ae574b70e">SPI_ClkPhase_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) clock phase. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggac2b7b8a10fc3a66d3ea9762ae574b70ea3cf55b2ea2dc58212eea6938bcc6bbff"></a>SPI_ClkPhase_Normal&#160;</td><td class="fielddoc">
<p>Denotes a normal clock scheme. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggac2b7b8a10fc3a66d3ea9762ae574b70eaaeb1bfa60019d6ddf99e3b0a4b12dbf6"></a>SPI_ClkPhase_Delayed&#160;</td><td class="fielddoc">
<p>Denotes that the SPICLK signal is delayed by one half-cycle. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00238">238</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad96e820f47a47ba8fe0df57976824ca4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gad96e820f47a47ba8fe0df57976824ca4">SPI_ClkPolarity_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) clock polarity for the input and output data. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad96e820f47a47ba8fe0df57976824ca4a5bf2ef209715058442a2707aa8c232a1"></a>SPI_ClkPolarity_OutputRisingEdge_InputFallingEdge&#160;</td><td class="fielddoc">
<p>Denotes that the tx data is output on the rising edge, the rx data is latched on the falling edge. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad96e820f47a47ba8fe0df57976824ca4a67dfc161c7e6fed843a52f10cfe66300"></a>SPI_ClkPolarity_OutputFallingEdge_InputRisingEdge&#160;</td><td class="fielddoc">
<p>Denotes that the tx data is output on the falling edge, the rx data is latched on the rising edge. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00247">247</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1dc85b13175237820698cfb45aac95ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga1dc85b13175237820698cfb45aac95ee">SPI_EmulationSuspend_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) Enumeration suspend bits. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1dc85b13175237820698cfb45aac95eeaa27f2cba84573bde1c1c7cf3ade2a399"></a>SPI_TxSuspend_00&#160;</td><td class="fielddoc">
<p>Emulation Suspend option 1. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1dc85b13175237820698cfb45aac95eea518c4dd0c607dd89fb94d55175f0d8c7"></a>SPI_TxSuspend_10&#160;</td><td class="fielddoc">
<p>Emulation Suspend option 2. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1dc85b13175237820698cfb45aac95eeafd6ef05eb12a0e975d91b8c63afc7749"></a>SPI_TxSuspend_free&#160;</td><td class="fielddoc">
<p>Emulation Free run. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00336">336</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a7e2c9c795d7e8d08f7e9f3237aa688"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) FIFO level. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1a7e2c9c795d7e8d08f7e9f3237aa688a5005a9992d85a25389aafde7cb656d24"></a>SPI_FifoLevel_Empty&#160;</td><td class="fielddoc">
<p>Denotes the fifo is empty. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1a7e2c9c795d7e8d08f7e9f3237aa688ad702d7927c6c87569b894000a28eb234"></a>SPI_FifoLevel_1_Word&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 1 word. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1a7e2c9c795d7e8d08f7e9f3237aa688a4d255fb2e4d8de956f9dc2b72c5f006c"></a>SPI_FifoLevel_2_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 2 words. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1a7e2c9c795d7e8d08f7e9f3237aa688a7ff33d89f4ee7259d2dbb853fe986c3e"></a>SPI_FifoLevel_3_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 3 words. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1a7e2c9c795d7e8d08f7e9f3237aa688a2a25cdf555a091e76f9dac7d622967b4"></a>SPI_FifoLevel_4_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 4 words. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00266">266</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb248728467aa2da6a39fdad74fba850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) FIFO status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaeb248728467aa2da6a39fdad74fba850a662fbd5affb13ed11122e8abce112b6c"></a>SPI_FifoStatus_Empty&#160;</td><td class="fielddoc">
<p>Denotes the fifo is empty. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaeb248728467aa2da6a39fdad74fba850a2b9b1102884dda0da0b16901a03a6e1f"></a>SPI_FifoStatus_1_Word&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 1 word. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaeb248728467aa2da6a39fdad74fba850a9370b9b5e943ffdfb28dde5a37b596d8"></a>SPI_FifoStatus_2_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 2 words. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaeb248728467aa2da6a39fdad74fba850a6fc5d07969c3e444a26514a535876e06"></a>SPI_FifoStatus_3_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 3 words. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaeb248728467aa2da6a39fdad74fba850a52a44577a9a61dd34d0507ca206edabd"></a>SPI_FifoStatus_4_Words&#160;</td><td class="fielddoc">
<p>Denotes the fifo contains 4 words. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00278">278</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadaa9dcfcc2a1b96b89f6cb6803cfc7f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gadaa9dcfcc2a1b96b89f6cb6803cfc7f6">SPI_IntFlagStatus_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) Interrupt Flag Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadaa9dcfcc2a1b96b89f6cb6803cfc7f6add578840dafdeb0474a4529d27438428"></a>SPI_IntFlagStatus_InProgress&#160;</td><td class="fielddoc">
<p>Denotes transmission or reception in progress. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadaa9dcfcc2a1b96b89f6cb6803cfc7f6aec588d7bc395bd8da5676c4e916454e2"></a>SPI_IntFlagStatus_Completed&#160;</td><td class="fielddoc">
<p>Denotes transmission or reception completed. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00300">300</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2af20632fe200a031eebe1d414ef15e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga2af20632fe200a031eebe1d414ef15e6">SPI_Mode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) network mode control. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga2af20632fe200a031eebe1d414ef15e6abc31e0f5c5fa48a51a30c291d04e0821"></a>SPI_Mode_Slave&#160;</td><td class="fielddoc">
<p>Denotes slave mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga2af20632fe200a031eebe1d414ef15e6a27907a819fe089bc6a9ea1dae15bf7ab"></a>SPI_Mode_Master&#160;</td><td class="fielddoc">
<p>Denotes master mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00257">257</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1802f508ab187218d8c81b02998533da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga1802f508ab187218d8c81b02998533da">SPI_Priority_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the the serial peripheral interface (SPI) priority. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1802f508ab187218d8c81b02998533daafd27e92959ed1941fb92e7953712b4f6"></a>SPI_Priority_Immediate&#160;</td><td class="fielddoc">
<p>Stops immediately after EMU halt. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1802f508ab187218d8c81b02998533daae7883cec34d9b35dea4dd59494ef736a"></a>SPI_Priority_FreeRun&#160;</td><td class="fielddoc">
<p>Doesn't stop after EMU halt. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1802f508ab187218d8c81b02998533daa80e146a0d51c882779c0a71a6fb74aa7"></a>SPI_Priority_AfterRxRxSeq&#160;</td><td class="fielddoc">
<p>Stops after EMU halt and next rx/rx sequence. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00290">290</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabdb9309dd2d9bec0b7870bb7c5e5a5c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gabdb9309dd2d9bec0b7870bb7c5e5a5c0">SPI_SteInv_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the the serial peripheral interface (SPI) STE pin status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggabdb9309dd2d9bec0b7870bb7c5e5a5c0a5d17c1e11183565aa5d0918584828a67"></a>SPI_SteInv_ActiveLow&#160;</td><td class="fielddoc">
<p>Denotes active low STE pin. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabdb9309dd2d9bec0b7870bb7c5e5a5c0a00f22685ed1ebe892c0a81fd967925b5"></a>SPI_SteInv_ActiveHigh&#160;</td><td class="fielddoc">
<p>Denotes active high STE pin. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00309">309</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff70b919ebe7a7e3d8b8cf4f40d74e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#gaff70b919ebe7a7e3d8b8cf4f40d74e25">SPI_TriWire_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the tri-wire status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaff70b919ebe7a7e3d8b8cf4f40d74e25a0aae54e6c9ec20fdbff40cac23a6adfc"></a>SPI_TriWire_NormalFourWire&#160;</td><td class="fielddoc">
<p>Denotes 4 wire SPI mode. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaff70b919ebe7a7e3d8b8cf4f40d74e25afb10543fa5fc7aa1ed42046d6bd9ec39"></a>SPI_TriWire_ThreeWire&#160;</td><td class="fielddoc">
<p>Denotes 3 wire SPI mode. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00318">318</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92688bb2fc0d4f7051032802cfd1bdb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___s_p_i.html#ga92688bb2fc0d4f7051032802cfd1bdb2">SPI_TxBufferStatus_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration to define the serial peripheral interface (SPI) Tx Buffer Status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga92688bb2fc0d4f7051032802cfd1bdb2a7ff8a6d9a6c50a76500d096a08344955"></a>SPI_TxBufferStatus_Empty&#160;</td><td class="fielddoc">
<p>Denotes that the Tx buffer is empty. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga92688bb2fc0d4f7051032802cfd1bdb2ab1530bae61c7370761fe03d6269a2cc0"></a>SPI_TxBufferStatus_Full&#160;</td><td class="fielddoc">
<p>Denotes that the Tx buffer is full. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00327">327</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gae1b2e38c30fb4d85142cacfdb5c395cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_clearRxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the Rx FIFO interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00068">68</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00132">SPI_SPIFFRX_INTCLR_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

</div>
</div>
<a class="anchor" id="gac3eb7b54d808e28b40dade497b64ae8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_clearRxFifoOvf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the Rx FIFO overflow flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00056">56</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00148">SPI_SPIFFRX_FIFO_OVFCLR_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c98716957a52995735eff936d88beaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_clearTxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the Tx FIFO interrupt flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00080">80</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00165">SPI_SPIFFTX_INTCLR_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gabcdda1504f86d303808fb4f7bb09a7a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00092">92</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00103">SPI_SPICTL_INT_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="gac4f8228226175606678f69bfa71bb79e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) loop back mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00104">104</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00083">SPI_SPICCR_SPILBK_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="gaece3e509200c11069639f6a436e308b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableOverRunInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) over-run interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00116">116</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00119">SPI_SPICTL_OVRRUN_INT_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c4f9e9ed26cca09e76ad47e0ffadae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableRxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) receive FIFO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00127">127</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00128">SPI_SPIFFRX_IENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

</div>
</div>
<a class="anchor" id="ga583e8d6a65ebbb8f90d9fbe83839eb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableTx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) master/slave transmit mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00139">139</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00107">SPI_SPICTL_TALK_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="ga07992ff09a0fcdb7b7c05da56e5f334f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableTxFifoEnh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) transmit FIFO enhancements. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00151">151</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00181">SPI_SPIFFTX_FIFO_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gaffe6bcad76dd628e66906b21ba590e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_disableTxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the serial peripheral interface (SPI) transmit FIFO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00163">163</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00161">SPI_SPIFFTX_IENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a1ac28135be02324c62110daffafe69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00175">175</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00091">SPI_SPICCR_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga79f4324ba4651e567716378a98745324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableChannels </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) transmit and receive channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00187">187</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00185">SPI_SPIFFTX_CHAN_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga116ccd8fe4cadbb48bbd9f1d44f47953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00199">199</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00103">SPI_SPICTL_INT_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cb656747fc60dd645fc41cda919354c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) loop back mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00211">211</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00083">SPI_SPICCR_SPILBK_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga0696a5e2652afe09d544f6dab8d38c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableOverRunInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) over-run interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00223">223</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00119">SPI_SPICTL_OVRRUN_INT_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7d77fde9a10dcb4b7166d7538139f62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableRxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) receive FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00235">235</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00144">SPI_SPIFFRX_FIFO_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga04e545dac61a09535ea281c10ef89f08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableRxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) receive FIFO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00247">247</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00128">SPI_SPIFFRX_IENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

</div>
</div>
<a class="anchor" id="gac254945ff4cee92cd603a7f3e79e8a9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableTx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) masater/slave transmit mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00259">259</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00107">SPI_SPICTL_TALK_BITS</a>, and <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="gac37248f9bc1916d763aa37e40ce43bd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableTxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Re-enables the serial peripheral interface (SPI) transmit FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00271">271</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00177">SPI_SPIFFTX_FIFO_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6526c904a8679e822c80a3ae99038a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableTxFifoEnh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) transmit FIFO enhancements. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00283">283</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00181">SPI_SPIFFTX_FIFO_ENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga34175b8436524f5057e7e7529752e697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_enableTxFifoInt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the serial peripheral interface (SPI) transmit FIFO interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00295">295</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00161">SPI_SPIFFTX_IENA_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a3669eb311a48d7bda7c169c3792dc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i.html#gadaa9dcfcc2a1b96b89f6cb6803cfc7f6">SPI_IntFlagStatus_e</a> SPI_getIntFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the serial peripheral interface (SPI) Interrupt Flag status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The Interrupt Flag status </dd></dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00331">331</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00095">SPI_SPIST_INTFLAG_BITS</a>, and <a class="el" href="spi_8h_source.html#l00350">_SPI_Obj_::SPIST</a>.</p>

</div>
</div>
<a class="anchor" id="ga69c1e5c3a16ca4d67af09a2c6c1117bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a> SPI_getRxFifoStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the serial peripheral interface (SPI) receive FIFO status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The receive FIFO status </dd></dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00307">307</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00140">SPI_SPIFFRX_FIFO_ST_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga716f5c9055cbf39209f79b7f18b3942d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i.html#ga92688bb2fc0d4f7051032802cfd1bdb2">SPI_TxBufferStatus_e</a> SPI_getTxBufferStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the serial peripheral interface (SPI) Tx Buffer status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The Interrupt Flag status </dd></dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00343">343</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00099">SPI_SPIST_TXBUF_BITS</a>, and <a class="el" href="spi_8h_source.html#l00350">_SPI_Obj_::SPIST</a>.</p>

</div>
</div>
<a class="anchor" id="ga55e1db8b6182e3aa83d9bb6625a9e920"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i.html#gaeb248728467aa2da6a39fdad74fba850">SPI_FifoStatus_e</a> SPI_getTxFifoStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the serial peripheral interface (SPI) transmit FIFO status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The transmit FIFO status </dd></dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00319">319</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00173">SPI_SPIFFTX_FIFO_ST_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga4118cf01900beae7d2933275359fee8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a> SPI_init </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>pMemory</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const size_t&#160;</td>
          <td class="paramname"><em>numBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the serial peripheral interface (SPI) object handle. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pMemory</td><td>A pointer to the base address of the SPI registers </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">numBytes</td><td>The number of bytes allocated for the SPI object, bytes </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The serial peripheral interface (SPI) object handle </dd></dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00355">355</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga934e7162ea20b5efe74c67d837dd63ff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t SPI_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads data from the serial peripheral interface (SPI) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The received data value </dd></dl>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00517">517</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00355">_SPI_Obj_::SPIRXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4a93276c8ba738fdd56e698f57f9dd9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t SPI_readEmu </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads data from the serial peripheral interface (SPI) during emulation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The received data value </dd></dl>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00532">532</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00354">_SPI_Obj_::SPIEMU</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff294efad088949e561cb82135ef887b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the serial peripheral interface (SPI) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00370">370</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00091">SPI_SPICCR_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="gaf044a4698afc78a1187c7d639ffdf764"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_resetChannels </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the serial peripheral interface (SPI) transmit and receive channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00382">382</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00185">SPI_SPIFFTX_CHAN_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga769c44b6a163e1325c06410e06eb296f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_resetRxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the serial peripheral interface (SPI) receive FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00394">394</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00144">SPI_SPIFFRX_FIFO_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5524b6a876082de8f2ab16d64c40eddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_resetTxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the serial peripheral interface (SPI) transmit FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00406">406</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00177">SPI_SPIFFTX_FIFO_RESET_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="gab6850f8aa00a638d8036d8ee92f6d359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setBaudRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#gaa92305e16644e496ac89226b3982d49c">SPI_BaudRate_e</a>&#160;</td>
          <td class="paramname"><em>baudRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) baud rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baudRate</td><td>The baud rate </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00418">418</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00352">_SPI_Obj_::SPIBRR</a>.</p>

</div>
</div>
<a class="anchor" id="gacdaaeba056a161506390f5bd8941545e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setCharLength </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga4c446cde07b73ff46ca049f4fbddc343">SPI_CharLength_e</a>&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) character length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>The character length </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00428">428</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00079">SPI_SPICCR_CHAR_LENGTH_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="gae7812bf64f1eec3b05cbffb4e968ed50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setClkPhase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#gac2b7b8a10fc3a66d3ea9762ae574b70e">SPI_ClkPhase_e</a>&#160;</td>
          <td class="paramname"><em>clkPhase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) clock phase. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clkPhase</td><td>The clock phase </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00443">443</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="gafa3c0d0c894f638458a0f0ab36b115e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setClkPolarity </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#gad96e820f47a47ba8fe0df57976824ca4">SPI_ClkPolarity_e</a>&#160;</td>
          <td class="paramname"><em>polarity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) clock polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">polarity</td><td>The clock polarity </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00455">455</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00087">SPI_SPICCR_CLKPOL_BITS</a>, and <a class="el" href="spi_8h_source.html#l00348">_SPI_Obj_::SPICCR</a>.</p>

</div>
</div>
<a class="anchor" id="ga08bd2e249b8859dd9115ab5da6f7920b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga2af20632fe200a031eebe1d414ef15e6">SPI_Mode_e</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) network mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>The network mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00470">470</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00349">_SPI_Obj_::SPICTL</a>.</p>

</div>
</div>
<a class="anchor" id="gae4aafbd2ea1e4dafb5ad20379627cca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setPriority </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga1802f508ab187218d8c81b02998533da">SPI_Priority_e</a>&#160;</td>
          <td class="paramname"><em>priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the priority of the SPI port vis-a-vis the EMU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>The priority of the SPI port vis-a-vis the EMU </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00482">482</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00190">SPI_SPIPRI_SUSP_BITS</a>, and <a class="el" href="spi_8h_source.html#l00362">_SPI_Obj_::SPIPRI</a>.</p>

</div>
</div>
<a class="anchor" id="ga37ec1c75146e18bb32784fff39e51485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setRxFifoIntLevel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a>&#160;</td>
          <td class="paramname"><em>fifoLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) receive FIFO level for generating an interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">fifoLevel</td><td>The FIFO level </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00496">496</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00124">SPI_SPIFFRX_IL_BITS</a>, and <a class="el" href="spi_8h_source.html#l00359">_SPI_Obj_::SPIFFRX</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e44614b2d97930b746af78090ce1df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setSteInv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#gabdb9309dd2d9bec0b7870bb7c5e5a5c0">SPI_SteInv_e</a>&#160;</td>
          <td class="paramname"><em>steinv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controls pin inversion of STE pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">steinv</td><td>Polarity of STE pin </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00511">511</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00194">SPI_SPIPRI_STE_INV_BITS</a>, and <a class="el" href="spi_8h_source.html#l00362">_SPI_Obj_::SPIPRI</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bd371fbf9de6b511df75c5a69f7fa90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setSuspend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga1dc85b13175237820698cfb45aac95ee">SPI_EmulationSuspend_e</a>&#160;</td>
          <td class="paramname"><em>emuSuspend</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) emulation suspend bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">SPI_EmulationSuspend_e</td><td>The emulation suspend enumeration </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00524">524</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00190">SPI_SPIPRI_SUSP_BITS</a>, and <a class="el" href="spi_8h_source.html#l00362">_SPI_Obj_::SPIPRI</a>.</p>

</div>
</div>
<a class="anchor" id="gaad8866d68bd7440c3d39599bc3682ab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setTriWire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#gaff70b919ebe7a7e3d8b8cf4f40d74e25">SPI_TriWire_e</a>&#160;</td>
          <td class="paramname"><em>triwire</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets SPI port operating mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">triwire</td><td>3 or 4 wire mode </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00538">538</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00198">SPI_SPIPRI_TRIWIRE</a>, and <a class="el" href="spi_8h_source.html#l00362">_SPI_Obj_::SPIPRI</a>.</p>

</div>
</div>
<a class="anchor" id="ga7861097bd21763292cbcfbbcb7a45d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setTxDelay </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint_least8_t&#160;</td>
          <td class="paramname"><em>delay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) transmit delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>The delay value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00551">551</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00360">_SPI_Obj_::SPIFFCT</a>.</p>

</div>
</div>
<a class="anchor" id="gace4f76a95dfd75e388dec4d53ac1915f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_setTxFifoIntLevel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group___s_p_i.html#ga1a7e2c9c795d7e8d08f7e9f3237aa688">SPI_FifoLevel_e</a>&#160;</td>
          <td class="paramname"><em>fifoLevel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the serial peripheral interface (SPI) transmit FIFO level for generating an interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">fifoLevel</td><td>The FIFO level </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8c_source.html#l00563">563</a> of file <a class="el" href="spi_8c_source.html">spi.c</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00157">SPI_SPIFFTX_IL_BITS</a>, and <a class="el" href="spi_8h_source.html#l00358">_SPI_Obj_::SPIFFTX</a>.</p>

</div>
</div>
<a class="anchor" id="ga40f7896de97e39367f1525f318d6d9ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Writes data to the serial peripheral interface (SPI) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00639">639</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00356">_SPI_Obj_::SPITXBUF</a>.</p>

<p>Referenced by <a class="el" href="drv8301_8c_source.html#l00353">DRV8301_readSpi()</a>, and <a class="el" href="drv8301_8c_source.html#l00589">DRV8301_writeSpi()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a65cd3d02de58ed72cd3f3177b7003c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SPI_write8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i.html#ga8679b055892f49076098a21ad84642e7">SPI_Handle</a>&#160;</td>
          <td class="paramname"><em>spiHandle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Writes a byte of data to the serial peripheral interface (SPI) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">spiHandle</td><td>The serial peripheral interface (SPI) object handle </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>The data value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="spi_8h_source.html#l00654">654</a> of file <a class="el" href="spi_8h_source.html">spi.h</a>.</p>

<p>References <a class="el" href="spi_8h_source.html#l00356">_SPI_Obj_::SPITXBUF</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:14:24 for MotorWare f2805x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
