<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ComputerArthitectureLab.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALUcontrol.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALUcontrol.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALUcontrol.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALUcontrol.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUcontrol.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALUcontrol.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALUcontrol.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALUcontrol.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUcontrolTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALUcontrol_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALUcontrol_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Adder.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AdderTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AdderTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemory.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DataMemory.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemoryTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="EXE_MEMRegister.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Execute.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Execute.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Execute.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Execute.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execute.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execute.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Execute.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Execute.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Execute.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecuteTEst_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecuteTEst_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Execute_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Execute_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Execute_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FetchModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FetchModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FetchModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FetchModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FetchModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FetchModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FetchModule.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FetchModule.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FetchModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FetchModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FetchModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FetchModule_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FetchTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FetchTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_EX_Reg_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX_Reg_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ID_EX_Register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ID_EX_Register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ID_EX_Register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ID_EX_Register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX_Register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_EX_Register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ID_EX_Register.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ID_EX_Register.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ID_EX_Register.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ID_EX_Register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="IFIDRegister.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFIDRegisterTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFIDRegisterTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstCache.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstCache.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstCache.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstCache.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstCache.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstCache.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstCache.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstCacheTest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstCacheTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstCache_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstCache_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstCache_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstMemTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstMemory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstMemory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstMemory.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="InstMemory.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstMemory.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemoryTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstMemoryTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="InstMemoryTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstMemoryTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstMemory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstMemory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InstructionMemory.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InstructionMemory.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InstructionMemory.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InstructionMemory.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionMemory.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InstructionMemory.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InstructionMemory.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionMemory_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InstructionMemory_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InstructionMemory_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mem_Wb_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mem_Wb_register.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Mem_Wb_register.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mem_Wb_register.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MipsArthitecture.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MipsArthitecture.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MipsArthitecture.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MipsArthitecture.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MipsArthitecture.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MipsArthitecture.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsArthitecture_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MipsArthitecture_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MipsArthitecture_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2NToN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux2NToN.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Mux2NToN.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux2NToN.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2NtoNTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux2NtoNTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux2NtoNTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux2NtoNTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux64.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux64.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux64.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux64_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux64_32.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Mux64_32.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux64_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux64_32Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux64_32Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PC.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PC.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="PCAdder.tfi"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PC_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PC_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCtest_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlUniitTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUniitTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="controlUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="controlUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="controlUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="controlUnit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlUnit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="controlUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="controlUnit.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controlUnit.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="controlUnit.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="controlUnit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataMemoryCachelvl1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dataMemoryCachelvl1.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dataMemoryCachelvl1.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dataMemoryCachelvl1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataMemoryModule.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="dataMemoryModule.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dataMemoryModule.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dataMemoryModule.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dataMemoryModule.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dataMemoryModule.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataMemoryTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decodeState.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decodeState.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decodeState.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decodeState.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decodeTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finalTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="finalTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="finalTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="finalTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="forwading.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="forwading.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="forwading.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="forwading.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="forwardingTEst_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoryInstTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoryInstTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regFileTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFileTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regFileTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerFile.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="registerFile.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerFile.xst"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="signExtend32.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="signExtendTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="writeBack.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="writeBack.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="writeBack.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="writeBack.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666959754" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1666959754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674338857" xil_pn:in_ck="1992901843913417172" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1674338857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="ALUcontrol.v"/>
      <outfile xil_pn:name="ALUcontrolTest.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AdderTest.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DataMemoryTest.v"/>
      <outfile xil_pn:name="EXE_MEMRegister.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ExecuteTEst.v"/>
      <outfile xil_pn:name="FetchModule.v"/>
      <outfile xil_pn:name="FetchTest.v"/>
      <outfile xil_pn:name="ID_EX_Reg_Test.v"/>
      <outfile xil_pn:name="ID_EX_Register.v"/>
      <outfile xil_pn:name="IFIDRegister.v"/>
      <outfile xil_pn:name="IFIDRegisterTest.v"/>
      <outfile xil_pn:name="InstCache.v"/>
      <outfile xil_pn:name="InstCacheTest.v"/>
      <outfile xil_pn:name="InstMemory.v"/>
      <outfile xil_pn:name="Mem_Wb_register.v"/>
      <outfile xil_pn:name="MipsArthitecture.v"/>
      <outfile xil_pn:name="Mux2NToN.v"/>
      <outfile xil_pn:name="Mux2NtoNTest.v"/>
      <outfile xil_pn:name="Mux64_32.v"/>
      <outfile xil_pn:name="Mux64_32Test.v"/>
      <outfile xil_pn:name="Mux64_32new.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCtest.v"/>
      <outfile xil_pn:name="controlUniitTest.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="dataMemoryCachelvl1.v"/>
      <outfile xil_pn:name="dataMemoryModule.v"/>
      <outfile xil_pn:name="decodeState.v"/>
      <outfile xil_pn:name="decodeTest.v"/>
      <outfile xil_pn:name="finalTest.v"/>
      <outfile xil_pn:name="forwading.v"/>
      <outfile xil_pn:name="forwadingTest.v"/>
      <outfile xil_pn:name="forwardingTest.v"/>
      <outfile xil_pn:name="memoryInstTest.v"/>
      <outfile xil_pn:name="regFileTest.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="signExtend32.v"/>
      <outfile xil_pn:name="signExtendTest.v"/>
      <outfile xil_pn:name="writeBack.v"/>
    </transform>
    <transform xil_pn:end_ts="1674328597" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7953582479301665183" xil_pn:start_ts="1674328597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674328597" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3809821836241486335" xil_pn:start_ts="1674328597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674303727" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6147381700124292182" xil_pn:start_ts="1674303727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674338857" xil_pn:in_ck="1992901843913417172" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1674338857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUTest.v"/>
      <outfile xil_pn:name="ALUcontrol.v"/>
      <outfile xil_pn:name="ALUcontrolTest.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AdderTest.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DataMemoryTest.v"/>
      <outfile xil_pn:name="EXE_MEMRegister.v"/>
      <outfile xil_pn:name="Execute.v"/>
      <outfile xil_pn:name="ExecuteTEst.v"/>
      <outfile xil_pn:name="FetchModule.v"/>
      <outfile xil_pn:name="FetchTest.v"/>
      <outfile xil_pn:name="ID_EX_Reg_Test.v"/>
      <outfile xil_pn:name="ID_EX_Register.v"/>
      <outfile xil_pn:name="IFIDRegister.v"/>
      <outfile xil_pn:name="IFIDRegisterTest.v"/>
      <outfile xil_pn:name="InstCache.v"/>
      <outfile xil_pn:name="InstCacheTest.v"/>
      <outfile xil_pn:name="InstMemory.v"/>
      <outfile xil_pn:name="Mem_Wb_register.v"/>
      <outfile xil_pn:name="MipsArthitecture.v"/>
      <outfile xil_pn:name="Mux2NToN.v"/>
      <outfile xil_pn:name="Mux2NtoNTest.v"/>
      <outfile xil_pn:name="Mux64_32.v"/>
      <outfile xil_pn:name="Mux64_32Test.v"/>
      <outfile xil_pn:name="Mux64_32new.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="PCtest.v"/>
      <outfile xil_pn:name="controlUniitTest.v"/>
      <outfile xil_pn:name="controlUnit.v"/>
      <outfile xil_pn:name="dataMemoryCachelvl1.v"/>
      <outfile xil_pn:name="dataMemoryModule.v"/>
      <outfile xil_pn:name="decodeState.v"/>
      <outfile xil_pn:name="decodeTest.v"/>
      <outfile xil_pn:name="finalTest.v"/>
      <outfile xil_pn:name="forwading.v"/>
      <outfile xil_pn:name="forwadingTest.v"/>
      <outfile xil_pn:name="forwardingTest.v"/>
      <outfile xil_pn:name="memoryInstTest.v"/>
      <outfile xil_pn:name="regFileTest.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="signExtend32.v"/>
      <outfile xil_pn:name="signExtendTest.v"/>
      <outfile xil_pn:name="writeBack.v"/>
    </transform>
    <transform xil_pn:end_ts="1674338865" xil_pn:in_ck="1992901843913417172" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2244551215817354351" xil_pn:start_ts="1674338857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="finalTest_beh.prj"/>
      <outfile xil_pn:name="finalTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1674338866" xil_pn:in_ck="5115996815609193499" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7235652381109334452" xil_pn:start_ts="1674338865">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="finalTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1666168531" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1666168531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9067787954743589570" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6147381700124292182" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1193167162807945956" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674329319" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8662821613013235660" xil_pn:start_ts="1674329319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1674331659" xil_pn:in_ck="-6231750454680110101" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8375843140706762265" xil_pn:start_ts="1674331635">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="ALUcontrol.ngr"/>
      <outfile xil_pn:name="Execute.ngr"/>
      <outfile xil_pn:name="FetchModule.ngr"/>
      <outfile xil_pn:name="ID_EX_Register.ngr"/>
      <outfile xil_pn:name="MipsArthitecture.lso"/>
      <outfile xil_pn:name="MipsArthitecture.prj"/>
      <outfile xil_pn:name="MipsArthitecture.syr"/>
      <outfile xil_pn:name="MipsArthitecture.xst"/>
      <outfile xil_pn:name="MipsArthitecture_xst.xrpt"/>
      <outfile xil_pn:name="PC.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="controlUnit.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1674330202" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7858252851889099377" xil_pn:start_ts="1674330202">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
