$date
	Sun Dec  1 19:43:48 2024
$end
$version
	QuestaSim Version 2024.2
$end
$timescale
	1ns
$end

$scope module apb_tb $end
$var reg 1 ! P_clk $end
$var reg 1 " P_rst $end
$var reg 2 # add_i [1:0] $end
$var wire 1 $ P_ready $end
$var wire 1 % P_rdata [31] $end
$var wire 1 & P_rdata [30] $end
$var wire 1 ' P_rdata [29] $end
$var wire 1 ( P_rdata [28] $end
$var wire 1 ) P_rdata [27] $end
$var wire 1 * P_rdata [26] $end
$var wire 1 + P_rdata [25] $end
$var wire 1 , P_rdata [24] $end
$var wire 1 - P_rdata [23] $end
$var wire 1 . P_rdata [22] $end
$var wire 1 / P_rdata [21] $end
$var wire 1 0 P_rdata [20] $end
$var wire 1 1 P_rdata [19] $end
$var wire 1 2 P_rdata [18] $end
$var wire 1 3 P_rdata [17] $end
$var wire 1 4 P_rdata [16] $end
$var wire 1 5 P_rdata [15] $end
$var wire 1 6 P_rdata [14] $end
$var wire 1 7 P_rdata [13] $end
$var wire 1 8 P_rdata [12] $end
$var wire 1 9 P_rdata [11] $end
$var wire 1 : P_rdata [10] $end
$var wire 1 ; P_rdata [9] $end
$var wire 1 < P_rdata [8] $end
$var wire 1 = P_rdata [7] $end
$var wire 1 > P_rdata [6] $end
$var wire 1 ? P_rdata [5] $end
$var wire 1 @ P_rdata [4] $end
$var wire 1 A P_rdata [3] $end
$var wire 1 B P_rdata [2] $end
$var wire 1 C P_rdata [1] $end
$var wire 1 D P_rdata [0] $end

$scope task initialization $end
$upscope $end

$scope task reset $end
$upscope $end

$scope task write_operation $end
$upscope $end

$scope task read_operation $end
$upscope $end

$scope module dut $end
$var wire 1 E P_clk $end
$var wire 1 F P_rst $end
$var wire 1 G add_i [1] $end
$var wire 1 H add_i [0] $end
$var reg 1 I P_ready $end
$var reg 32 J P_rdata [31:0] $end
$var reg 1 K P_selx $end
$var reg 1 L P_enable $end
$var reg 32 M P_addr [31:0] $end
$var reg 1 N P_write $end
$var reg 32 O P_wdata [31:0] $end

$scope module master_inst $end
$var wire 1 E P_clk $end
$var wire 1 F P_rst $end
$var wire 1 G add_i [1] $end
$var wire 1 H add_i [0] $end
$var reg 1 P P_selx $end
$var reg 1 Q P_enable $end
$var reg 32 R P_addr [31:0] $end
$var reg 1 S P_write $end
$var reg 32 T P_wdata [31:0] $end
$var wire 1 U P_rdata [31] $end
$var wire 1 V P_rdata [30] $end
$var wire 1 W P_rdata [29] $end
$var wire 1 X P_rdata [28] $end
$var wire 1 Y P_rdata [27] $end
$var wire 1 Z P_rdata [26] $end
$var wire 1 [ P_rdata [25] $end
$var wire 1 \ P_rdata [24] $end
$var wire 1 ] P_rdata [23] $end
$var wire 1 ^ P_rdata [22] $end
$var wire 1 _ P_rdata [21] $end
$var wire 1 ` P_rdata [20] $end
$var wire 1 a P_rdata [19] $end
$var wire 1 b P_rdata [18] $end
$var wire 1 c P_rdata [17] $end
$var wire 1 d P_rdata [16] $end
$var wire 1 e P_rdata [15] $end
$var wire 1 f P_rdata [14] $end
$var wire 1 g P_rdata [13] $end
$var wire 1 h P_rdata [12] $end
$var wire 1 i P_rdata [11] $end
$var wire 1 j P_rdata [10] $end
$var wire 1 k P_rdata [9] $end
$var wire 1 l P_rdata [8] $end
$var wire 1 m P_rdata [7] $end
$var wire 1 n P_rdata [6] $end
$var wire 1 o P_rdata [5] $end
$var wire 1 p P_rdata [4] $end
$var wire 1 q P_rdata [3] $end
$var wire 1 r P_rdata [2] $end
$var wire 1 s P_rdata [1] $end
$var wire 1 t P_rdata [0] $end
$var wire 1 u P_ready $end
$var reg 2 v present_state [1:0] $end
$var reg 2 w next_state [1:0] $end
$var reg 1 x nxt_write $end
$var reg 32 y nxt_rdata [31:0] $end
$var reg 32 z read_data [31:0] $end
$upscope $end

$scope module slave_inst $end
$var wire 1 E P_clk $end
$var wire 1 F P_rst $end
$var wire 1 { P_selx $end
$var wire 1 | P_enable $end
$var wire 1 } P_addr [31] $end
$var wire 1 ~ P_addr [30] $end
$var wire 1 !! P_addr [29] $end
$var wire 1 "! P_addr [28] $end
$var wire 1 #! P_addr [27] $end
$var wire 1 $! P_addr [26] $end
$var wire 1 %! P_addr [25] $end
$var wire 1 &! P_addr [24] $end
$var wire 1 '! P_addr [23] $end
$var wire 1 (! P_addr [22] $end
$var wire 1 )! P_addr [21] $end
$var wire 1 *! P_addr [20] $end
$var wire 1 +! P_addr [19] $end
$var wire 1 ,! P_addr [18] $end
$var wire 1 -! P_addr [17] $end
$var wire 1 .! P_addr [16] $end
$var wire 1 /! P_addr [15] $end
$var wire 1 0! P_addr [14] $end
$var wire 1 1! P_addr [13] $end
$var wire 1 2! P_addr [12] $end
$var wire 1 3! P_addr [11] $end
$var wire 1 4! P_addr [10] $end
$var wire 1 5! P_addr [9] $end
$var wire 1 6! P_addr [8] $end
$var wire 1 7! P_addr [7] $end
$var wire 1 8! P_addr [6] $end
$var wire 1 9! P_addr [5] $end
$var wire 1 :! P_addr [4] $end
$var wire 1 ;! P_addr [3] $end
$var wire 1 <! P_addr [2] $end
$var wire 1 =! P_addr [1] $end
$var wire 1 >! P_addr [0] $end
$var wire 1 ?! P_write $end
$var wire 1 @! P_wdata [31] $end
$var wire 1 A! P_wdata [30] $end
$var wire 1 B! P_wdata [29] $end
$var wire 1 C! P_wdata [28] $end
$var wire 1 D! P_wdata [27] $end
$var wire 1 E! P_wdata [26] $end
$var wire 1 F! P_wdata [25] $end
$var wire 1 G! P_wdata [24] $end
$var wire 1 H! P_wdata [23] $end
$var wire 1 I! P_wdata [22] $end
$var wire 1 J! P_wdata [21] $end
$var wire 1 K! P_wdata [20] $end
$var wire 1 L! P_wdata [19] $end
$var wire 1 M! P_wdata [18] $end
$var wire 1 N! P_wdata [17] $end
$var wire 1 O! P_wdata [16] $end
$var wire 1 P! P_wdata [15] $end
$var wire 1 Q! P_wdata [14] $end
$var wire 1 R! P_wdata [13] $end
$var wire 1 S! P_wdata [12] $end
$var wire 1 T! P_wdata [11] $end
$var wire 1 U! P_wdata [10] $end
$var wire 1 V! P_wdata [9] $end
$var wire 1 W! P_wdata [8] $end
$var wire 1 X! P_wdata [7] $end
$var wire 1 Y! P_wdata [6] $end
$var wire 1 Z! P_wdata [5] $end
$var wire 1 [! P_wdata [4] $end
$var wire 1 \! P_wdata [3] $end
$var wire 1 ]! P_wdata [2] $end
$var wire 1 ^! P_wdata [1] $end
$var wire 1 _! P_wdata [0] $end
$var reg 32 `! P_rdata [31:0] $end
$var reg 1 a! P_ready $end
$upscope $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
0I
bx J
0K
0L
b1010000000000000 M
xN
b1 O
0P
0Q
b1010000000000000 R
xS
b1 T
b0 v
b0 w
xx
bx y
b0 z
bx `!
0a!
0$
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
0H
0G
1F
0E
1_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
x?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
11!
00!
1/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0u
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
$end
#5
1!
1E
#10
0"
0!
0F
0E
#15
1!
1E
b11 #
1H
1G
b1 w
1x
bx z
b0 w
1S
bx T
b1 w
bx O
1N
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xD!
xC!
xB!
xA!
x@!
1?!
#20
0!
0E
#25
1!
1E
b0 #
0H
0G
b0 w
b1 v
b1 w
1P
b10 w
1K
1{
#30
0!
0E
#35
1!
1E
b11 #
1H
1G
b1 w
0P
1P
b10 w
b10 v
0P
1P
1Q
1L
1|
#40
0!
0E
#45
1!
1E
b0 #
0H
0G
0P
0Q
1P
1Q
1a!
1I
1$
1u
0P
0Q
1P
1Q
b0 w
#50
0!
0E
#55
1!
1E
b11 #
1H
1G
b10 w
0P
0Q
1P
1Q
b0 w
b0 v
0P
0Q
b1 w
0L
0K
0|
0{
#60
0!
0E
#65
1!
1E
b0 #
0H
0G
b0 w
0a!
b1 v
0I
0$
0u
b1 w
1P
b10 w
1K
1{
#70
0!
0E
#75
1!
1E
b1 #
1H
b1 w
0P
1P
b10 w
b10 v
0P
1P
1Q
1L
1|
#80
0!
0E
#85
1!
1E
b0 #
0H
0P
0Q
1P
1Q
1a!
1I
1$
1u
0P
0Q
1P
1Q
b0 w
#90
0!
0E
#95
1!
1E
b1 #
1H
b10 w
0P
0Q
1P
1Q
b0 w
b0 v
0P
0Q
b1 w
0x
0L
0K
0|
0{
#100
0!
0E
#105
1!
1E
b0 #
0H
b0 w
0S
0N
0?!
0a!
b1 v
0I
0$
0u
b1 w
1P
b10 w
1K
1{
#110
0!
0E
#115
1!
1E
b10 v
0P
1P
1Q
1L
1|
#120
0!
0E
#125
1!
1E
1a!
1I
1$
1u
0P
0Q
1P
1Q
b0 w
#130
0!
0E
#135
1!
1E
b0 v
0P
0Q
0L
0K
0|
0{
#140
0!
0E
#145
1!
1E
0a!
0I
0$
0u
#150
0!
0E
#155
1!
1E
#160
0!
0E
