set ::env(PROJECT_NAME) LEM1_9ptr 
set ::env(DESIGN_TOP) LEM1_9ptr 
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/LEM1_9/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/LEM1_9/rtl/LEM1_9ptr.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
