/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* pH */
.set pH__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set pH__0__MASK, 0x80
.set pH__0__PC, CYREG_PRT2_PC7
.set pH__0__PORT, 2
.set pH__0__SHIFT, 7
.set pH__AG, CYREG_PRT2_AG
.set pH__AMUX, CYREG_PRT2_AMUX
.set pH__BIE, CYREG_PRT2_BIE
.set pH__BIT_MASK, CYREG_PRT2_BIT_MASK
.set pH__BYP, CYREG_PRT2_BYP
.set pH__CTL, CYREG_PRT2_CTL
.set pH__DM0, CYREG_PRT2_DM0
.set pH__DM1, CYREG_PRT2_DM1
.set pH__DM2, CYREG_PRT2_DM2
.set pH__DR, CYREG_PRT2_DR
.set pH__INP_DIS, CYREG_PRT2_INP_DIS
.set pH__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set pH__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set pH__LCD_EN, CYREG_PRT2_LCD_EN
.set pH__MASK, 0x80
.set pH__PORT, 2
.set pH__PRT, CYREG_PRT2_PRT
.set pH__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set pH__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set pH__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set pH__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set pH__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set pH__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set pH__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set pH__PS, CYREG_PRT2_PS
.set pH__SHIFT, 7
.set pH__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* pHADC */
.set pHADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set pHADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set pHADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set pHADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set pHADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set pHADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set pHADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set pHADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set pHADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set pHADC_ADC_SAR__PM_ACT_MSK, 0x01
.set pHADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set pHADC_ADC_SAR__PM_STBY_MSK, 0x01
.set pHADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set pHADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set pHADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set pHADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set pHADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set pHADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set pHADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set pHADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set pHADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set pHADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set pHADC_IRQ__INTC_MASK, 0x80
.set pHADC_IRQ__INTC_NUMBER, 7
.set pHADC_IRQ__INTC_PRIOR_NUM, 7
.set pHADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set pHADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set pHADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set pHADC_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set pHADC_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set pHADC_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set pHADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set pHADC_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set pHADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set pHADC_theACLK__INDEX, 0x01
.set pHADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set pHADC_theACLK__PM_ACT_MSK, 0x02
.set pHADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set pHADC_theACLK__PM_STBY_MSK, 0x02

/* isr_rx */
.set isr_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx__INTC_MASK, 0x100
.set isr_rx__INTC_NUMBER, 8
.set isr_rx__INTC_PRIOR_NUM, 7
.set isr_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x06
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x40
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x40

/* NutsEcho */
.set NutsEcho__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set NutsEcho__0__MASK, 0x80
.set NutsEcho__0__PC, CYREG_PRT0_PC7
.set NutsEcho__0__PORT, 0
.set NutsEcho__0__SHIFT, 7
.set NutsEcho__AG, CYREG_PRT0_AG
.set NutsEcho__AMUX, CYREG_PRT0_AMUX
.set NutsEcho__BIE, CYREG_PRT0_BIE
.set NutsEcho__BIT_MASK, CYREG_PRT0_BIT_MASK
.set NutsEcho__BYP, CYREG_PRT0_BYP
.set NutsEcho__CTL, CYREG_PRT0_CTL
.set NutsEcho__DM0, CYREG_PRT0_DM0
.set NutsEcho__DM1, CYREG_PRT0_DM1
.set NutsEcho__DM2, CYREG_PRT0_DM2
.set NutsEcho__DR, CYREG_PRT0_DR
.set NutsEcho__INP_DIS, CYREG_PRT0_INP_DIS
.set NutsEcho__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set NutsEcho__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set NutsEcho__LCD_EN, CYREG_PRT0_LCD_EN
.set NutsEcho__MASK, 0x80
.set NutsEcho__PORT, 0
.set NutsEcho__PRT, CYREG_PRT0_PRT
.set NutsEcho__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set NutsEcho__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set NutsEcho__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set NutsEcho__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set NutsEcho__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set NutsEcho__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set NutsEcho__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set NutsEcho__PS, CYREG_PRT0_PS
.set NutsEcho__SHIFT, 7
.set NutsEcho__SLW, CYREG_PRT0_SLW

/* NutsTrig */
.set NutsTrig__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set NutsTrig__0__MASK, 0x40
.set NutsTrig__0__PC, CYREG_PRT0_PC6
.set NutsTrig__0__PORT, 0
.set NutsTrig__0__SHIFT, 6
.set NutsTrig__AG, CYREG_PRT0_AG
.set NutsTrig__AMUX, CYREG_PRT0_AMUX
.set NutsTrig__BIE, CYREG_PRT0_BIE
.set NutsTrig__BIT_MASK, CYREG_PRT0_BIT_MASK
.set NutsTrig__BYP, CYREG_PRT0_BYP
.set NutsTrig__CTL, CYREG_PRT0_CTL
.set NutsTrig__DM0, CYREG_PRT0_DM0
.set NutsTrig__DM1, CYREG_PRT0_DM1
.set NutsTrig__DM2, CYREG_PRT0_DM2
.set NutsTrig__DR, CYREG_PRT0_DR
.set NutsTrig__INP_DIS, CYREG_PRT0_INP_DIS
.set NutsTrig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set NutsTrig__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set NutsTrig__LCD_EN, CYREG_PRT0_LCD_EN
.set NutsTrig__MASK, 0x40
.set NutsTrig__PORT, 0
.set NutsTrig__PRT, CYREG_PRT0_PRT
.set NutsTrig__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set NutsTrig__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set NutsTrig__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set NutsTrig__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set NutsTrig__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set NutsTrig__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set NutsTrig__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set NutsTrig__PS, CYREG_PRT0_PS
.set NutsTrig__SHIFT, 6
.set NutsTrig__SLW, CYREG_PRT0_SLW

/* pHUpEcho */
.set pHUpEcho__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set pHUpEcho__0__MASK, 0x08
.set pHUpEcho__0__PC, CYREG_IO_PC_PRT15_PC3
.set pHUpEcho__0__PORT, 15
.set pHUpEcho__0__SHIFT, 3
.set pHUpEcho__AG, CYREG_PRT15_AG
.set pHUpEcho__AMUX, CYREG_PRT15_AMUX
.set pHUpEcho__BIE, CYREG_PRT15_BIE
.set pHUpEcho__BIT_MASK, CYREG_PRT15_BIT_MASK
.set pHUpEcho__BYP, CYREG_PRT15_BYP
.set pHUpEcho__CTL, CYREG_PRT15_CTL
.set pHUpEcho__DM0, CYREG_PRT15_DM0
.set pHUpEcho__DM1, CYREG_PRT15_DM1
.set pHUpEcho__DM2, CYREG_PRT15_DM2
.set pHUpEcho__DR, CYREG_PRT15_DR
.set pHUpEcho__INP_DIS, CYREG_PRT15_INP_DIS
.set pHUpEcho__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set pHUpEcho__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set pHUpEcho__LCD_EN, CYREG_PRT15_LCD_EN
.set pHUpEcho__MASK, 0x08
.set pHUpEcho__PORT, 15
.set pHUpEcho__PRT, CYREG_PRT15_PRT
.set pHUpEcho__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set pHUpEcho__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set pHUpEcho__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set pHUpEcho__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set pHUpEcho__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set pHUpEcho__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set pHUpEcho__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set pHUpEcho__PS, CYREG_PRT15_PS
.set pHUpEcho__SHIFT, 3
.set pHUpEcho__SLW, CYREG_PRT15_SLW

/* pHUpTrig */
.set pHUpTrig__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set pHUpTrig__0__MASK, 0x04
.set pHUpTrig__0__PC, CYREG_IO_PC_PRT15_PC2
.set pHUpTrig__0__PORT, 15
.set pHUpTrig__0__SHIFT, 2
.set pHUpTrig__AG, CYREG_PRT15_AG
.set pHUpTrig__AMUX, CYREG_PRT15_AMUX
.set pHUpTrig__BIE, CYREG_PRT15_BIE
.set pHUpTrig__BIT_MASK, CYREG_PRT15_BIT_MASK
.set pHUpTrig__BYP, CYREG_PRT15_BYP
.set pHUpTrig__CTL, CYREG_PRT15_CTL
.set pHUpTrig__DM0, CYREG_PRT15_DM0
.set pHUpTrig__DM1, CYREG_PRT15_DM1
.set pHUpTrig__DM2, CYREG_PRT15_DM2
.set pHUpTrig__DR, CYREG_PRT15_DR
.set pHUpTrig__INP_DIS, CYREG_PRT15_INP_DIS
.set pHUpTrig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set pHUpTrig__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set pHUpTrig__LCD_EN, CYREG_PRT15_LCD_EN
.set pHUpTrig__MASK, 0x04
.set pHUpTrig__PORT, 15
.set pHUpTrig__PRT, CYREG_PRT15_PRT
.set pHUpTrig__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set pHUpTrig__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set pHUpTrig__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set pHUpTrig__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set pHUpTrig__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set pHUpTrig__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set pHUpTrig__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set pHUpTrig__PS, CYREG_PRT15_PS
.set pHUpTrig__SHIFT, 2
.set pHUpTrig__SLW, CYREG_PRT15_SLW

/* ECControl */
.set ECControl__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set ECControl__0__MASK, 0x40
.set ECControl__0__PC, CYREG_PRT2_PC6
.set ECControl__0__PORT, 2
.set ECControl__0__SHIFT, 6
.set ECControl__AG, CYREG_PRT2_AG
.set ECControl__AMUX, CYREG_PRT2_AMUX
.set ECControl__BIE, CYREG_PRT2_BIE
.set ECControl__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ECControl__BYP, CYREG_PRT2_BYP
.set ECControl__CTL, CYREG_PRT2_CTL
.set ECControl__DM0, CYREG_PRT2_DM0
.set ECControl__DM1, CYREG_PRT2_DM1
.set ECControl__DM2, CYREG_PRT2_DM2
.set ECControl__DR, CYREG_PRT2_DR
.set ECControl__INP_DIS, CYREG_PRT2_INP_DIS
.set ECControl__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ECControl__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ECControl__LCD_EN, CYREG_PRT2_LCD_EN
.set ECControl__MASK, 0x40
.set ECControl__PORT, 2
.set ECControl__PRT, CYREG_PRT2_PRT
.set ECControl__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ECControl__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ECControl__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ECControl__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ECControl__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ECControl__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ECControl__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ECControl__PS, CYREG_PRT2_PS
.set ECControl__SHIFT, 6
.set ECControl__SLW, CYREG_PRT2_SLW

/* ECSenseRx */
.set ECSenseRx__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set ECSenseRx__0__MASK, 0x04
.set ECSenseRx__0__PC, CYREG_PRT12_PC2
.set ECSenseRx__0__PORT, 12
.set ECSenseRx__0__SHIFT, 2
.set ECSenseRx__AG, CYREG_PRT12_AG
.set ECSenseRx__BIE, CYREG_PRT12_BIE
.set ECSenseRx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ECSenseRx__BYP, CYREG_PRT12_BYP
.set ECSenseRx__DM0, CYREG_PRT12_DM0
.set ECSenseRx__DM1, CYREG_PRT12_DM1
.set ECSenseRx__DM2, CYREG_PRT12_DM2
.set ECSenseRx__DR, CYREG_PRT12_DR
.set ECSenseRx__INP_DIS, CYREG_PRT12_INP_DIS
.set ECSenseRx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ECSenseRx__MASK, 0x04
.set ECSenseRx__PORT, 12
.set ECSenseRx__PRT, CYREG_PRT12_PRT
.set ECSenseRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ECSenseRx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ECSenseRx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ECSenseRx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ECSenseRx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ECSenseRx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ECSenseRx__PS, CYREG_PRT12_PS
.set ECSenseRx__SHIFT, 2
.set ECSenseRx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ECSenseRx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ECSenseRx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ECSenseRx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ECSenseRx__SLW, CYREG_PRT12_SLW

/* WaterEcho */
.set WaterEcho__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set WaterEcho__0__MASK, 0x40
.set WaterEcho__0__PC, CYREG_PRT3_PC6
.set WaterEcho__0__PORT, 3
.set WaterEcho__0__SHIFT, 6
.set WaterEcho__AG, CYREG_PRT3_AG
.set WaterEcho__AMUX, CYREG_PRT3_AMUX
.set WaterEcho__BIE, CYREG_PRT3_BIE
.set WaterEcho__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WaterEcho__BYP, CYREG_PRT3_BYP
.set WaterEcho__CTL, CYREG_PRT3_CTL
.set WaterEcho__DM0, CYREG_PRT3_DM0
.set WaterEcho__DM1, CYREG_PRT3_DM1
.set WaterEcho__DM2, CYREG_PRT3_DM2
.set WaterEcho__DR, CYREG_PRT3_DR
.set WaterEcho__INP_DIS, CYREG_PRT3_INP_DIS
.set WaterEcho__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WaterEcho__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WaterEcho__LCD_EN, CYREG_PRT3_LCD_EN
.set WaterEcho__MASK, 0x40
.set WaterEcho__PORT, 3
.set WaterEcho__PRT, CYREG_PRT3_PRT
.set WaterEcho__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WaterEcho__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WaterEcho__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WaterEcho__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WaterEcho__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WaterEcho__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WaterEcho__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WaterEcho__PS, CYREG_PRT3_PS
.set WaterEcho__SHIFT, 6
.set WaterEcho__SLW, CYREG_PRT3_SLW

/* WaterTrig */
.set WaterTrig__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set WaterTrig__0__MASK, 0x20
.set WaterTrig__0__PC, CYREG_PRT3_PC5
.set WaterTrig__0__PORT, 3
.set WaterTrig__0__SHIFT, 5
.set WaterTrig__AG, CYREG_PRT3_AG
.set WaterTrig__AMUX, CYREG_PRT3_AMUX
.set WaterTrig__BIE, CYREG_PRT3_BIE
.set WaterTrig__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WaterTrig__BYP, CYREG_PRT3_BYP
.set WaterTrig__CTL, CYREG_PRT3_CTL
.set WaterTrig__DM0, CYREG_PRT3_DM0
.set WaterTrig__DM1, CYREG_PRT3_DM1
.set WaterTrig__DM2, CYREG_PRT3_DM2
.set WaterTrig__DR, CYREG_PRT3_DR
.set WaterTrig__INP_DIS, CYREG_PRT3_INP_DIS
.set WaterTrig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WaterTrig__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WaterTrig__LCD_EN, CYREG_PRT3_LCD_EN
.set WaterTrig__MASK, 0x20
.set WaterTrig__PORT, 3
.set WaterTrig__PRT, CYREG_PRT3_PRT
.set WaterTrig__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WaterTrig__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WaterTrig__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WaterTrig__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WaterTrig__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WaterTrig__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WaterTrig__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WaterTrig__PS, CYREG_PRT3_PS
.set WaterTrig__SHIFT, 5
.set WaterTrig__SLW, CYREG_PRT3_SLW

/* pHDownEcho */
.set pHDownEcho__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set pHDownEcho__0__MASK, 0x04
.set pHDownEcho__0__PC, CYREG_PRT0_PC2
.set pHDownEcho__0__PORT, 0
.set pHDownEcho__0__SHIFT, 2
.set pHDownEcho__AG, CYREG_PRT0_AG
.set pHDownEcho__AMUX, CYREG_PRT0_AMUX
.set pHDownEcho__BIE, CYREG_PRT0_BIE
.set pHDownEcho__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pHDownEcho__BYP, CYREG_PRT0_BYP
.set pHDownEcho__CTL, CYREG_PRT0_CTL
.set pHDownEcho__DM0, CYREG_PRT0_DM0
.set pHDownEcho__DM1, CYREG_PRT0_DM1
.set pHDownEcho__DM2, CYREG_PRT0_DM2
.set pHDownEcho__DR, CYREG_PRT0_DR
.set pHDownEcho__INP_DIS, CYREG_PRT0_INP_DIS
.set pHDownEcho__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pHDownEcho__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pHDownEcho__LCD_EN, CYREG_PRT0_LCD_EN
.set pHDownEcho__MASK, 0x04
.set pHDownEcho__PORT, 0
.set pHDownEcho__PRT, CYREG_PRT0_PRT
.set pHDownEcho__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pHDownEcho__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pHDownEcho__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pHDownEcho__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pHDownEcho__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pHDownEcho__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pHDownEcho__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pHDownEcho__PS, CYREG_PRT0_PS
.set pHDownEcho__SHIFT, 2
.set pHDownEcho__SLW, CYREG_PRT0_SLW

/* pHDownTrig */
.set pHDownTrig__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set pHDownTrig__0__MASK, 0x02
.set pHDownTrig__0__PC, CYREG_PRT0_PC1
.set pHDownTrig__0__PORT, 0
.set pHDownTrig__0__SHIFT, 1
.set pHDownTrig__AG, CYREG_PRT0_AG
.set pHDownTrig__AMUX, CYREG_PRT0_AMUX
.set pHDownTrig__BIE, CYREG_PRT0_BIE
.set pHDownTrig__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pHDownTrig__BYP, CYREG_PRT0_BYP
.set pHDownTrig__CTL, CYREG_PRT0_CTL
.set pHDownTrig__DM0, CYREG_PRT0_DM0
.set pHDownTrig__DM1, CYREG_PRT0_DM1
.set pHDownTrig__DM2, CYREG_PRT0_DM2
.set pHDownTrig__DR, CYREG_PRT0_DR
.set pHDownTrig__INP_DIS, CYREG_PRT0_INP_DIS
.set pHDownTrig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pHDownTrig__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pHDownTrig__LCD_EN, CYREG_PRT0_LCD_EN
.set pHDownTrig__MASK, 0x02
.set pHDownTrig__PORT, 0
.set pHDownTrig__PRT, CYREG_PRT0_PRT
.set pHDownTrig__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pHDownTrig__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pHDownTrig__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pHDownTrig__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pHDownTrig__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pHDownTrig__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pHDownTrig__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pHDownTrig__PS, CYREG_PRT0_PS
.set pHDownTrig__SHIFT, 1
.set pHDownTrig__SLW, CYREG_PRT0_SLW

/* ECSenseUART */
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set ECSenseUART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ECSenseUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ECSenseUART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ECSenseUART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set ECSenseUART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set ECSenseUART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ECSenseUART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set ECSenseUART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set ECSenseUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ECSenseUART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ECSenseUART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set ECSenseUART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set ECSenseUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ECSenseUART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set ECSenseUART_BUART_sRX_RxSts__3__MASK, 0x08
.set ECSenseUART_BUART_sRX_RxSts__3__POS, 3
.set ECSenseUART_BUART_sRX_RxSts__4__MASK, 0x10
.set ECSenseUART_BUART_sRX_RxSts__4__POS, 4
.set ECSenseUART_BUART_sRX_RxSts__5__MASK, 0x20
.set ECSenseUART_BUART_sRX_RxSts__5__POS, 5
.set ECSenseUART_BUART_sRX_RxSts__MASK, 0x38
.set ECSenseUART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set ECSenseUART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ECSenseUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ECSenseUART_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set ECSenseUART_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set ECSenseUART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set ECSenseUART_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set ECSenseUART_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set ECSenseUART_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set ECSenseUART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ECSenseUART_IntClock__INDEX, 0x05
.set ECSenseUART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ECSenseUART_IntClock__PM_ACT_MSK, 0x20
.set ECSenseUART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ECSenseUART_IntClock__PM_STBY_MSK, 0x20

/* LevelSelect */
.set LevelSelect_Sync_ctrl_reg__0__MASK, 0x01
.set LevelSelect_Sync_ctrl_reg__0__POS, 0
.set LevelSelect_Sync_ctrl_reg__1__MASK, 0x02
.set LevelSelect_Sync_ctrl_reg__1__POS, 1
.set LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set LevelSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set LevelSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set LevelSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set LevelSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set LevelSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set LevelSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set LevelSelect_Sync_ctrl_reg__2__MASK, 0x04
.set LevelSelect_Sync_ctrl_reg__2__POS, 2
.set LevelSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set LevelSelect_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set LevelSelect_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set LevelSelect_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set LevelSelect_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set LevelSelect_Sync_ctrl_reg__MASK, 0x07
.set LevelSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set LevelSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set LevelSelect_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* DataComTxInv */
.set DataComTxInv__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set DataComTxInv__0__MASK, 0x10
.set DataComTxInv__0__PC, CYREG_PRT0_PC4
.set DataComTxInv__0__PORT, 0
.set DataComTxInv__0__SHIFT, 4
.set DataComTxInv__AG, CYREG_PRT0_AG
.set DataComTxInv__AMUX, CYREG_PRT0_AMUX
.set DataComTxInv__BIE, CYREG_PRT0_BIE
.set DataComTxInv__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DataComTxInv__BYP, CYREG_PRT0_BYP
.set DataComTxInv__CTL, CYREG_PRT0_CTL
.set DataComTxInv__DM0, CYREG_PRT0_DM0
.set DataComTxInv__DM1, CYREG_PRT0_DM1
.set DataComTxInv__DM2, CYREG_PRT0_DM2
.set DataComTxInv__DR, CYREG_PRT0_DR
.set DataComTxInv__INP_DIS, CYREG_PRT0_INP_DIS
.set DataComTxInv__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DataComTxInv__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DataComTxInv__LCD_EN, CYREG_PRT0_LCD_EN
.set DataComTxInv__MASK, 0x10
.set DataComTxInv__PORT, 0
.set DataComTxInv__PRT, CYREG_PRT0_PRT
.set DataComTxInv__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DataComTxInv__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DataComTxInv__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DataComTxInv__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DataComTxInv__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DataComTxInv__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DataComTxInv__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DataComTxInv__PS, CYREG_PRT0_PS
.set DataComTxInv__SHIFT, 4
.set DataComTxInv__SLW, CYREG_PRT0_SLW

/* ECSenseRxInv */
.set ECSenseRxInv__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ECSenseRxInv__0__MASK, 0x80
.set ECSenseRxInv__0__PC, CYREG_PRT1_PC7
.set ECSenseRxInv__0__PORT, 1
.set ECSenseRxInv__0__SHIFT, 7
.set ECSenseRxInv__AG, CYREG_PRT1_AG
.set ECSenseRxInv__AMUX, CYREG_PRT1_AMUX
.set ECSenseRxInv__BIE, CYREG_PRT1_BIE
.set ECSenseRxInv__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ECSenseRxInv__BYP, CYREG_PRT1_BYP
.set ECSenseRxInv__CTL, CYREG_PRT1_CTL
.set ECSenseRxInv__DM0, CYREG_PRT1_DM0
.set ECSenseRxInv__DM1, CYREG_PRT1_DM1
.set ECSenseRxInv__DM2, CYREG_PRT1_DM2
.set ECSenseRxInv__DR, CYREG_PRT1_DR
.set ECSenseRxInv__INP_DIS, CYREG_PRT1_INP_DIS
.set ECSenseRxInv__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ECSenseRxInv__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ECSenseRxInv__LCD_EN, CYREG_PRT1_LCD_EN
.set ECSenseRxInv__MASK, 0x80
.set ECSenseRxInv__PORT, 1
.set ECSenseRxInv__PRT, CYREG_PRT1_PRT
.set ECSenseRxInv__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ECSenseRxInv__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ECSenseRxInv__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ECSenseRxInv__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ECSenseRxInv__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ECSenseRxInv__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ECSenseRxInv__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ECSenseRxInv__PS, CYREG_PRT1_PS
.set ECSenseRxInv__SHIFT, 7
.set ECSenseRxInv__SLW, CYREG_PRT1_SLW

/* WaterResEcho */
.set WaterResEcho__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set WaterResEcho__0__MASK, 0x02
.set WaterResEcho__0__PC, CYREG_PRT3_PC1
.set WaterResEcho__0__PORT, 3
.set WaterResEcho__0__SHIFT, 1
.set WaterResEcho__AG, CYREG_PRT3_AG
.set WaterResEcho__AMUX, CYREG_PRT3_AMUX
.set WaterResEcho__BIE, CYREG_PRT3_BIE
.set WaterResEcho__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WaterResEcho__BYP, CYREG_PRT3_BYP
.set WaterResEcho__CTL, CYREG_PRT3_CTL
.set WaterResEcho__DM0, CYREG_PRT3_DM0
.set WaterResEcho__DM1, CYREG_PRT3_DM1
.set WaterResEcho__DM2, CYREG_PRT3_DM2
.set WaterResEcho__DR, CYREG_PRT3_DR
.set WaterResEcho__INP_DIS, CYREG_PRT3_INP_DIS
.set WaterResEcho__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WaterResEcho__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WaterResEcho__LCD_EN, CYREG_PRT3_LCD_EN
.set WaterResEcho__MASK, 0x02
.set WaterResEcho__PORT, 3
.set WaterResEcho__PRT, CYREG_PRT3_PRT
.set WaterResEcho__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WaterResEcho__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WaterResEcho__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WaterResEcho__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WaterResEcho__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WaterResEcho__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WaterResEcho__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WaterResEcho__PS, CYREG_PRT3_PS
.set WaterResEcho__SHIFT, 1
.set WaterResEcho__SLW, CYREG_PRT3_SLW

/* WaterResTrig */
.set WaterResTrig__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set WaterResTrig__0__MASK, 0x01
.set WaterResTrig__0__PC, CYREG_PRT3_PC0
.set WaterResTrig__0__PORT, 3
.set WaterResTrig__0__SHIFT, 0
.set WaterResTrig__AG, CYREG_PRT3_AG
.set WaterResTrig__AMUX, CYREG_PRT3_AMUX
.set WaterResTrig__BIE, CYREG_PRT3_BIE
.set WaterResTrig__BIT_MASK, CYREG_PRT3_BIT_MASK
.set WaterResTrig__BYP, CYREG_PRT3_BYP
.set WaterResTrig__CTL, CYREG_PRT3_CTL
.set WaterResTrig__DM0, CYREG_PRT3_DM0
.set WaterResTrig__DM1, CYREG_PRT3_DM1
.set WaterResTrig__DM2, CYREG_PRT3_DM2
.set WaterResTrig__DR, CYREG_PRT3_DR
.set WaterResTrig__INP_DIS, CYREG_PRT3_INP_DIS
.set WaterResTrig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set WaterResTrig__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set WaterResTrig__LCD_EN, CYREG_PRT3_LCD_EN
.set WaterResTrig__MASK, 0x01
.set WaterResTrig__PORT, 3
.set WaterResTrig__PRT, CYREG_PRT3_PRT
.set WaterResTrig__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set WaterResTrig__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set WaterResTrig__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set WaterResTrig__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set WaterResTrig__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set WaterResTrig__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set WaterResTrig__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set WaterResTrig__PS, CYREG_PRT3_PS
.set WaterResTrig__SHIFT, 0
.set WaterResTrig__SLW, CYREG_PRT3_SLW

/* FlowSensorSig */
.set FlowSensorSig__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set FlowSensorSig__0__MASK, 0x04
.set FlowSensorSig__0__PC, CYREG_PRT2_PC2
.set FlowSensorSig__0__PORT, 2
.set FlowSensorSig__0__SHIFT, 2
.set FlowSensorSig__AG, CYREG_PRT2_AG
.set FlowSensorSig__AMUX, CYREG_PRT2_AMUX
.set FlowSensorSig__BIE, CYREG_PRT2_BIE
.set FlowSensorSig__BIT_MASK, CYREG_PRT2_BIT_MASK
.set FlowSensorSig__BYP, CYREG_PRT2_BYP
.set FlowSensorSig__CTL, CYREG_PRT2_CTL
.set FlowSensorSig__DM0, CYREG_PRT2_DM0
.set FlowSensorSig__DM1, CYREG_PRT2_DM1
.set FlowSensorSig__DM2, CYREG_PRT2_DM2
.set FlowSensorSig__DR, CYREG_PRT2_DR
.set FlowSensorSig__INP_DIS, CYREG_PRT2_INP_DIS
.set FlowSensorSig__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set FlowSensorSig__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set FlowSensorSig__LCD_EN, CYREG_PRT2_LCD_EN
.set FlowSensorSig__MASK, 0x04
.set FlowSensorSig__PORT, 2
.set FlowSensorSig__PRT, CYREG_PRT2_PRT
.set FlowSensorSig__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set FlowSensorSig__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set FlowSensorSig__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set FlowSensorSig__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set FlowSensorSig__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set FlowSensorSig__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set FlowSensorSig__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set FlowSensorSig__PS, CYREG_PRT2_PS
.set FlowSensorSig__SHIFT, 2
.set FlowSensorSig__SLW, CYREG_PRT2_SLW

/* pHSampleTimer */
.set pHSampleTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set pHSampleTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set pHSampleTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set pHSampleTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set pHSampleTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set pHSampleTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set pHSampleTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set pHSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set pHSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set pHSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set pHSampleTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set pHSampleTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* timer_clock_1 */
.set timer_clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock_1__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_1__INDEX, 0x02
.set timer_clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_1__PM_ACT_MSK, 0x04
.set timer_clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_1__PM_STBY_MSK, 0x04

/* SensorComTxUART */
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB10_A0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB10_A1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB10_D0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB10_D1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB10_F0
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB10_F1
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SensorComTxUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SensorComTxUART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set SensorComTxUART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set SensorComTxUART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set SensorComTxUART_BUART_sTX_TxSts__0__MASK, 0x01
.set SensorComTxUART_BUART_sTX_TxSts__0__POS, 0
.set SensorComTxUART_BUART_sTX_TxSts__1__MASK, 0x02
.set SensorComTxUART_BUART_sTX_TxSts__1__POS, 1
.set SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SensorComTxUART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SensorComTxUART_BUART_sTX_TxSts__2__MASK, 0x04
.set SensorComTxUART_BUART_sTX_TxSts__2__POS, 2
.set SensorComTxUART_BUART_sTX_TxSts__3__MASK, 0x08
.set SensorComTxUART_BUART_sTX_TxSts__3__POS, 3
.set SensorComTxUART_BUART_sTX_TxSts__MASK, 0x0F
.set SensorComTxUART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set SensorComTxUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SensorComTxUART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set SensorComTxUART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set SensorComTxUART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set SensorComTxUART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set SensorComTxUART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SensorComTxUART_IntClock__INDEX, 0x04
.set SensorComTxUART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SensorComTxUART_IntClock__PM_ACT_MSK, 0x10
.set SensorComTxUART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SensorComTxUART_IntClock__PM_STBY_MSK, 0x10

/* ECSenseDataRxISR */
.set ECSenseDataRxISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ECSenseDataRxISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ECSenseDataRxISR__INTC_MASK, 0x01
.set ECSenseDataRxISR__INTC_NUMBER, 0
.set ECSenseDataRxISR__INTC_PRIOR_NUM, 1
.set ECSenseDataRxISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ECSenseDataRxISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ECSenseDataRxISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FreeRunningTimer */
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set FreeRunningTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB02_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB02_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB02_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB02_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB02_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB02_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB03_A0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB03_A1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB03_D0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB03_D1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB03_F0
.set FreeRunningTimer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB03_F1

/* SenseSwitchTimer */
.set SenseSwitchTimer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set SenseSwitchTimer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set SenseSwitchTimer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set SenseSwitchTimer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set SenseSwitchTimer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set SenseSwitchTimer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set SenseSwitchTimer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set SenseSwitchTimer_TimerHW__PER0, CYREG_TMR1_PER0
.set SenseSwitchTimer_TimerHW__PER1, CYREG_TMR1_PER1
.set SenseSwitchTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set SenseSwitchTimer_TimerHW__PM_ACT_MSK, 0x02
.set SenseSwitchTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set SenseSwitchTimer_TimerHW__PM_STBY_MSK, 0x02
.set SenseSwitchTimer_TimerHW__RT0, CYREG_TMR1_RT0
.set SenseSwitchTimer_TimerHW__RT1, CYREG_TMR1_RT1
.set SenseSwitchTimer_TimerHW__SR0, CYREG_TMR1_SR0

/* SensorDataComISR */
.set SensorDataComISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SensorDataComISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SensorDataComISR__INTC_MASK, 0x40
.set SensorDataComISR__INTC_NUMBER, 6
.set SensorDataComISR__INTC_PRIOR_NUM, 2
.set SensorDataComISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set SensorDataComISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SensorDataComISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pHSampleTimerISR */
.set pHSampleTimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set pHSampleTimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set pHSampleTimerISR__INTC_MASK, 0x200
.set pHSampleTimerISR__INTC_NUMBER, 9
.set pHSampleTimerISR__INTC_PRIOR_NUM, 1
.set pHSampleTimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set pHSampleTimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set pHSampleTimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ECSenseControlReg */
.set ECSenseControlReg_Sync_ctrl_reg__0__MASK, 0x01
.set ECSenseControlReg_Sync_ctrl_reg__0__POS, 0
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ECSenseControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ECSenseControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ECSenseControlReg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set ECSenseControlReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ECSenseControlReg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set ECSenseControlReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ECSenseControlReg_Sync_ctrl_reg__MASK, 0x01
.set ECSenseControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ECSenseControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ECSenseControlReg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* PingSensorControl */
.set PingSensorControl_Sync_ctrl_reg__0__MASK, 0x01
.set PingSensorControl_Sync_ctrl_reg__0__POS, 0
.set PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PingSensorControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PingSensorControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PingSensorControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PingSensorControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PingSensorControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PingSensorControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PingSensorControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PingSensorControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PingSensorControl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PingSensorControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PingSensorControl_Sync_ctrl_reg__MASK, 0x01
.set PingSensorControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PingSensorControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PingSensorControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* PingSensorEchoISR */
.set PingSensorEchoISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PingSensorEchoISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PingSensorEchoISR__INTC_MASK, 0x08
.set PingSensorEchoISR__INTC_NUMBER, 3
.set PingSensorEchoISR__INTC_PRIOR_NUM, 7
.set PingSensorEchoISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set PingSensorEchoISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PingSensorEchoISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PingSensorTrigISR */
.set PingSensorTrigISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PingSensorTrigISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PingSensorTrigISR__INTC_MASK, 0x20
.set PingSensorTrigISR__INTC_NUMBER, 5
.set PingSensorTrigISR__INTC_PRIOR_NUM, 7
.set PingSensorTrigISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set PingSensorTrigISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PingSensorTrigISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SensorDataComTimer */
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SensorDataComTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SensorDataComTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB08_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB08_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB08_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB08_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB08_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB08_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB09_A0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB09_A1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB09_D0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB09_D1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB09_F0
.set SensorDataComTimer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB09_F1

/* FlowSenseCaptureISR */
.set FlowSenseCaptureISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FlowSenseCaptureISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FlowSenseCaptureISR__INTC_MASK, 0x02
.set FlowSenseCaptureISR__INTC_NUMBER, 1
.set FlowSenseCaptureISR__INTC_PRIOR_NUM, 1
.set FlowSenseCaptureISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set FlowSenseCaptureISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FlowSenseCaptureISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FlowSenseTimeOutISR */
.set FlowSenseTimeOutISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FlowSenseTimeOutISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FlowSenseTimeOutISR__INTC_MASK, 0x04
.set FlowSenseTimeOutISR__INTC_NUMBER, 2
.set FlowSenseTimeOutISR__INTC_PRIOR_NUM, 7
.set FlowSenseTimeOutISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set FlowSenseTimeOutISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FlowSenseTimeOutISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PingSensorEchoTimer */
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PingSensorEchoTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PingSensorEchoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PingSensorEchoTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* SenseSwitchTimerISR */
.set SenseSwitchTimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SenseSwitchTimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SenseSwitchTimerISR__INTC_MASK, 0x40000
.set SenseSwitchTimerISR__INTC_NUMBER, 18
.set SenseSwitchTimerISR__INTC_PRIOR_NUM, 3
.set SenseSwitchTimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set SenseSwitchTimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SenseSwitchTimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FlowSenseTimeOutTimer */
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set FlowSenseTimeOutTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set FlowSenseTimeOutTimer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1

/* PingSensorSampleTimer */
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set PingSensorSampleTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PingSensorSampleTimer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* PingSensorTrigControl */
.set PingSensorTrigControl_Sync_ctrl_reg__0__MASK, 0x01
.set PingSensorTrigControl_Sync_ctrl_reg__0__POS, 0
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PingSensorTrigControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PingSensorTrigControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PingSensorTrigControl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PingSensorTrigControl_Sync_ctrl_reg__MASK, 0x01
.set PingSensorTrigControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PingSensorTrigControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PingSensorTrigControl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* PingSensorTrigCounter */
.set PingSensorTrigCounter_CounterHW__CAP0, CYREG_TMR0_CAP0
.set PingSensorTrigCounter_CounterHW__CAP1, CYREG_TMR0_CAP1
.set PingSensorTrigCounter_CounterHW__CFG0, CYREG_TMR0_CFG0
.set PingSensorTrigCounter_CounterHW__CFG1, CYREG_TMR0_CFG1
.set PingSensorTrigCounter_CounterHW__CFG2, CYREG_TMR0_CFG2
.set PingSensorTrigCounter_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PingSensorTrigCounter_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PingSensorTrigCounter_CounterHW__PER0, CYREG_TMR0_PER0
.set PingSensorTrigCounter_CounterHW__PER1, CYREG_TMR0_PER1
.set PingSensorTrigCounter_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PingSensorTrigCounter_CounterHW__PM_ACT_MSK, 0x01
.set PingSensorTrigCounter_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PingSensorTrigCounter_CounterHW__PM_STBY_MSK, 0x01
.set PingSensorTrigCounter_CounterHW__RT0, CYREG_TMR0_RT0
.set PingSensorTrigCounter_CounterHW__RT1, CYREG_TMR0_RT1
.set PingSensorTrigCounter_CounterHW__SR0, CYREG_TMR0_SR0

/* PingSensorSampleTimerISR */
.set PingSensorSampleTimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set PingSensorSampleTimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set PingSensorSampleTimerISR__INTC_MASK, 0x10
.set PingSensorSampleTimerISR__INTC_NUMBER, 4
.set PingSensorSampleTimerISR__INTC_PRIOR_NUM, 7
.set PingSensorSampleTimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set PingSensorSampleTimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set PingSensorSampleTimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x300
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000003DF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
