\hypertarget{struct_t_t_c_a_n___type_def}{}\doxysection{TTCAN\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_t_c_a_n___type_def}\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}}


TTFD Controller Area Network.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acacec5460d796fbf43b07e80372b4c92}{TTTMC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a63c08e589932ff6c3022a57ec8998684}{TTRMC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a4f5727e05a8962305721bc59c7d38bf4}{TTOCF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_aaf599ea1fa883fefce8aaf419040c865}{TTMLM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab5cfc5c731b3b66e7264b32b31aeb2c7}{TURCF}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a3f77f7c4cb798741312a2bc656f4c84d}{TTOCN}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a833369f1b6fd6e38fb7ed2367b78ff7f}{TTGTP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab5e2162b2008ed7493caf1c4b1de0e85}{TTTMK}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a24a0c0286f13cc110057ec447cc51675}{TTIR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a249b5cfa35bc706574ca7cdbb983cf93}{TTIE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a529bdf140d3c93a057ee3ea99c6b9228}{TTILS}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acae89d9bbef2766e2fab33faf3112d11}{TTOST}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a43e3bc294d5649e841672a3090c37e0e}{TURNA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab8e0981ae98ae7d48a863292b3b8ecad}{TTLGT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acfab1d380ff47abe4da0eb94c42cb9fc}{TTCTC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a7b7eb9479ce1990ed7079c43e2d80498}{TTCPT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ae7747ce6fa9515f8ac48cd54f5234f58}{TTCSM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ad057b7879ed26e9f5b1741a2cf8a5d28}{RESERVED1}} \mbox{[}111\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a0958a6da0d59f31396e9b4cb02ad350c}{TTTS}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TTFD Controller Area Network. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00378}{378}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_ad057b7879ed26e9f5b1741a2cf8a5d28}\label{struct_t_t_c_a_n___type_def_ad057b7879ed26e9f5b1741a2cf8a5d28}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED1\mbox{[}111\mbox{]}}

Reserved, 0x144 -\/ 0x2\+FC 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00397}{397}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a7b7eb9479ce1990ed7079c43e2d80498}\label{struct_t_t_c_a_n___type_def_a7b7eb9479ce1990ed7079c43e2d80498}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTCPT@{TTCPT}}
\index{TTCPT@{TTCPT}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTCPT}{TTCPT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTCPT}

TT Capture Time register, Address offset\+: 0x13C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00395}{395}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_ae7747ce6fa9515f8ac48cd54f5234f58}\label{struct_t_t_c_a_n___type_def_ae7747ce6fa9515f8ac48cd54f5234f58}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTCSM@{TTCSM}}
\index{TTCSM@{TTCSM}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTCSM}{TTCSM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTCSM}

TT Cycle Sync Mark register, Address offset\+: 0x140 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00396}{396}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_acfab1d380ff47abe4da0eb94c42cb9fc}\label{struct_t_t_c_a_n___type_def_acfab1d380ff47abe4da0eb94c42cb9fc}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTCTC@{TTCTC}}
\index{TTCTC@{TTCTC}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTCTC}{TTCTC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTCTC}

TT Cycle Time and Count register, Address offset\+: 0x138 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00394}{394}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a833369f1b6fd6e38fb7ed2367b78ff7f}\label{struct_t_t_c_a_n___type_def_a833369f1b6fd6e38fb7ed2367b78ff7f}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTGTP@{TTGTP}}
\index{TTGTP@{TTGTP}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTGTP}{TTGTP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTGTP}

TT Global Time Preset register, Address offset\+: 0x118 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00386}{386}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a249b5cfa35bc706574ca7cdbb983cf93}\label{struct_t_t_c_a_n___type_def_a249b5cfa35bc706574ca7cdbb983cf93}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTIE@{TTIE}}
\index{TTIE@{TTIE}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTIE}{TTIE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTIE}

TT Interrupt Enable register, Address offset\+: 0x124 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00389}{389}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a529bdf140d3c93a057ee3ea99c6b9228}\label{struct_t_t_c_a_n___type_def_a529bdf140d3c93a057ee3ea99c6b9228}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTILS@{TTILS}}
\index{TTILS@{TTILS}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTILS}{TTILS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTILS}

TT Interrupt Line Select register, Address offset\+: 0x128 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00390}{390}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a24a0c0286f13cc110057ec447cc51675}\label{struct_t_t_c_a_n___type_def_a24a0c0286f13cc110057ec447cc51675}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTIR@{TTIR}}
\index{TTIR@{TTIR}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTIR}{TTIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTIR}

TT Interrupt register, Address offset\+: 0x120 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00388}{388}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_ab8e0981ae98ae7d48a863292b3b8ecad}\label{struct_t_t_c_a_n___type_def_ab8e0981ae98ae7d48a863292b3b8ecad}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTLGT@{TTLGT}}
\index{TTLGT@{TTLGT}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTLGT}{TTLGT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTLGT}

TT Local and Global Time register, Address offset\+: 0x134 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00393}{393}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_aaf599ea1fa883fefce8aaf419040c865}\label{struct_t_t_c_a_n___type_def_aaf599ea1fa883fefce8aaf419040c865}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTMLM@{TTMLM}}
\index{TTMLM@{TTMLM}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTMLM}{TTMLM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTMLM}

TT Matrix Limits register, Address offset\+: 0x10C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00383}{383}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a4f5727e05a8962305721bc59c7d38bf4}\label{struct_t_t_c_a_n___type_def_a4f5727e05a8962305721bc59c7d38bf4}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTOCF@{TTOCF}}
\index{TTOCF@{TTOCF}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTOCF}{TTOCF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTOCF}

TT Operation Configuration register, Address offset\+: 0x108 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00382}{382}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a3f77f7c4cb798741312a2bc656f4c84d}\label{struct_t_t_c_a_n___type_def_a3f77f7c4cb798741312a2bc656f4c84d}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTOCN@{TTOCN}}
\index{TTOCN@{TTOCN}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTOCN}{TTOCN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTOCN}

TT Operation Control register, Address offset\+: 0x114 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00385}{385}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_acae89d9bbef2766e2fab33faf3112d11}\label{struct_t_t_c_a_n___type_def_acae89d9bbef2766e2fab33faf3112d11}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTOST@{TTOST}}
\index{TTOST@{TTOST}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTOST}{TTOST}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTOST}

TT Operation Status register, Address offset\+: 0x12C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00391}{391}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a63c08e589932ff6c3022a57ec8998684}\label{struct_t_t_c_a_n___type_def_a63c08e589932ff6c3022a57ec8998684}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTRMC@{TTRMC}}
\index{TTRMC@{TTRMC}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTRMC}{TTRMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTRMC}

TT Reference Message Configuration register, Address offset\+: 0x104 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00381}{381}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_acacec5460d796fbf43b07e80372b4c92}\label{struct_t_t_c_a_n___type_def_acacec5460d796fbf43b07e80372b4c92}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTTMC@{TTTMC}}
\index{TTTMC@{TTTMC}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTTMC}{TTTMC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTTMC}

TT Trigger Memory Configuration register, Address offset\+: 0x100 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00380}{380}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_ab5e2162b2008ed7493caf1c4b1de0e85}\label{struct_t_t_c_a_n___type_def_ab5e2162b2008ed7493caf1c4b1de0e85}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTTMK@{TTTMK}}
\index{TTTMK@{TTTMK}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTTMK}{TTTMK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTTMK}

TT Time Mark register, Address offset\+: 0x11C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00387}{387}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a0958a6da0d59f31396e9b4cb02ad350c}\label{struct_t_t_c_a_n___type_def_a0958a6da0d59f31396e9b4cb02ad350c}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TTTS@{TTTS}}
\index{TTTS@{TTTS}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TTTS}{TTTS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TTTS}

TT Trigger Select register, Address offset\+: 0x300 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00398}{398}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_ab5cfc5c731b3b66e7264b32b31aeb2c7}\label{struct_t_t_c_a_n___type_def_ab5cfc5c731b3b66e7264b32b31aeb2c7}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TURCF@{TURCF}}
\index{TURCF@{TURCF}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TURCF}{TURCF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TURCF}

TUR Configuration register, Address offset\+: 0x110 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00384}{384}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_t_t_c_a_n___type_def_a43e3bc294d5649e841672a3090c37e0e}\label{struct_t_t_c_a_n___type_def_a43e3bc294d5649e841672a3090c37e0e}} 
\index{TTCAN\_TypeDef@{TTCAN\_TypeDef}!TURNA@{TURNA}}
\index{TURNA@{TURNA}!TTCAN\_TypeDef@{TTCAN\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TURNA}{TURNA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TURNA}

TT TUR Numerator Actual register, Address offset\+: 0x130 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00392}{392}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
