#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec  7 18:36:47 2019
# Process ID: 9328
# Current directory: C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.runs/synth_1
# Command line: vivado.exe -log TopLevelModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelModule.tcl
# Log file: C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.runs/synth_1/TopLevelModule.vds
# Journal file: C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevelModule.tcl -notrace
Command: synth_design -top TopLevelModule -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11992 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 430.309 ; gain = 98.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelModule' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/TopLevelModule.vhd:47]
INFO: [Synth 8-3491] module 'WSsPDmem' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPDmem.vhd:34' bound to instance 'Dmem' of component 'WSsPDmem' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/TopLevelModule.vhd:106]
INFO: [Synth 8-638] synthesizing module 'WSsPDmem' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPDmem.vhd:43]
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'WSsPDmem' (1#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPDmem.vhd:43]
INFO: [Synth 8-3491] module 'WSspImem' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspImem.vhd:34' bound to instance 'Imem' of component 'WSspImem' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/TopLevelModule.vhd:120]
INFO: [Synth 8-638] synthesizing module 'WSspImem' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspImem.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'WSspImem' (2#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspImem.vhd:42]
INFO: [Synth 8-3491] module 'twoWaySsProcessor' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:34' bound to instance 'TwoWay_Ssp' of component 'twoWaySsProcessor' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/TopLevelModule.vhd:127]
INFO: [Synth 8-638] synthesizing module 'twoWaySsProcessor' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:54]
INFO: [Synth 8-3491] module 'WSsPControlUnit' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPControlUnit.vhd:34' bound to instance 'CU' of component 'WSsPControlUnit' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:357]
INFO: [Synth 8-638] synthesizing module 'WSsPControlUnit' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'CU' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:24' bound to instance 'CUForWay1' of component 'CU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPControlUnit.vhd:90]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:38]
INFO: [Synth 8-3491] module 'mainDEC' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/mainDecoder.vhd:24' bound to instance 'md' of component 'mainDEC' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mainDEC' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/mainDecoder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mainDEC' (3#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/mainDecoder.vhd:36]
INFO: [Synth 8-3491] module 'aluDEC' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ALUdecoder.vhd:24' bound to instance 'ad' of component 'aluDEC' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'aluDEC' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ALUdecoder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'aluDEC' (4#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ALUdecoder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'CU' (5#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:38]
INFO: [Synth 8-3491] module 'CU' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/ControlUnit.vhd:24' bound to instance 'CUForWay2' of component 'CU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPControlUnit.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'WSsPControlUnit' (6#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPControlUnit.vhd:67]
INFO: [Synth 8-3491] module 'WSsPHazardUnit' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:34' bound to instance 'HU' of component 'WSsPHazardUnit' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:389]
INFO: [Synth 8-638] synthesizing module 'WSsPHazardUnit' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:96]
INFO: [Synth 8-3491] module 'HU' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/hazardDetectionUnit.vhd:24' bound to instance 'WAY1HU' of component 'HU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:248]
INFO: [Synth 8-638] synthesizing module 'HU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/hazardDetectionUnit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HU' (7#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/PP_BoardImplementation/hazardDetectionUnit.vhd:41]
INFO: [Synth 8-3491] module 'HU2' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU2.vhd:24' bound to instance 'WAY2HU' of component 'HU2' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:280]
INFO: [Synth 8-638] synthesizing module 'HU2' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HU2' (8#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU2.vhd:41]
INFO: [Synth 8-3491] module 'HU1_INTERPATH' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU1_interpath.vhd:24' bound to instance 'HU_INTERPATH1' of component 'HU1_INTERPATH' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:319]
INFO: [Synth 8-638] synthesizing module 'HU1_INTERPATH' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU1_interpath.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'HU1_INTERPATH' (9#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU1_interpath.vhd:46]
INFO: [Synth 8-3491] module 'HU_INTERPATH' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU_interpath.vhd:24' bound to instance 'HU_INTERPATH2' of component 'HU_INTERPATH' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:356]
INFO: [Synth 8-638] synthesizing module 'HU_INTERPATH' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU_interpath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HU_INTERPATH' (10#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/HU_interpath.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'WSsPHazardUnit' (11#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPHazardUnit.vhd:96]
INFO: [Synth 8-3491] module 'Datapath' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:34' bound to instance 'TwoSsPDatapath' of component 'Datapath' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:452]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:154]
INFO: [Synth 8-3491] module 'WSspInstrScheduler' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspInstrScheduler.vhd:34' bound to instance 'ScoreBoardScheduler' of component 'WSspInstrScheduler' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:619]
INFO: [Synth 8-638] synthesizing module 'WSspInstrScheduler' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspInstrScheduler.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'WSspInstrScheduler' (12#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspInstrScheduler.vhd:42]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'PCplus4_8AdderMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:629]
INFO: [Synth 8-638] synthesizing module 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WSsP_2InputMux_32' (13#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:4' bound to instance 'PCplus4_8Adder' of component 'Adder32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:637]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:13]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:66' bound to instance 'Adder8_1' of component 'Adder8' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'Adder1' (14#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:181]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:105]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:113]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:121]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:129]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:137]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:145]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (15#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:66' bound to instance 'Adder8_2' of component 'Adder8' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:97]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:105]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:113]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:121]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:129]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:137]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:145]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized1' (15#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:66' bound to instance 'Adder8_3' of component 'Adder8' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized3' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:97]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:105]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:113]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:121]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:129]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:137]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:145]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized3' (15#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:66' bound to instance 'Adder8_4' of component 'Adder8' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Adder8__parameterized5' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:97]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:105]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:113]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:121]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:129]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:137]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:145]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:171' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'Adder8__parameterized5' (15#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (16#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:13]
INFO: [Synth 8-3491] module 'PCMUX' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/PCMUX.vhd:34' bound to instance 'pcMUX1' of component 'PCMUX' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:648]
INFO: [Synth 8-638] synthesizing module 'PCMUX' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/PCMUX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PCMUX' (17#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/PCMUX.vhd:46]
INFO: [Synth 8-3491] module 'WSspProgramCounter' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspProgramCounter.vhd:34' bound to instance 'PCFlopr' of component 'WSspProgramCounter' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:661]
INFO: [Synth 8-638] synthesizing module 'WSspProgramCounter' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspProgramCounter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'WSspProgramCounter' (18#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSspProgramCounter.vhd:42]
INFO: [Synth 8-3491] module 'FDpipelineReg' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/FDpipelineReg.vhd:34' bound to instance 'FDREG' of component 'FDpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:674]
INFO: [Synth 8-638] synthesizing module 'FDpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/FDpipelineReg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'FDpipelineReg' (19#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/FDpipelineReg.vhd:51]
INFO: [Synth 8-3491] module 'WSsPregFile' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPregFile.vhd:34' bound to instance 'RF' of component 'WSsPregFile' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:704]
INFO: [Synth 8-638] synthesizing module 'WSsPregFile' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPregFile.vhd:48]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'WSsPregFile' (20#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsPregFile.vhd:48]
INFO: [Synth 8-3491] module 'signExt' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/32BitsignExtender.vhd:27' bound to instance 'signExtenderWAY1' of component 'signExt' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:735]
INFO: [Synth 8-638] synthesizing module 'signExt' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/32BitsignExtender.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'signExt' (21#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/32BitsignExtender.vhd:34]
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/shiftLeft2.vhd:24' bound to instance 'sl2WAY1' of component 'sl2' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:741]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/shiftLeft2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sl2' (22#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/shiftLeft2.vhd:31]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:4' bound to instance 'PCBranchAdder' of component 'Adder32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:747]
INFO: [Synth 8-3491] module 'signExt' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/32BitsignExtender.vhd:27' bound to instance 'signExtenderWAY2' of component 'signExt' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:763]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'PCjrDMUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:770]
INFO: [Synth 8-638] synthesizing module 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WSsP3InputMux' (23#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'pre_preComparatorin1MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:779]
INFO: [Synth 8-638] synthesizing module 'WSsP_2InputMux_32__parameterized1' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WSsP_2InputMux_32__parameterized1' (23#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'pre_preComparatorin2MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:786]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'preComparatorin1MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:793]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'preComparatorin2MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:800]
INFO: [Synth 8-3491] module 'newComp' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/newComp.vhd:34' bound to instance 'comparatorWay1' of component 'newComp' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:809]
INFO: [Synth 8-638] synthesizing module 'newComp' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/newComp.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'newComp' (24#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/newComp.vhd:42]
INFO: [Synth 8-3491] module 'DEpipelineReg' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/DEpipelineReg.vhd:34' bound to instance 'DEreg' of component 'DEpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:820]
INFO: [Synth 8-638] synthesizing module 'DEpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/DEpipelineReg.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'DEpipelineReg' (25#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/DEpipelineReg.vhd:111]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY1preWAY1_WAY2ForwardMUX_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:902]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY1preWAY1_WAY2ForwardMUX2_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:910]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY1_WAY2ForwardMUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:919]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY1_WAY2ForwardMUX2' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:927]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY2preWAY2_WAY1ForwardMUX_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:944]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY2preWAY2_WAY1ForwardMUX2_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:952]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY2_WAY1ForwardMUX_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:961]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP3InputMux' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP3InputMux.vhd:34' bound to instance 'WAY2_WAY1ForwardMUX2_MUX' of component 'WSsP3InputMux' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:970]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY1ShamtMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:984]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY1SignImmMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:992]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY2ShamtMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1006]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY2SignImmMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1014]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:27' bound to instance 'WAY1ALU' of component 'ALU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:38]
INFO: [Synth 8-3491] module 'notGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/notGate.vhd:3' bound to instance 'notGate1' of component 'notGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:160]
INFO: [Synth 8-638] synthesizing module 'notGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/notGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'notGate' (26#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/notGate.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'mux21' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:161]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/CLA32Adder.vhd:4' bound to instance 'adder1' of component 'Adder32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:162]
INFO: [Synth 8-3491] module 'andGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/andGate.vhd:24' bound to instance 'andGate1' of component 'andGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'andGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/andGate.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'andGate' (27#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/andGate.vhd:32]
INFO: [Synth 8-3491] module 'xorGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/xorGate.vhd:6' bound to instance 'xorGate1' of component 'xorGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:166]
INFO: [Synth 8-638] synthesizing module 'xorGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/xorGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'xorGate' (28#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/xorGate.vhd:14]
INFO: [Synth 8-3491] module 'sllGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/sllGate.vhd:5' bound to instance 'sllGate1' of component 'sllGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'sllGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/sllGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sllGate' (29#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/sllGate.vhd:14]
INFO: [Synth 8-3491] module 'srlGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/srlGate.vhd:5' bound to instance 'srlGate1' of component 'srlGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srlGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/srlGate.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'srlGate' (30#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/srlGate.vhd:15]
INFO: [Synth 8-3491] module 'orGate' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/orGate.vhd:3' bound to instance 'orGate1' of component 'orGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'orGate' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/orGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'orGate' (31#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/orGate.vhd:11]
INFO: [Synth 8-3491] module 'mux7' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/7inputMux.vhd:4' bound to instance 'preALUoutmux' of component 'mux7' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:172]
INFO: [Synth 8-638] synthesizing module 'mux7' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux7' (32#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (33#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/imports/new/ALU.vhd:27' bound to instance 'WAY2ALU' of component 'ALU' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1041]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'prewriteRegMUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1059]
INFO: [Synth 8-638] synthesizing module 'WSsP_2InputMux_32__parameterized3' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WSsP_2InputMux_32__parameterized3' (33#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY1_WriteRegMux' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1070]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY2_WriteRegMux' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1081]
INFO: [Synth 8-3491] module 'EMpipelineReg' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/EMpipelineReg.vhd:34' bound to instance 'EMREG' of component 'EMpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'EMpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/EMpipelineReg.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'EMpipelineReg' (34#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/EMpipelineReg.vhd:77]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'preALUout1Mres_MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1167]
INFO: [Synth 8-3491] module 'MWBpipelineReg' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/MWBpipelineReg.vhd:34' bound to instance 'MWBREG' of component 'MWBpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'MWBpipelineReg' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/MWBpipelineReg.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'MWBpipelineReg' (35#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/MWBpipelineReg.vhd:70]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY1_RESULT1W_MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1225]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'WAY2_RESULT1W_MUX' of component 'WSsP_2InputMux_32' [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:1232]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (36#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/Datapath.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'twoWaySsProcessor' (37#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/twoWaySsProcessor.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'TopLevelModule' (38#1) [C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.srcs/sources_1/new/TopLevelModule.vhd:47]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[31]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[30]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[29]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[28]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[27]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[26]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[25]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[24]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[23]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[22]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[21]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[20]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[19]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[18]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[17]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[16]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[15]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[14]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[13]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[12]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[11]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[10]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[9]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[8]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[1]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[0]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[31]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[30]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[29]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[28]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[27]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[26]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[25]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[24]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[23]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[22]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[21]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[20]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[19]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[18]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[17]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[16]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[15]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[14]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[13]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[12]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[11]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[10]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[9]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[8]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[1]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 497.070 ; gain = 165.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 497.070 ; gain = 165.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 497.070 ; gain = 165.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-5546] ROM "MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 630.402 ; gain = 298.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 116   
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 168   
	  65 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	  33 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 9     
	   9 Input     11 Bit        Muxes := 2     
	  12 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WSsPDmem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input   2048 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 129   
Module WSspImem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 2     
Module mainDEC 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aluDEC 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      6 Bit        Muxes := 1     
Module HU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
Module HU2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module HU1_INTERPATH 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module HU_INTERPATH 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module WSspInstrScheduler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module WSsP_2InputMux_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Adder1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module PCMUX 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module WSspProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FDpipelineReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module WSsPregFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	  33 Input     32 Bit        Muxes := 4     
Module signExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module WSsP3InputMux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module WSsP_2InputMux_32__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module newComp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DEpipelineReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module xorGate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module WSsP_2InputMux_32__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EMpipelineReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
Module MWBpipelineReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[31]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[30]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[29]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[28]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[27]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[26]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[25]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[24]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[23]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[22]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[21]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[20]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[19]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[18]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[17]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[16]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[15]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[14]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[13]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[12]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[11]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[10]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[9]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[8]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[1]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr1[0]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[31]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[30]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[29]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[28]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[27]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[26]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[25]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[24]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[23]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[22]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[21]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[20]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[19]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[18]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[17]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[16]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[15]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[14]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[13]
WARNING: [Synth 8-3331] design WSsPDmem has unconnected port Adr2[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[30]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[7]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[7]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[8]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[8]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[9]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[9]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[15]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[7]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[8]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[8]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[9]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[9]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[15]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[15]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[20]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[15]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[20]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[7]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[8]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[8]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[9]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[9]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[15]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[11]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[0]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[12]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[1]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[13]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[2]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[14]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[15]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[16]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[16]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[17]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[17]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[18]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[18]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[19]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[19]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[20]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[20]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[21]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[21]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[22]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[22]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[23]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[23]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[24]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[24]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[25]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[25]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[26]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[26]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[27]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[27]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[28]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[28]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[29]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[29]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[30]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[30]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[31]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[31]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[4]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[7]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[8]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[8]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[9]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[9]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[15]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[11]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[0]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[12]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[1]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[13]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[2]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[14]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[15]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[16]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[16]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[17]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[17]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[18]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[18]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[19]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[19]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[20]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[20]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[21]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[21]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[22]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[22]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[23]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[23]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[24]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[24]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[25]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[25]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[26]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[26]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[27]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[27]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[28]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[28]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[29]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[29]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[30]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[30]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[31]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr1_ImmSignExtE_reg[31]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[4]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[30]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr1D_reg[20]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD1E_reg[4]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RT1E_reg[4]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[4]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RT2E_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 919.902 ; gain = 588.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 919.902 ; gain = 588.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[12]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[26]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[14]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[10]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[1]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RD2E_reg[3]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[10]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[23]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[21]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[31]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[24]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[25]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RS2E_reg[3]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RS2E_reg[2]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RS2E_reg[0]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RS2E_reg[4]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[4]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[27]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[28]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[20]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[3]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[4]'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/instr2_ImmSignExtE_reg[4]' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/RT2E_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TwoWay_Ssp/TwoSsPDatapath/FDREG/instr2D_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TwoWay_Ssp/TwoSsPDatapath/EMREG/writeReg2M_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TwoWay_Ssp/TwoSsPDatapath/MWBREG/writeReg2WB_reg[4] )
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/DEreg/MemWrite2E_reg' (FDRE) to 'TwoWay_Ssp/TwoSsPDatapath/DEreg/memtoReg2E_reg'
INFO: [Synth 8-3886] merging instance 'TwoWay_Ssp/TwoSsPDatapath/EMREG/MemWrite2M_reg' (FD) to 'TwoWay_Ssp/TwoSsPDatapath/EMREG/memtoReg2M_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |    86|
|4     |LUT3  |   999|
|5     |LUT4  |   175|
|6     |LUT5  |  1025|
|7     |LUT6  |  4855|
|8     |MUXF7 |  1166|
|9     |MUXF8 |   320|
|10    |FDCE  |    32|
|11    |FDRE  |  3744|
|12    |FDSE  |     5|
|13    |IBUF  |     2|
|14    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------------+------+
|      |Instance                              |Module                               |Cells |
+------+--------------------------------------+-------------------------------------+------+
|1     |top                                   |                                     | 12444|
|2     |  Dmem                                |WSsPDmem                             |  3904|
|3     |  TwoWay_Ssp                          |twoWaySsProcessor                    |  8505|
|4     |    TwoSsPDatapath                    |Datapath                             |  8505|
|5     |      WAY1_WriteRegMux                |WSsP_2InputMux_32__parameterized3    |     4|
|6     |      prewriteRegMUX                  |WSsP_2InputMux_32__parameterized3_16 |     4|
|7     |      DEreg                           |DEpipelineReg                        |   912|
|8     |      EMREG                           |EMpipelineReg                        |  2511|
|9     |      FDREG                           |FDpipelineReg                        |   234|
|10    |      MWBREG                          |MWBpipelineReg                       |  1407|
|11    |      PCFlopr                         |WSspProgramCounter                   |   118|
|12    |      RF                              |WSsPregFile                          |  2848|
|13    |      WAY1ShamtMUX                    |WSsP_2InputMux_32__parameterized1    |    34|
|14    |      WAY1SignImmMUX                  |WSsP_2InputMux_32__parameterized1_0  |     1|
|15    |      WAY1_RESULT1W_MUX               |WSsP_2InputMux_32__parameterized1_1  |    32|
|16    |      WAY1_WAY2ForwardMUX             |WSsP3InputMux                        |    32|
|17    |      WAY1_WAY2ForwardMUX2            |WSsP3InputMux_2                      |    33|
|18    |      WAY1preWAY1_WAY2ForwardMUX2_MUX |WSsP3InputMux_3                      |    33|
|19    |      WAY1preWAY1_WAY2ForwardMUX_MUX  |WSsP3InputMux_4                      |    34|
|20    |      WAY2ShamtMUX                    |WSsP_2InputMux_32__parameterized1_5  |    34|
|21    |      WAY2SignImmMUX                  |WSsP_2InputMux_32__parameterized1_6  |     1|
|22    |      WAY2_RESULT1W_MUX               |WSsP_2InputMux_32__parameterized1_7  |    32|
|23    |      WAY2_WAY1ForwardMUX2_MUX        |WSsP3InputMux_8                      |    33|
|24    |      WAY2_WAY1ForwardMUX_MUX         |WSsP3InputMux_9                      |    32|
|25    |      WAY2_WriteRegMux                |WSsP_2InputMux_32__parameterized3_10 |     4|
|26    |      WAY2preWAY2_WAY1ForwardMUX2_MUX |WSsP3InputMux_11                     |    33|
|27    |      WAY2preWAY2_WAY1ForwardMUX_MUX  |WSsP3InputMux_12                     |    34|
|28    |      preALUout1Mres_MUX              |WSsP_2InputMux_32__parameterized1_13 |    32|
|29    |      preComparatorin1MUX             |WSsP_2InputMux_32__parameterized1_14 |    32|
|30    |      pre_preComparatorin2MUX         |WSsP_2InputMux_32__parameterized1_15 |     1|
+------+--------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1194.027 ; gain = 862.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1194.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
288 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1194.027 ; gain = 875.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1194.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TI LAB/Desktop/2WMIPS32/2WSSP/2WSSP.runs/synth_1/TopLevelModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevelModule_utilization_synth.rpt -pb TopLevelModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 18:38:07 2019...
