

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Sat Feb 15 15:52:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution3_pipline_mandel
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  493|  3181|  493|  3181|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_dataflow_in_loop_out_fu_112  |dataflow_in_loop_out  |   81|  529|   82|  530| dataflow |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+------+----------+-----------+-----------+------+----------+
        |- out     |  492|  3180| 83 ~ 531 |          -|          -|     6|    no    |
        +----------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str35, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str39, [1 x i8]* @p_str40)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str30, [1 x i8]* @p_str31, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str32, [1 x i8]* @p_str33)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zoom_factor_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %zoom_factor_V)"   --->   Operation 7 'read' 'zoom_factor_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%re_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %re_V)"   --->   Operation 8 'read' 're_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%im_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %im_V)"   --->   Operation 9 'read' 'im_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.15>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%v_assign = phi i3 [ 0, %newFuncRoot ], [ %row, %codeRepl45 ]"   --->   Operation 11 'phi' 'v_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln26 = icmp eq i3 %v_assign, -2" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 12 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i3 %v_assign, i3 -2)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%row = add i3 %v_assign, 1" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 15 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %video_mandelbrot_generator_.exit.exitStub, label %codeRepl45" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (8.15ns)   --->   "call fastcc void @dataflow_in_loop_out(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i18 %im_V_read, i3 %v_assign, i18 %re_V_read, i18 %zoom_factor_V_read)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 17 'call' <Predicate = (!icmp_ln26)> <Delay = 8.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 18 'ret' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind" [src/cpp/video_mandelbrot_generator.cpp:27]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_out(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i18 %im_V_read, i3 %v_assign, i18 %re_V_read, i18 %zoom_factor_V_read)" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 20 'call' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %0" [src/cpp/video_mandelbrot_generator.cpp:26]   --->   Operation 21 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ im_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ re_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zoom_factor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
zoom_factor_V_read        (read                ) [ 0011]
re_V_read                 (read                ) [ 0011]
im_V_read                 (read                ) [ 0011]
br_ln0                    (br                  ) [ 0111]
v_assign                  (phi                 ) [ 0011]
icmp_ln26                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln26 (specdataflowpipeline) [ 0000]
row                       (add                 ) [ 0111]
br_ln26                   (br                  ) [ 0000]
ret_ln0                   (ret                 ) [ 0000]
specloopname_ln27         (specloopname        ) [ 0000]
call_ln26                 (call                ) [ 0000]
br_ln26                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_0_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_0_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_0_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="im_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="re_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="re_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zoom_factor_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zoom_factor_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_out"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="zoom_factor_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zoom_factor_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="re_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="re_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="im_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="im_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="v_assign_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="1"/>
<pin id="102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="v_assign (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_assign_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_assign/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dataflow_in_loop_out_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="0" index="4" bw="18" slack="1"/>
<pin id="118" dir="0" index="5" bw="3" slack="0"/>
<pin id="119" dir="0" index="6" bw="18" slack="1"/>
<pin id="120" dir="0" index="7" bw="18" slack="1"/>
<pin id="121" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln26_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="row_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="zoom_factor_V_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="1"/>
<pin id="141" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zoom_factor_V_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="re_V_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="1"/>
<pin id="146" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="re_V_read "/>
</bind>
</comp>

<comp id="149" class="1005" name="im_V_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="18" slack="1"/>
<pin id="151" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="im_V_read "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln26_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="158" class="1005" name="row_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="126"><net_src comp="104" pin="4"/><net_sink comp="112" pin=5"/></net>

<net id="131"><net_src comp="104" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="104" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="82" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="147"><net_src comp="88" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="152"><net_src comp="94" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="157"><net_src comp="127" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="133" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_0_data_stream_0_V | {2 3 }
	Port: img_0_data_stream_1_V | {2 3 }
	Port: img_0_data_stream_2_V | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop.1 : im_V | {1 }
	Port: dataflow_parent_loop.1 : re_V | {1 }
	Port: dataflow_parent_loop.1 : zoom_factor_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		specdataflowpipeline_ln26 : 1
		row : 1
		br_ln26 : 2
		call_ln26 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_out_fu_112 |    6    |  15.921 |   1037  |   2086  |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |            row_fu_133           |    0    |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln26_fu_127        |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |  zoom_factor_V_read_read_fu_82  |    0    |    0    |    0    |    0    |
|   read   |       re_V_read_read_fu_88      |    0    |    0    |    0    |    0    |
|          |       im_V_read_read_fu_94      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    6    |  15.921 |   1037  |   2107  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     icmp_ln26_reg_154    |    1   |
|     im_V_read_reg_149    |   18   |
|     re_V_read_reg_144    |   18   |
|        row_reg_158       |    3   |
|     v_assign_reg_100     |    3   |
|zoom_factor_V_read_reg_139|   18   |
+--------------------------+--------+
|           Total          |   61   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| v_assign_reg_100 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |   15   |  1037  |  2107  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   61   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   17   |  1098  |  2116  |
+-----------+--------+--------+--------+--------+
