{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673037278379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673037278380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 23:34:38 2023 " "Processing started: Fri Jan 06 23:34:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673037278380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037278380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tb -c tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off tb -c tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037278380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673037278627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "D:/Quartus/projects/bonus/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s1 S1 controller.v(7) " "Verilog HDL Declaration information at controller.v(7): object \"s1\" differs only in case from object \"S1\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037284991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s2 S2 controller.v(8) " "Verilog HDL Declaration information at controller.v(8): object \"s2\" differs only in case from object \"S2\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037284991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s3 S3 controller.v(9) " "Verilog HDL Declaration information at controller.v(9): object \"s3\" differs only in case from object \"S3\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037284991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s4 S4 controller.v(10) " "Verilog HDL Declaration information at controller.v(10): object \"s4\" differs only in case from object \"S4\" in the same scope" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673037284991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparasor.v 1 1 " "Found 1 design units, including 1 entities, in source file comparasor.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparasor " "Found entity 1: comparasor" {  } { { "comparasor.v" "" { Text "D:/Quartus/projects/bonus/comparasor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_8.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_4_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_8 " "Found entity 1: adder_4_8" {  } { { "adder_4_8.v" "" { Text "D:/Quartus/projects/bonus/adder_4_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_8bit " "Found entity 1: mux_2x1_8bit" {  } { { "mux_2x1_8bit.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "D:/Quartus/projects/bonus/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673037284997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037284997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "present_state datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"present_state\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037284997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"i\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037284997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "at_begin datapath.v(33) " "Verilog HDL Implicit Net warning at datapath.v(33): created implicit net for \"at_begin\"" {  } { { "datapath.v" "" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037284997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb " "Elaborating entity \"tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:first " "Elaborating entity \"datapath\" for hierarchy \"datapath:first\"" {  } { { "tb.v" "first" { Text "D:/Quartus/projects/bonus/tb.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 datapath:first\|mux_4x1:cypher_parser " "Elaborating entity \"mux_4x1\" for hierarchy \"datapath:first\|mux_4x1:cypher_parser\"" {  } { { "datapath.v" "cypher_parser" { Text "D:/Quartus/projects/bonus/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cypher mux_4x1.v(12) " "Verilog HDL Always Construct warning at mux_4x1.v(12): inferring latch(es) for variable \"cypher\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[0\] mux_4x1.v(18) " "Inferred latch for \"cypher\[0\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[1\] mux_4x1.v(18) " "Inferred latch for \"cypher\[1\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[2\] mux_4x1.v(18) " "Inferred latch for \"cypher\[2\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cypher\[3\] mux_4x1.v(18) " "Inferred latch for \"cypher\[3\]\" at mux_4x1.v(18)" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_4x1:cypher_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_8bit datapath:first\|mux_2x1_8bit:sum_control " "Elaborating entity \"mux_2x1_8bit\" for hierarchy \"datapath:first\|mux_2x1_8bit:sum_control\"" {  } { { "datapath.v" "sum_control" { Text "D:/Quartus/projects/bonus/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2x1_8bit.v(8) " "Verilog HDL Always Construct warning at mux_2x1_8bit.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2x1_8bit.v" "" { Text "D:/Quartus/projects/bonus/mux_2x1_8bit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 "|tb|datapath:first|mux_2x1_8bit:sum_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 datapath:first\|mux_8x1:input_parser " "Elaborating entity \"mux_8x1\" for hierarchy \"datapath:first\|mux_8x1:input_parser\"" {  } { { "datapath.v" "input_parser" { Text "D:/Quartus/projects/bonus/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_8 datapath:first\|adder_4_8:my_adder " "Elaborating entity \"adder_4_8\" for hierarchy \"datapath:first\|adder_4_8:my_adder\"" {  } { { "datapath.v" "my_adder" { Text "D:/Quartus/projects/bonus/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparasor datapath:first\|comparasor:my_comparasor " "Elaborating entity \"comparasor\" for hierarchy \"datapath:first\|comparasor:my_comparasor\"" {  } { { "datapath.v" "my_comparasor" { Text "D:/Quartus/projects/bonus/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller datapath:first\|controller:my_controller " "Elaborating entity \"controller\" for hierarchy \"datapath:first\|controller:my_controller\"" {  } { { "datapath.v" "my_controller" { Text "D:/Quartus/projects/bonus/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 4 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller.v(82) " "Verilog HDL assignment warning at controller.v(82): truncated value with size 4 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(46) " "Verilog HDL Case Statement warning at controller.v(46): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state controller.v(46) " "Verilog HDL Always Construct warning at controller.v(46): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 controller.v(115) " "Verilog HDL assignment warning at controller.v(115): truncated value with size 3 to match size of target (2)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.v(129) " "Verilog HDL assignment warning at controller.v(129): truncated value with size 32 to match size of target (3)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] controller.v(46) " "Inferred latch for \"next_state\[0\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] controller.v(46) " "Inferred latch for \"next_state\[1\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] controller.v(46) " "Inferred latch for \"next_state\[2\]\" at controller.v(46)" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285021 "|tb|datapath:first|controller:my_controller"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[3\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[3\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037285213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[2\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[2\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037285214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[0\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[0\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037285214 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:first\|mux_4x1:cypher_parser\|cypher\[1\] " "LATCH primitive \"datapath:first\|mux_4x1:cypher_parser\|cypher\[1\]\" is permanently enabled" {  } { { "mux_4x1.v" "" { Text "D:/Quartus/projects/bonus/mux_4x1.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673037285214 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673037285296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[0\] " "Latch datapath:first\|controller:my_controller\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037285298 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037285298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[1\] " "Latch datapath:first\|controller:my_controller\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037285298 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037285298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:first\|controller:my_controller\|next_state\[2\] " "Latch datapath:first\|controller:my_controller\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:first\|controller:my_controller\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:first\|controller:my_controller\|present_state\[1\]" {  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1673037285298 ""}  } { { "controller.v" "" { Text "D:/Quartus/projects/bonus/controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1673037285298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673037285359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/projects/bonus/output_files/tb.map.smsg " "Generated suppressed messages file D:/Quartus/projects/bonus/output_files/tb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673037285568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673037285568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673037285588 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673037285588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673037285588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673037285588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673037285602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 23:34:45 2023 " "Processing ended: Fri Jan 06 23:34:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673037285602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673037285602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673037285602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673037285602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673037286528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673037286536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 23:34:46 2023 " "Processing started: Fri Jan 06 23:34:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673037286536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673037286536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tb -c tb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tb -c tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673037286536 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673037286600 ""}
{ "Info" "0" "" "Project  = tb" {  } {  } 0 0 "Project  = tb" 0 0 "Fitter" 0 0 1673037286600 ""}
{ "Info" "0" "" "Revision = tb" {  } {  } 0 0 "Revision = tb" 0 0 "Fitter" 0 0 1673037286600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673037286679 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tb 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"tb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673037286691 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1673037286722 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1673037286722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673037287018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673037287030 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673037287080 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1673037287217 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1673037291893 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 24 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 24 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673037291992 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1673037291992 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037291992 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673037291995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673037291995 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673037291995 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673037291995 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673037291995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673037291995 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tb.sdc " "Synopsys Design Constraints File file not found: 'tb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673037292389 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673037292395 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673037292395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673037292395 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037292406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673037295753 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1673037295862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037298510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673037299790 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673037301563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037301563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673037302355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/Quartus/projects/bonus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673037305448 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673037305448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673037306350 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673037306350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037306360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673037306932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673037306957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673037307189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673037307189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673037307741 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673037309622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/projects/bonus/output_files/tb.fit.smsg " "Generated suppressed messages file D:/Quartus/projects/bonus/output_files/tb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673037309815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7116 " "Peak virtual memory: 7116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673037310205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 23:35:10 2023 " "Processing ended: Fri Jan 06 23:35:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673037310205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673037310205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673037310205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673037310205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673037311126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673037311127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 23:35:11 2023 " "Processing started: Fri Jan 06 23:35:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673037311127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673037311127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tb -c tb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tb -c tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673037311127 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673037315681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673037316004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 23:35:16 2023 " "Processing ended: Fri Jan 06 23:35:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673037316004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673037316004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673037316004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673037316004 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673037316638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673037316973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673037316978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 23:35:16 2023 " "Processing started: Fri Jan 06 23:35:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673037316978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673037316978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tb -c tb " "Command: quartus_sta tb -c tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673037316978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673037317044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1673037317394 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1673037317426 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1673037317426 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1673037317801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tb.sdc " "Synopsys Design Constraints File file not found: 'tb.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1673037317819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037317819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673037317819 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name datapath:first\|controller:my_controller\|present_state\[1\] datapath:first\|controller:my_controller\|present_state\[1\] " "create_clock -period 1.000 -name datapath:first\|controller:my_controller\|present_state\[1\] datapath:first\|controller:my_controller\|present_state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1673037317819 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673037317819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1673037317819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673037317819 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673037317819 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673037317825 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673037317832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.977 " "Worst-case setup slack is -6.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.977             -20.152 datapath:first\|controller:my_controller\|present_state\[1\]  " "   -6.977             -20.152 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615             -62.293 CLK  " "   -3.615             -62.293 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.189 " "Worst-case hold slack is -3.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189              -3.189 CLK  " "   -3.189              -3.189 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.836               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -26.682 CLK  " "   -0.724             -26.682 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.199               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037317832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037317832 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673037317842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673037317863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673037318771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673037318835 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673037318839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673037318839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.068 " "Worst-case setup slack is -7.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.068             -20.649 datapath:first\|controller:my_controller\|present_state\[1\]  " "   -7.068             -20.649 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470             -60.020 CLK  " "   -3.470             -60.020 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037318841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.298 " "Worst-case hold slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298              -3.298 CLK  " "   -3.298              -3.298 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.699               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037318841 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037318845 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037318845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -26.781 CLK  " "   -0.724             -26.781 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.209               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037318850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037318850 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673037318853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673037319028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673037319481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673037319512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673037319512 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673037319512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.370 " "Worst-case setup slack is -2.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370              -6.459 datapath:first\|controller:my_controller\|present_state\[1\]  " "   -2.370              -6.459 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667             -23.874 CLK  " "   -1.667             -23.874 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.400 " "Worst-case hold slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400              -1.400 CLK  " "   -1.400              -1.400 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.391               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037319513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037319513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -1.980 CLK  " "   -0.086              -1.980 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.431               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319513 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673037319525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673037319626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1673037319626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673037319626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.194 " "Worst-case setup slack is -2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194              -6.038 datapath:first\|controller:my_controller\|present_state\[1\]  " "   -2.194              -6.038 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204             -17.114 CLK  " "   -1.204             -17.114 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.383 " "Worst-case hold slack is -1.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383              -1.383 CLK  " "   -1.383              -1.383 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.354               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037319636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673037319636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -1.934 CLK  " "   -0.083              -1.934 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 datapath:first\|controller:my_controller\|present_state\[1\]  " "    0.436               0.000 datapath:first\|controller:my_controller\|present_state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673037319636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673037319636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673037320488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673037320488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673037320525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 23:35:20 2023 " "Processing ended: Fri Jan 06 23:35:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673037320525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673037320525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673037320525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673037320525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673037321172 ""}
