#[doc = "Register `SOC_CLK_CTRL1` reader"]
pub type R = crate::R<SOC_CLK_CTRL1_SPEC>;
#[doc = "Register `SOC_CLK_CTRL1` writer"]
pub type W = crate::W<SOC_CLK_CTRL1_SPEC>;
#[doc = "Field `REG_GPSPI2_SYS_CLK_EN` reader - Reserved"]
pub type REG_GPSPI2_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_GPSPI2_SYS_CLK_EN` writer - Reserved"]
pub type REG_GPSPI2_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_GPSPI3_SYS_CLK_EN` reader - Reserved"]
pub type REG_GPSPI3_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_GPSPI3_SYS_CLK_EN` writer - Reserved"]
pub type REG_GPSPI3_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_REGDMA_SYS_CLK_EN` reader - Reserved"]
pub type REG_REGDMA_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_REGDMA_SYS_CLK_EN` writer - Reserved"]
pub type REG_REGDMA_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_AHB_PDMA_SYS_CLK_EN` reader - Reserved"]
pub type REG_AHB_PDMA_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_AHB_PDMA_SYS_CLK_EN` writer - Reserved"]
pub type REG_AHB_PDMA_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_AXI_PDMA_SYS_CLK_EN` reader - Reserved"]
pub type REG_AXI_PDMA_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_AXI_PDMA_SYS_CLK_EN` writer - Reserved"]
pub type REG_AXI_PDMA_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_GDMA_SYS_CLK_EN` reader - Reserved"]
pub type REG_GDMA_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_GDMA_SYS_CLK_EN` writer - Reserved"]
pub type REG_GDMA_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_DMA2D_SYS_CLK_EN` reader - Reserved"]
pub type REG_DMA2D_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_DMA2D_SYS_CLK_EN` writer - Reserved"]
pub type REG_DMA2D_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_VPU_SYS_CLK_EN` reader - Reserved"]
pub type REG_VPU_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_VPU_SYS_CLK_EN` writer - Reserved"]
pub type REG_VPU_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_JPEG_SYS_CLK_EN` reader - Reserved"]
pub type REG_JPEG_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_JPEG_SYS_CLK_EN` writer - Reserved"]
pub type REG_JPEG_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_PPA_SYS_CLK_EN` reader - Reserved"]
pub type REG_PPA_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_PPA_SYS_CLK_EN` writer - Reserved"]
pub type REG_PPA_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CSI_BRG_SYS_CLK_EN` reader - Reserved"]
pub type REG_CSI_BRG_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CSI_BRG_SYS_CLK_EN` writer - Reserved"]
pub type REG_CSI_BRG_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CSI_HOST_SYS_CLK_EN` reader - Reserved"]
pub type REG_CSI_HOST_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CSI_HOST_SYS_CLK_EN` writer - Reserved"]
pub type REG_CSI_HOST_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_DSI_SYS_CLK_EN` reader - Reserved"]
pub type REG_DSI_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_DSI_SYS_CLK_EN` writer - Reserved"]
pub type REG_DSI_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_EMAC_SYS_CLK_EN` reader - Reserved"]
pub type REG_EMAC_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_EMAC_SYS_CLK_EN` writer - Reserved"]
pub type REG_EMAC_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_SDMMC_SYS_CLK_EN` reader - Reserved"]
pub type REG_SDMMC_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_SDMMC_SYS_CLK_EN` writer - Reserved"]
pub type REG_SDMMC_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_USB_OTG11_SYS_CLK_EN` reader - Reserved"]
pub type REG_USB_OTG11_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_USB_OTG11_SYS_CLK_EN` writer - Reserved"]
pub type REG_USB_OTG11_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_USB_OTG20_SYS_CLK_EN` reader - Reserved"]
pub type REG_USB_OTG20_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_USB_OTG20_SYS_CLK_EN` writer - Reserved"]
pub type REG_USB_OTG20_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UHCI_SYS_CLK_EN` reader - Reserved"]
pub type REG_UHCI_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UHCI_SYS_CLK_EN` writer - Reserved"]
pub type REG_UHCI_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UART0_SYS_CLK_EN` reader - Reserved"]
pub type REG_UART0_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UART0_SYS_CLK_EN` writer - Reserved"]
pub type REG_UART0_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UART1_SYS_CLK_EN` reader - Reserved"]
pub type REG_UART1_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UART1_SYS_CLK_EN` writer - Reserved"]
pub type REG_UART1_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UART2_SYS_CLK_EN` reader - Reserved"]
pub type REG_UART2_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UART2_SYS_CLK_EN` writer - Reserved"]
pub type REG_UART2_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UART3_SYS_CLK_EN` reader - Reserved"]
pub type REG_UART3_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UART3_SYS_CLK_EN` writer - Reserved"]
pub type REG_UART3_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_UART4_SYS_CLK_EN` reader - Reserved"]
pub type REG_UART4_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_UART4_SYS_CLK_EN` writer - Reserved"]
pub type REG_UART4_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_PARLIO_SYS_CLK_EN` reader - Reserved"]
pub type REG_PARLIO_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_PARLIO_SYS_CLK_EN` writer - Reserved"]
pub type REG_PARLIO_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_ETM_SYS_CLK_EN` reader - Reserved"]
pub type REG_ETM_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_ETM_SYS_CLK_EN` writer - Reserved"]
pub type REG_ETM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_PVT_SYS_CLK_EN` reader - Reserved"]
pub type REG_PVT_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_PVT_SYS_CLK_EN` writer - Reserved"]
pub type REG_PVT_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_CRYPTO_SYS_CLK_EN` reader - Reserved"]
pub type REG_CRYPTO_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_CRYPTO_SYS_CLK_EN` writer - Reserved"]
pub type REG_CRYPTO_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_KEY_MANAGER_SYS_CLK_EN` reader - Reserved"]
pub type REG_KEY_MANAGER_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_KEY_MANAGER_SYS_CLK_EN` writer - Reserved"]
pub type REG_KEY_MANAGER_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_BITSRAMBLER_SYS_CLK_EN` reader - Reserved"]
pub type REG_BITSRAMBLER_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_BITSRAMBLER_SYS_CLK_EN` writer - Reserved"]
pub type REG_BITSRAMBLER_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_BITSRAMBLER_RX_SYS_CLK_EN` reader - Reserved"]
pub type REG_BITSRAMBLER_RX_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_BITSRAMBLER_RX_SYS_CLK_EN` writer - Reserved"]
pub type REG_BITSRAMBLER_RX_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_BITSRAMBLER_TX_SYS_CLK_EN` reader - Reserved"]
pub type REG_BITSRAMBLER_TX_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_BITSRAMBLER_TX_SYS_CLK_EN` writer - Reserved"]
pub type REG_BITSRAMBLER_TX_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `REG_H264_SYS_CLK_EN` reader - Reserved"]
pub type REG_H264_SYS_CLK_EN_R = crate::BitReader;
#[doc = "Field `REG_H264_SYS_CLK_EN` writer - Reserved"]
pub type REG_H264_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    pub fn reg_gpspi2_sys_clk_en(&self) -> REG_GPSPI2_SYS_CLK_EN_R {
        REG_GPSPI2_SYS_CLK_EN_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    pub fn reg_gpspi3_sys_clk_en(&self) -> REG_GPSPI3_SYS_CLK_EN_R {
        REG_GPSPI3_SYS_CLK_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    pub fn reg_regdma_sys_clk_en(&self) -> REG_REGDMA_SYS_CLK_EN_R {
        REG_REGDMA_SYS_CLK_EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    pub fn reg_ahb_pdma_sys_clk_en(&self) -> REG_AHB_PDMA_SYS_CLK_EN_R {
        REG_AHB_PDMA_SYS_CLK_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    pub fn reg_axi_pdma_sys_clk_en(&self) -> REG_AXI_PDMA_SYS_CLK_EN_R {
        REG_AXI_PDMA_SYS_CLK_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    pub fn reg_gdma_sys_clk_en(&self) -> REG_GDMA_SYS_CLK_EN_R {
        REG_GDMA_SYS_CLK_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    pub fn reg_dma2d_sys_clk_en(&self) -> REG_DMA2D_SYS_CLK_EN_R {
        REG_DMA2D_SYS_CLK_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    pub fn reg_vpu_sys_clk_en(&self) -> REG_VPU_SYS_CLK_EN_R {
        REG_VPU_SYS_CLK_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    pub fn reg_jpeg_sys_clk_en(&self) -> REG_JPEG_SYS_CLK_EN_R {
        REG_JPEG_SYS_CLK_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    pub fn reg_ppa_sys_clk_en(&self) -> REG_PPA_SYS_CLK_EN_R {
        REG_PPA_SYS_CLK_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    pub fn reg_csi_brg_sys_clk_en(&self) -> REG_CSI_BRG_SYS_CLK_EN_R {
        REG_CSI_BRG_SYS_CLK_EN_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    pub fn reg_csi_host_sys_clk_en(&self) -> REG_CSI_HOST_SYS_CLK_EN_R {
        REG_CSI_HOST_SYS_CLK_EN_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    pub fn reg_dsi_sys_clk_en(&self) -> REG_DSI_SYS_CLK_EN_R {
        REG_DSI_SYS_CLK_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    pub fn reg_emac_sys_clk_en(&self) -> REG_EMAC_SYS_CLK_EN_R {
        REG_EMAC_SYS_CLK_EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    pub fn reg_sdmmc_sys_clk_en(&self) -> REG_SDMMC_SYS_CLK_EN_R {
        REG_SDMMC_SYS_CLK_EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    pub fn reg_usb_otg11_sys_clk_en(&self) -> REG_USB_OTG11_SYS_CLK_EN_R {
        REG_USB_OTG11_SYS_CLK_EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    pub fn reg_usb_otg20_sys_clk_en(&self) -> REG_USB_OTG20_SYS_CLK_EN_R {
        REG_USB_OTG20_SYS_CLK_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    pub fn reg_uhci_sys_clk_en(&self) -> REG_UHCI_SYS_CLK_EN_R {
        REG_UHCI_SYS_CLK_EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    pub fn reg_uart0_sys_clk_en(&self) -> REG_UART0_SYS_CLK_EN_R {
        REG_UART0_SYS_CLK_EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    pub fn reg_uart1_sys_clk_en(&self) -> REG_UART1_SYS_CLK_EN_R {
        REG_UART1_SYS_CLK_EN_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    pub fn reg_uart2_sys_clk_en(&self) -> REG_UART2_SYS_CLK_EN_R {
        REG_UART2_SYS_CLK_EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    pub fn reg_uart3_sys_clk_en(&self) -> REG_UART3_SYS_CLK_EN_R {
        REG_UART3_SYS_CLK_EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    pub fn reg_uart4_sys_clk_en(&self) -> REG_UART4_SYS_CLK_EN_R {
        REG_UART4_SYS_CLK_EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    pub fn reg_parlio_sys_clk_en(&self) -> REG_PARLIO_SYS_CLK_EN_R {
        REG_PARLIO_SYS_CLK_EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    pub fn reg_etm_sys_clk_en(&self) -> REG_ETM_SYS_CLK_EN_R {
        REG_ETM_SYS_CLK_EN_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    pub fn reg_pvt_sys_clk_en(&self) -> REG_PVT_SYS_CLK_EN_R {
        REG_PVT_SYS_CLK_EN_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    pub fn reg_crypto_sys_clk_en(&self) -> REG_CRYPTO_SYS_CLK_EN_R {
        REG_CRYPTO_SYS_CLK_EN_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    pub fn reg_key_manager_sys_clk_en(&self) -> REG_KEY_MANAGER_SYS_CLK_EN_R {
        REG_KEY_MANAGER_SYS_CLK_EN_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    pub fn reg_bitsrambler_sys_clk_en(&self) -> REG_BITSRAMBLER_SYS_CLK_EN_R {
        REG_BITSRAMBLER_SYS_CLK_EN_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    pub fn reg_bitsrambler_rx_sys_clk_en(&self) -> REG_BITSRAMBLER_RX_SYS_CLK_EN_R {
        REG_BITSRAMBLER_RX_SYS_CLK_EN_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    pub fn reg_bitsrambler_tx_sys_clk_en(&self) -> REG_BITSRAMBLER_TX_SYS_CLK_EN_R {
        REG_BITSRAMBLER_TX_SYS_CLK_EN_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    pub fn reg_h264_sys_clk_en(&self) -> REG_H264_SYS_CLK_EN_R {
        REG_H264_SYS_CLK_EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SOC_CLK_CTRL1")
            .field(
                "reg_gpspi2_sys_clk_en",
                &format_args!("{}", self.reg_gpspi2_sys_clk_en().bit()),
            )
            .field(
                "reg_gpspi3_sys_clk_en",
                &format_args!("{}", self.reg_gpspi3_sys_clk_en().bit()),
            )
            .field(
                "reg_regdma_sys_clk_en",
                &format_args!("{}", self.reg_regdma_sys_clk_en().bit()),
            )
            .field(
                "reg_ahb_pdma_sys_clk_en",
                &format_args!("{}", self.reg_ahb_pdma_sys_clk_en().bit()),
            )
            .field(
                "reg_axi_pdma_sys_clk_en",
                &format_args!("{}", self.reg_axi_pdma_sys_clk_en().bit()),
            )
            .field(
                "reg_gdma_sys_clk_en",
                &format_args!("{}", self.reg_gdma_sys_clk_en().bit()),
            )
            .field(
                "reg_dma2d_sys_clk_en",
                &format_args!("{}", self.reg_dma2d_sys_clk_en().bit()),
            )
            .field(
                "reg_vpu_sys_clk_en",
                &format_args!("{}", self.reg_vpu_sys_clk_en().bit()),
            )
            .field(
                "reg_jpeg_sys_clk_en",
                &format_args!("{}", self.reg_jpeg_sys_clk_en().bit()),
            )
            .field(
                "reg_ppa_sys_clk_en",
                &format_args!("{}", self.reg_ppa_sys_clk_en().bit()),
            )
            .field(
                "reg_csi_brg_sys_clk_en",
                &format_args!("{}", self.reg_csi_brg_sys_clk_en().bit()),
            )
            .field(
                "reg_csi_host_sys_clk_en",
                &format_args!("{}", self.reg_csi_host_sys_clk_en().bit()),
            )
            .field(
                "reg_dsi_sys_clk_en",
                &format_args!("{}", self.reg_dsi_sys_clk_en().bit()),
            )
            .field(
                "reg_emac_sys_clk_en",
                &format_args!("{}", self.reg_emac_sys_clk_en().bit()),
            )
            .field(
                "reg_sdmmc_sys_clk_en",
                &format_args!("{}", self.reg_sdmmc_sys_clk_en().bit()),
            )
            .field(
                "reg_usb_otg11_sys_clk_en",
                &format_args!("{}", self.reg_usb_otg11_sys_clk_en().bit()),
            )
            .field(
                "reg_usb_otg20_sys_clk_en",
                &format_args!("{}", self.reg_usb_otg20_sys_clk_en().bit()),
            )
            .field(
                "reg_uhci_sys_clk_en",
                &format_args!("{}", self.reg_uhci_sys_clk_en().bit()),
            )
            .field(
                "reg_uart0_sys_clk_en",
                &format_args!("{}", self.reg_uart0_sys_clk_en().bit()),
            )
            .field(
                "reg_uart1_sys_clk_en",
                &format_args!("{}", self.reg_uart1_sys_clk_en().bit()),
            )
            .field(
                "reg_uart2_sys_clk_en",
                &format_args!("{}", self.reg_uart2_sys_clk_en().bit()),
            )
            .field(
                "reg_uart3_sys_clk_en",
                &format_args!("{}", self.reg_uart3_sys_clk_en().bit()),
            )
            .field(
                "reg_uart4_sys_clk_en",
                &format_args!("{}", self.reg_uart4_sys_clk_en().bit()),
            )
            .field(
                "reg_parlio_sys_clk_en",
                &format_args!("{}", self.reg_parlio_sys_clk_en().bit()),
            )
            .field(
                "reg_etm_sys_clk_en",
                &format_args!("{}", self.reg_etm_sys_clk_en().bit()),
            )
            .field(
                "reg_pvt_sys_clk_en",
                &format_args!("{}", self.reg_pvt_sys_clk_en().bit()),
            )
            .field(
                "reg_crypto_sys_clk_en",
                &format_args!("{}", self.reg_crypto_sys_clk_en().bit()),
            )
            .field(
                "reg_key_manager_sys_clk_en",
                &format_args!("{}", self.reg_key_manager_sys_clk_en().bit()),
            )
            .field(
                "reg_bitsrambler_sys_clk_en",
                &format_args!("{}", self.reg_bitsrambler_sys_clk_en().bit()),
            )
            .field(
                "reg_bitsrambler_rx_sys_clk_en",
                &format_args!("{}", self.reg_bitsrambler_rx_sys_clk_en().bit()),
            )
            .field(
                "reg_bitsrambler_tx_sys_clk_en",
                &format_args!("{}", self.reg_bitsrambler_tx_sys_clk_en().bit()),
            )
            .field(
                "reg_h264_sys_clk_en",
                &format_args!("{}", self.reg_h264_sys_clk_en().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<SOC_CLK_CTRL1_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bit 0 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpspi2_sys_clk_en(&mut self) -> REG_GPSPI2_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_GPSPI2_SYS_CLK_EN_W::new(self, 0)
    }
    #[doc = "Bit 1 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gpspi3_sys_clk_en(&mut self) -> REG_GPSPI3_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_GPSPI3_SYS_CLK_EN_W::new(self, 1)
    }
    #[doc = "Bit 2 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_regdma_sys_clk_en(&mut self) -> REG_REGDMA_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_REGDMA_SYS_CLK_EN_W::new(self, 2)
    }
    #[doc = "Bit 3 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_ahb_pdma_sys_clk_en(&mut self) -> REG_AHB_PDMA_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_AHB_PDMA_SYS_CLK_EN_W::new(self, 3)
    }
    #[doc = "Bit 4 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_axi_pdma_sys_clk_en(&mut self) -> REG_AXI_PDMA_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_AXI_PDMA_SYS_CLK_EN_W::new(self, 4)
    }
    #[doc = "Bit 5 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_gdma_sys_clk_en(&mut self) -> REG_GDMA_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_GDMA_SYS_CLK_EN_W::new(self, 5)
    }
    #[doc = "Bit 6 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_dma2d_sys_clk_en(&mut self) -> REG_DMA2D_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_DMA2D_SYS_CLK_EN_W::new(self, 6)
    }
    #[doc = "Bit 7 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_vpu_sys_clk_en(&mut self) -> REG_VPU_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_VPU_SYS_CLK_EN_W::new(self, 7)
    }
    #[doc = "Bit 8 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_jpeg_sys_clk_en(&mut self) -> REG_JPEG_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_JPEG_SYS_CLK_EN_W::new(self, 8)
    }
    #[doc = "Bit 9 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_ppa_sys_clk_en(&mut self) -> REG_PPA_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_PPA_SYS_CLK_EN_W::new(self, 9)
    }
    #[doc = "Bit 10 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_csi_brg_sys_clk_en(&mut self) -> REG_CSI_BRG_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_CSI_BRG_SYS_CLK_EN_W::new(self, 10)
    }
    #[doc = "Bit 11 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_csi_host_sys_clk_en(&mut self) -> REG_CSI_HOST_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_CSI_HOST_SYS_CLK_EN_W::new(self, 11)
    }
    #[doc = "Bit 12 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_dsi_sys_clk_en(&mut self) -> REG_DSI_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_DSI_SYS_CLK_EN_W::new(self, 12)
    }
    #[doc = "Bit 13 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_emac_sys_clk_en(&mut self) -> REG_EMAC_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_EMAC_SYS_CLK_EN_W::new(self, 13)
    }
    #[doc = "Bit 14 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_sdmmc_sys_clk_en(&mut self) -> REG_SDMMC_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_SDMMC_SYS_CLK_EN_W::new(self, 14)
    }
    #[doc = "Bit 15 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_usb_otg11_sys_clk_en(&mut self) -> REG_USB_OTG11_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_USB_OTG11_SYS_CLK_EN_W::new(self, 15)
    }
    #[doc = "Bit 16 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_usb_otg20_sys_clk_en(&mut self) -> REG_USB_OTG20_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_USB_OTG20_SYS_CLK_EN_W::new(self, 16)
    }
    #[doc = "Bit 17 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uhci_sys_clk_en(&mut self) -> REG_UHCI_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UHCI_SYS_CLK_EN_W::new(self, 17)
    }
    #[doc = "Bit 18 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uart0_sys_clk_en(&mut self) -> REG_UART0_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UART0_SYS_CLK_EN_W::new(self, 18)
    }
    #[doc = "Bit 19 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uart1_sys_clk_en(&mut self) -> REG_UART1_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UART1_SYS_CLK_EN_W::new(self, 19)
    }
    #[doc = "Bit 20 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uart2_sys_clk_en(&mut self) -> REG_UART2_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UART2_SYS_CLK_EN_W::new(self, 20)
    }
    #[doc = "Bit 21 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uart3_sys_clk_en(&mut self) -> REG_UART3_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UART3_SYS_CLK_EN_W::new(self, 21)
    }
    #[doc = "Bit 22 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_uart4_sys_clk_en(&mut self) -> REG_UART4_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_UART4_SYS_CLK_EN_W::new(self, 22)
    }
    #[doc = "Bit 23 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_parlio_sys_clk_en(&mut self) -> REG_PARLIO_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_PARLIO_SYS_CLK_EN_W::new(self, 23)
    }
    #[doc = "Bit 24 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_etm_sys_clk_en(&mut self) -> REG_ETM_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_ETM_SYS_CLK_EN_W::new(self, 24)
    }
    #[doc = "Bit 25 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_pvt_sys_clk_en(&mut self) -> REG_PVT_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_PVT_SYS_CLK_EN_W::new(self, 25)
    }
    #[doc = "Bit 26 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_crypto_sys_clk_en(&mut self) -> REG_CRYPTO_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_CRYPTO_SYS_CLK_EN_W::new(self, 26)
    }
    #[doc = "Bit 27 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_key_manager_sys_clk_en(
        &mut self,
    ) -> REG_KEY_MANAGER_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_KEY_MANAGER_SYS_CLK_EN_W::new(self, 27)
    }
    #[doc = "Bit 28 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_bitsrambler_sys_clk_en(
        &mut self,
    ) -> REG_BITSRAMBLER_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_BITSRAMBLER_SYS_CLK_EN_W::new(self, 28)
    }
    #[doc = "Bit 29 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_bitsrambler_rx_sys_clk_en(
        &mut self,
    ) -> REG_BITSRAMBLER_RX_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_BITSRAMBLER_RX_SYS_CLK_EN_W::new(self, 29)
    }
    #[doc = "Bit 30 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_bitsrambler_tx_sys_clk_en(
        &mut self,
    ) -> REG_BITSRAMBLER_TX_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_BITSRAMBLER_TX_SYS_CLK_EN_W::new(self, 30)
    }
    #[doc = "Bit 31 - Reserved"]
    #[inline(always)]
    #[must_use]
    pub fn reg_h264_sys_clk_en(&mut self) -> REG_H264_SYS_CLK_EN_W<SOC_CLK_CTRL1_SPEC> {
        REG_H264_SYS_CLK_EN_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Reserved\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`soc_clk_ctrl1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`soc_clk_ctrl1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SOC_CLK_CTRL1_SPEC;
impl crate::RegisterSpec for SOC_CLK_CTRL1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`soc_clk_ctrl1::R`](R) reader structure"]
impl crate::Readable for SOC_CLK_CTRL1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`soc_clk_ctrl1::W`](W) writer structure"]
impl crate::Writable for SOC_CLK_CTRL1_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets SOC_CLK_CTRL1 to value 0x7c7f_801f"]
impl crate::Resettable for SOC_CLK_CTRL1_SPEC {
    const RESET_VALUE: u32 = 0x7c7f_801f;
}
