git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/D-ff-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349906615
git clone --depth 1 --no-tags https://github.com/axytho/FHEWHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344116330
git clone --depth 1 --no-tags https://github.com/jingkaih/74HC595-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348274733
git clone --depth 1 --no-tags https://github.com/kooscode/fpga-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352425502
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348093632
git clone --depth 1 --no-tags https://github.com/tbchhetri/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348448640
git clone --depth 1 --no-tags https://github.com/bhayame/Slug-Cross-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345255347
git clone --depth 1 --no-tags https://github.com/emanuel-bs/CTF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347818443
git clone --depth 1 --no-tags https://github.com/sujansr/Implementation-of-GPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346058238
git clone --depth 1 --no-tags https://github.com/skumlos/bkm-68x-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343905928
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Architecture-CA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346492561
git clone --depth 1 --no-tags https://github.com/leo304git/Square-Root-Calculator-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347321317
git clone --depth 1 --no-tags https://github.com/MrQubo/tricpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342356401
git clone --depth 1 --no-tags https://github.com/realtimeradio/wr-cores-Quabo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343440022
git clone --depth 1 --no-tags https://github.com/jvarnon1/ECE459PUF-Maker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352387409
git clone --depth 1 --no-tags https://github.com/lsj30224/Baugh-Wooly-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348704906
git clone --depth 1 --no-tags https://github.com/ifrozenwhale/digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348383295
git clone --depth 1 --no-tags https://github.com/wabrams/riscv-core-altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348443372
git clone --depth 1 --no-tags https://github.com/mpdg837/Korelator-Cyfrowy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347071890
git clone --depth 1 --no-tags https://github.com/omerkarslioglu/Image_Rotation_Verilog_Code_Converted_From_Matlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343069053
git clone --depth 1 --no-tags https://github.com/dajoariando/ESR_HDLv1_2021_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351666767
git clone --depth 1 --no-tags https://github.com/shasikaud/fpga_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350352688
git clone --depth 1 --no-tags https://github.com/Alireza1999/DigitalCircuitLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347228417
git clone --depth 1 --no-tags https://github.com/soham1192k/CS220-Computer-Organisation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349666965
git clone --depth 1 --no-tags https://github.com/MogoBagginz/Laser-Based-FSO-TinyFPGA-BX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348475920
git clone --depth 1 --no-tags https://github.com/Netnod/nts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346062814
git clone --depth 1 --no-tags https://github.com/julliatran/c4HoloPyramid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350390552
git clone --depth 1 --no-tags https://github.com/tolikttaaa/circuit_design_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343718107
git clone --depth 1 --no-tags https://github.com/rakesh208/TLC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343159442
git clone --depth 1 --no-tags https://github.com/ddribin/go-board-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344179664
git clone --depth 1 --no-tags https://github.com/wufeng15226/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345945698
git clone --depth 1 --no-tags https://github.com/oleitersdorf/ECC-SIMPLER-MAGIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344873075
git clone --depth 1 --no-tags https://github.com/shar-rahman/finite-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352188001
git clone --depth 1 --no-tags https://github.com/PriyankaPeri/AES_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350057183
git clone --depth 1 --no-tags https://github.com/hizbi-github/Four_Way_Traffic_Lights_On_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347451193
git clone --depth 1 --no-tags https://github.com/liuyangme/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344996250
git clone --depth 1 --no-tags https://github.com/zappos23/jtag-vidor4000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347256152
git clone --depth 1 --no-tags https://github.com/0x444d4d/multiplicador-booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341715196
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-tmontanaUNAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346384751
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-manperezca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346416808
git clone --depth 1 --no-tags https://github.com/ivantaran/ad9467fmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346486631
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-DavidGarzonP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346417691
git clone --depth 1 --no-tags https://github.com/mihnea-beep/Temperature-monitoring-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342660159
git clone --depth 1 --no-tags https://github.com/CPEN391-GARBOT/garbot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342758090
git clone --depth 1 --no-tags https://github.com/jklp2/fpga_noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345054372
git clone --depth 1 --no-tags https://github.com/fennecJ/vlsi_design_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345066738
git clone --depth 1 --no-tags https://github.com/qiankun214/digit_communication_leran.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344820683
git clone --depth 1 --no-tags https://github.com/TeddyJack/g420_new_t2mi_packer_altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351443027
git clone --depth 1 --no-tags https://github.com/yutashx/playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347900008
git clone --depth 1 --no-tags https://github.com/zhangxinlong633/verilog_start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348998776
git clone --depth 1 --no-tags https://github.com/jwang321/cs233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349280716
git clone --depth 1 --no-tags https://github.com/joenguyen309/NNL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349292743
git clone --depth 1 --no-tags https://github.com/tcollowe/HDL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351095311
git clone --depth 1 --no-tags https://github.com/eslamhussein20/DESIGN-OF-1511-Hamming-Code-Encoder-Decoder-Using-VERILOG-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350717457
git clone --depth 1 --no-tags https://github.com/sjtu-tcloud/MEGATRON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350976733
git clone --depth 1 --no-tags https://github.com/jrsavage29/Intro-to-CPE-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350142552
git clone --depth 1 --no-tags https://github.com/tingyulan/Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348790450
git clone --depth 1 --no-tags https://github.com/NitishSrivatsa/johnson-and-ring-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351973757
git clone --depth 1 --no-tags https://github.com/mfkiwl/FPGA072.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351702848
git clone --depth 1 --no-tags https://github.com/nhado401/ECE-M16---Logic-Design-of-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352156004
git clone --depth 1 --no-tags https://github.com/ZahraAlvi/DSD_Lab_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342234834
git clone --depth 1 --no-tags https://github.com/OmarAbdelSamea/pci-slave-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342348968
git clone --depth 1 --no-tags https://github.com/BreakingSummer/EDAlab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343097496
git clone --depth 1 --no-tags https://github.com/YaoGH-code/mCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343089250
git clone --depth 1 --no-tags https://github.com/33Fanja33/lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348982819
git clone --depth 1 --no-tags https://github.com/mcrSkate/ProjetoIH2020.1GP12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346859378
git clone --depth 1 --no-tags https://github.com/h4zman/dsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349485491
git clone --depth 1 --no-tags https://github.com/StrawberryCindy/numerical_recogition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343623197
git clone --depth 1 --no-tags https://github.com/Arenngor/Calculator-7Seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343660190
git clone --depth 1 --no-tags https://github.com/Tengs-Penkwe/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343973461
git clone --depth 1 --no-tags https://github.com/ivanisakov99/EC413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344294221
git clone --depth 1 --no-tags https://github.com/robertocolon80/EE_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342428455
git clone --depth 1 --no-tags https://github.com/DamsyDeSilva/CE-Semester-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342575567
git clone --depth 1 --no-tags https://github.com/rdacomp/N-GO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342520391
git clone --depth 1 --no-tags https://github.com/rschlaikjer/vecriscv-axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342286532
git clone --depth 1 --no-tags https://github.com/BlooHoosker/SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341984413
git clone --depth 1 --no-tags https://github.com/dinesh2212/y86_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341882119
git clone --depth 1 --no-tags https://github.com/luizribeiro/fpga-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342777300
git clone --depth 1 --no-tags https://github.com/jmatulen/Verilog-stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341419807
git clone --depth 1 --no-tags https://github.com/harsh-ux/EEL2020_course_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343380926
git clone --depth 1 --no-tags https://github.com/Grayfox2600/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344288177
git clone --depth 1 --no-tags https://github.com/Jeromestein/ElevatorFSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344064393
git clone --depth 1 --no-tags https://github.com/SuperRongxiang/MIPS-CPU-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346248749
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-aholguinr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346416832
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345894149
git clone --depth 1 --no-tags https://github.com/EngincanVaran/EE310-Hardware-Description-Languages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345967793
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/Verilog-Introduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348577653
git clone --depth 1 --no-tags https://github.com/mowaida/Centaur.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348759282
git clone --depth 1 --no-tags https://github.com/Xijeon/NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349588529
git clone --depth 1 --no-tags https://github.com/UIT-K13/Exercises_CE434.L21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349630342
git clone --depth 1 --no-tags https://github.com/David-Tornqvist/SSOMC-Simple-Subset-Of-MIPS-Core-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349536206
git clone --depth 1 --no-tags https://github.com/Miiitiii/Logic-Circuit-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347364379
git clone --depth 1 --no-tags https://github.com/cesarmunuera/modelado_de_sistemas_computacionales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347738700
git clone --depth 1 --no-tags https://github.com/m1506789861/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347307911
git clone --depth 1 --no-tags https://github.com/nezly2/Control-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350832567
git clone --depth 1 --no-tags https://github.com/maheshaydk/Project_Prathama_MP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352075057
git clone --depth 1 --no-tags https://github.com/weidak/FPGA-Project-EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349105994
