// Seed: 4073092878
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input id_10,
    input logic id_11,
    output logic id_12,
    output logic id_13,
    input logic id_14,
    output id_15
);
  logic id_16;
  initial begin
    #1;
  end
  assign id_13 = id_5;
  always @(posedge id_10) begin
    id_3 <= id_16 - 1;
  end
endmodule
