// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax_save_data131 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_data_V_dout,
        in_V_data_V_empty_n,
        in_V_data_V_read,
        in_V_id_V_dout,
        in_V_id_V_empty_n,
        in_V_id_V_read,
        in_V_dest_V_dout,
        in_V_dest_V_empty_n,
        in_V_dest_V_read,
        in_V_user_V_dout,
        in_V_user_V_empty_n,
        in_V_user_V_read,
        in_V_last_V_dout,
        in_V_last_V_empty_n,
        in_V_last_V_read,
        out_n_V_V_din,
        out_n_V_V_full_n,
        out_n_V_V_write,
        out_iter_r_V_V_din,
        out_iter_r_V_V_full_n,
        out_iter_r_V_V_write,
        out_iter_c_V_V_din,
        out_iter_c_V_V_full_n,
        out_iter_c_V_V_write,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_pp0_stage0 = 6'd4;
parameter    ap_ST_fsm_state7 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state10 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [511:0] in_V_data_V_dout;
input   in_V_data_V_empty_n;
output   in_V_data_V_read;
input  [7:0] in_V_id_V_dout;
input   in_V_id_V_empty_n;
output   in_V_id_V_read;
input  [7:0] in_V_dest_V_dout;
input   in_V_dest_V_empty_n;
output   in_V_dest_V_read;
input  [15:0] in_V_user_V_dout;
input   in_V_user_V_empty_n;
output   in_V_user_V_read;
input  [0:0] in_V_last_V_dout;
input   in_V_last_V_empty_n;
output   in_V_last_V_read;
output  [95:0] out_n_V_V_din;
input   out_n_V_V_full_n;
output   out_n_V_V_write;
output  [31:0] out_iter_r_V_V_din;
input   out_iter_r_V_V_full_n;
output   out_iter_r_V_V_write;
output  [31:0] out_iter_c_V_V_din;
input   out_iter_c_V_V_full_n;
output   out_iter_c_V_V_write;
output  [63:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_data_V_read;
reg in_V_id_V_read;
reg in_V_dest_V_read;
reg in_V_user_V_read;
reg in_V_last_V_read;
reg out_n_V_V_write;
reg out_iter_r_V_V_write;
reg out_iter_c_V_V_write;
reg out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln1661_reg_4225;
reg    in_V_id_V_blk_n;
reg    in_V_dest_V_blk_n;
reg    in_V_user_V_blk_n;
reg    in_V_last_V_blk_n;
reg    out_n_V_V_blk_n;
reg    out_iter_r_V_V_blk_n;
reg    out_iter_c_V_V_blk_n;
reg    out_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln1725_reg_4686;
reg   [27:0] j_0_reg_1029;
reg   [30:0] l_0_reg_1040;
wire   [31:0] N_r_fu_1200_p1;
reg   [31:0] N_r_reg_4201;
wire    io_acc_block_signal_op166;
reg    ap_block_state1;
wire   [30:0] ITER_fu_1205_p4;
reg   [30:0] ITER_reg_4206;
reg   [27:0] tmp_6_reg_4211;
wire   [0:0] icmp_ln1659_fu_1240_p2;
wire    ap_CS_fsm_state2;
wire   [31:0] i_fu_1245_p2;
reg   [31:0] i_reg_4220;
wire   [0:0] icmp_ln1661_fu_1251_p2;
wire    ap_block_state3_pp0_stage0_iter0;
wire    io_acc_block_signal_op403;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1661_reg_4225_pp0_iter1_reg;
reg   [0:0] icmp_ln1661_reg_4225_pp0_iter2_reg;
wire   [27:0] j_fu_1256_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln1667_fu_1262_p2;
reg   [0:0] icmp_ln1667_reg_4234;
wire   [2:0] trunc_ln180_fu_1268_p1;
reg   [2:0] trunc_ln180_reg_4254;
reg   [31:0] buffer_118_V_load_reg_4258;
reg   [31:0] buffer_116_V_load_reg_4263;
reg   [31:0] buffer_114_V_load_reg_4268;
reg   [31:0] buffer_112_V_load_reg_4273;
reg   [31:0] buffer_126_V_load_reg_4278;
reg   [31:0] buffer_124_V_load_reg_4283;
reg   [31:0] buffer_112_V_1_load_reg_4288;
reg   [31:0] buffer_114_V_1_load_reg_4293;
reg   [31:0] buffer_116_V_1_load_reg_4298;
reg   [31:0] buffer_118_V_1_load_reg_4303;
reg   [31:0] buffer_120_V_load_reg_4308;
reg   [31:0] buffer_122_V_load_reg_4313;
reg   [31:0] buffer_124_V_1_load_reg_4318;
reg   [31:0] buffer_126_V_1_load_reg_4323;
reg   [31:0] buffer_112_V_2_load_reg_4328;
reg   [31:0] buffer_114_V_2_load_reg_4333;
reg   [31:0] buffer_116_V_2_load_reg_4338;
reg   [31:0] buffer_118_V_2_load_reg_4343;
reg   [31:0] buffer_120_V_1_load_reg_4348;
reg   [31:0] buffer_122_V_1_load_reg_4353;
reg   [31:0] buffer_124_V_2_load_reg_4358;
reg   [31:0] buffer_126_V_2_load_reg_4363;
reg   [31:0] buffer_112_V_3_load_reg_4368;
reg   [31:0] buffer_114_V_3_load_reg_4373;
reg   [31:0] buffer_116_V_3_load_reg_4378;
reg   [31:0] buffer_118_V_3_load_reg_4383;
reg   [31:0] buffer_120_V_2_load_reg_4388;
reg   [31:0] buffer_122_V_2_load_reg_4393;
reg   [31:0] buffer_124_V_3_load_reg_4398;
reg   [31:0] buffer_126_V_3_load_reg_4403;
reg   [31:0] buffer_112_V_4_load_reg_4408;
reg   [31:0] buffer_114_V_4_load_reg_4413;
reg   [31:0] buffer_116_V_4_load_reg_4418;
reg   [31:0] buffer_118_V_4_load_reg_4423;
reg   [31:0] buffer_120_V_3_load_reg_4428;
reg   [31:0] buffer_122_V_3_load_reg_4433;
reg   [31:0] buffer_120_V_4_load_reg_4438;
reg   [31:0] buffer_122_V_4_load_reg_4443;
reg   [31:0] buffer_124_V_4_load_reg_4448;
reg   [31:0] buffer_126_V_4_load_reg_4453;
reg   [31:0] buffer_112_V_5_load_reg_4458;
reg   [31:0] buffer_114_V_5_load_reg_4463;
reg   [31:0] buffer_116_V_5_load_reg_4468;
reg   [31:0] buffer_118_V_5_load_reg_4473;
reg   [31:0] buffer_120_V_5_load_reg_4478;
reg   [31:0] buffer_122_V_5_load_reg_4483;
reg   [31:0] buffer_124_V_5_load_reg_4488;
reg   [31:0] buffer_126_V_5_load_reg_4493;
reg   [31:0] buffer_112_V_6_load_reg_4498;
reg   [31:0] buffer_114_V_6_load_reg_4503;
reg   [31:0] buffer_116_V_6_load_reg_4508;
reg   [31:0] buffer_118_V_6_load_reg_4513;
reg   [31:0] buffer_120_V_6_load_reg_4518;
reg   [31:0] buffer_122_V_6_load_reg_4523;
reg   [31:0] buffer_124_V_6_load_reg_4528;
reg   [31:0] buffer_126_V_6_load_reg_4533;
reg   [31:0] buffer_112_V_7_load_reg_4538;
reg   [31:0] buffer_114_V_7_load_reg_4543;
reg   [31:0] buffer_116_V_7_load_reg_4548;
reg   [31:0] buffer_118_V_7_load_reg_4553;
reg   [31:0] buffer_120_V_7_load_reg_4558;
reg   [31:0] buffer_122_V_7_load_reg_4563;
reg   [31:0] buffer_124_V_7_load_reg_4568;
reg   [31:0] buffer_126_V_7_load_reg_4573;
wire   [31:0] select_ln1683_fu_1674_p3;
reg   [31:0] select_ln1683_reg_4578;
wire   [31:0] select_ln1683_1_fu_1738_p3;
reg   [31:0] select_ln1683_1_reg_4584;
wire   [31:0] select_ln1683_2_fu_1802_p3;
reg   [31:0] select_ln1683_2_reg_4590;
wire   [31:0] select_ln1683_3_fu_1866_p3;
reg   [31:0] select_ln1683_3_reg_4596;
wire   [31:0] select_ln1683_4_fu_1930_p3;
reg   [31:0] select_ln1683_4_reg_4602;
wire   [31:0] select_ln1683_5_fu_1994_p3;
reg   [31:0] select_ln1683_5_reg_4608;
wire   [31:0] select_ln1683_6_fu_2058_p3;
reg   [31:0] select_ln1683_6_reg_4614;
wire   [31:0] select_ln1683_7_fu_2122_p3;
reg   [31:0] select_ln1683_7_reg_4620;
wire   [31:0] select_ln1683_8_fu_2186_p3;
reg   [31:0] select_ln1683_8_reg_4626;
wire   [31:0] select_ln1683_9_fu_2250_p3;
reg   [31:0] select_ln1683_9_reg_4632;
wire   [31:0] select_ln1683_10_fu_2314_p3;
reg   [31:0] select_ln1683_10_reg_4638;
wire   [31:0] select_ln1683_11_fu_2378_p3;
reg   [31:0] select_ln1683_11_reg_4644;
wire   [31:0] select_ln1683_12_fu_2442_p3;
reg   [31:0] select_ln1683_12_reg_4650;
wire   [31:0] select_ln1683_13_fu_2506_p3;
reg   [31:0] select_ln1683_13_reg_4656;
wire   [31:0] select_ln1683_14_fu_2570_p3;
reg   [31:0] select_ln1683_14_reg_4662;
wire   [31:0] select_ln1683_15_fu_2634_p3;
reg   [31:0] select_ln1683_15_reg_4668;
wire   [31:0] max_3_0_V_fu_2864_p3;
reg   [31:0] max_3_0_V_reg_4674;
wire   [31:0] max_val_V_fu_2878_p3;
reg   [31:0] max_val_V_reg_4680;
wire   [0:0] icmp_ln1725_fu_2901_p2;
wire    ap_block_state8_pp1_stage0_iter0;
reg    ap_block_state9_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [30:0] l_fu_2906_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] trunc_ln1734_fu_2912_p1;
reg   [5:0] trunc_ln1734_reg_4695;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
wire    ap_CS_fsm_state7;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg   [31:0] i_0_reg_1018;
wire    ap_CS_fsm_state10;
wire   [31:0] ap_phi_reg_pp1_iter0_phi_ln1734_reg_1051;
reg   [31:0] ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051;
reg   [63:0] ap_phi_mux_p_0205_3_0_phi_fu_1187_p4;
wire   [63:0] p_Result_s_fu_2944_p5;
wire   [63:0] ap_phi_reg_pp1_iter1_p_0205_3_0_reg_1184;
wire   [0:0] icmp_ln879_fu_2916_p2;
wire   [63:0] p_Result_1_fu_2931_p5;
reg   [31:0] max_val_V_1_fu_392;
wire   [31:0] max_val_V_4_fu_2890_p3;
reg   [63:0] tmp_V_fu_396;
wire   [63:0] tmp_V_40_fu_3305_p5;
reg   [31:0] max_V_0_0_fu_400;
reg   [31:0] max_V_1_0_fu_404;
reg   [31:0] max_V_2_0_fu_408;
reg   [31:0] max_V_3_0_fu_412;
reg   [31:0] max_V_4_0_fu_416;
reg   [31:0] max_V_5_0_fu_420;
reg   [31:0] max_V_6_0_fu_424;
reg   [31:0] max_V_7_0_fu_428;
reg   [31:0] max_V_8_0_fu_432;
reg   [31:0] max_V_9_0_fu_436;
reg   [31:0] max_V_10_0_fu_440;
reg   [31:0] max_V_11_0_fu_444;
reg   [31:0] max_V_12_0_fu_448;
reg   [31:0] max_V_13_0_fu_452;
reg   [31:0] max_V_14_0_fu_456;
reg   [31:0] max_V_15_0_fu_460;
reg   [31:0] buffer_119_V_fu_464;
wire   [31:0] buffer_7_V_fu_2066_p4;
reg   [31:0] buffer_118_V_fu_468;
wire   [31:0] buffer_6_V_fu_2002_p4;
reg   [31:0] buffer_117_V_fu_472;
wire   [31:0] buffer_5_V_fu_1938_p4;
reg   [31:0] buffer_116_V_fu_476;
wire   [31:0] buffer_4_V_fu_1874_p4;
reg   [31:0] buffer_115_V_fu_480;
wire   [31:0] buffer_3_V_fu_1810_p4;
reg   [31:0] buffer_114_V_fu_484;
wire   [31:0] buffer_2_V_fu_1746_p4;
reg   [31:0] buffer_113_V_fu_488;
wire   [31:0] buffer_1_V_fu_1682_p4;
reg   [31:0] buffer_112_V_fu_492;
wire   [31:0] buffer_0_V_fu_1624_p1;
reg   [31:0] buffer_127_V_fu_496;
wire   [31:0] buffer_15_V_fu_2578_p4;
reg   [31:0] buffer_126_V_fu_500;
wire   [31:0] buffer_14_V_fu_2514_p4;
reg   [31:0] buffer_125_V_fu_504;
wire   [31:0] buffer_13_V_fu_2450_p4;
reg   [31:0] buffer_124_V_fu_508;
wire   [31:0] buffer_12_V_fu_2386_p4;
reg   [31:0] buffer_123_V_fu_512;
wire   [31:0] buffer_11_V_fu_2322_p4;
reg   [31:0] buffer_112_V_1_fu_516;
reg   [31:0] buffer_113_V_1_fu_520;
reg   [31:0] buffer_114_V_1_fu_524;
reg   [31:0] buffer_115_V_1_fu_528;
reg   [31:0] buffer_116_V_1_fu_532;
reg   [31:0] buffer_117_V_1_fu_536;
reg   [31:0] buffer_118_V_1_fu_540;
reg   [31:0] buffer_119_V_1_fu_544;
reg   [31:0] buffer_120_V_fu_548;
wire   [31:0] buffer_8_V_fu_2130_p4;
reg   [31:0] buffer_121_V_fu_552;
wire   [31:0] buffer_9_V_fu_2194_p4;
reg   [31:0] buffer_122_V_fu_556;
wire   [31:0] buffer_10_V_fu_2258_p4;
reg   [31:0] buffer_123_V_1_fu_560;
reg   [31:0] buffer_124_V_1_fu_564;
reg   [31:0] buffer_125_V_1_fu_568;
reg   [31:0] buffer_126_V_1_fu_572;
reg   [31:0] buffer_127_V_1_fu_576;
reg   [31:0] buffer_112_V_2_fu_580;
reg   [31:0] buffer_113_V_2_fu_584;
reg   [31:0] buffer_114_V_2_fu_588;
reg   [31:0] buffer_115_V_2_fu_592;
reg   [31:0] buffer_116_V_2_fu_596;
reg   [31:0] buffer_117_V_2_fu_600;
reg   [31:0] buffer_118_V_2_fu_604;
reg   [31:0] buffer_119_V_2_fu_608;
reg   [31:0] buffer_120_V_1_fu_612;
reg   [31:0] buffer_121_V_1_fu_616;
reg   [31:0] buffer_122_V_1_fu_620;
reg   [31:0] buffer_123_V_2_fu_624;
reg   [31:0] buffer_124_V_2_fu_628;
reg   [31:0] buffer_125_V_2_fu_632;
reg   [31:0] buffer_126_V_2_fu_636;
reg   [31:0] buffer_127_V_2_fu_640;
reg   [31:0] buffer_112_V_3_fu_644;
reg   [31:0] buffer_113_V_3_fu_648;
reg   [31:0] buffer_114_V_3_fu_652;
reg   [31:0] buffer_115_V_3_fu_656;
reg   [31:0] buffer_116_V_3_fu_660;
reg   [31:0] buffer_117_V_3_fu_664;
reg   [31:0] buffer_118_V_3_fu_668;
reg   [31:0] buffer_119_V_3_fu_672;
reg   [31:0] buffer_120_V_2_fu_676;
reg   [31:0] buffer_121_V_2_fu_680;
reg   [31:0] buffer_122_V_2_fu_684;
reg   [31:0] buffer_123_V_3_fu_688;
reg   [31:0] buffer_124_V_3_fu_692;
reg   [31:0] buffer_125_V_3_fu_696;
reg   [31:0] buffer_126_V_3_fu_700;
reg   [31:0] buffer_127_V_3_fu_704;
reg   [31:0] buffer_112_V_4_fu_708;
reg   [31:0] buffer_113_V_4_fu_712;
reg   [31:0] buffer_114_V_4_fu_716;
reg   [31:0] buffer_115_V_4_fu_720;
reg   [31:0] buffer_116_V_4_fu_724;
reg   [31:0] buffer_117_V_4_fu_728;
reg   [31:0] buffer_118_V_4_fu_732;
reg   [31:0] buffer_119_V_4_fu_736;
reg   [31:0] buffer_120_V_3_fu_740;
reg   [31:0] buffer_121_V_3_fu_744;
reg   [31:0] buffer_122_V_3_fu_748;
reg   [31:0] buffer_120_V_4_fu_752;
reg   [31:0] buffer_121_V_4_fu_756;
reg   [31:0] buffer_122_V_4_fu_760;
reg   [31:0] buffer_123_V_4_fu_764;
reg   [31:0] buffer_124_V_4_fu_768;
reg   [31:0] buffer_125_V_4_fu_772;
reg   [31:0] buffer_126_V_4_fu_776;
reg   [31:0] buffer_127_V_4_fu_780;
reg   [31:0] buffer_112_V_5_fu_784;
reg   [31:0] buffer_113_V_5_fu_788;
reg   [31:0] buffer_114_V_5_fu_792;
reg   [31:0] buffer_115_V_5_fu_796;
reg   [31:0] buffer_116_V_5_fu_800;
reg   [31:0] buffer_117_V_5_fu_804;
reg   [31:0] buffer_118_V_5_fu_808;
reg   [31:0] buffer_119_V_5_fu_812;
reg   [31:0] buffer_120_V_5_fu_816;
reg   [31:0] buffer_121_V_5_fu_820;
reg   [31:0] buffer_122_V_5_fu_824;
reg   [31:0] buffer_123_V_5_fu_828;
reg   [31:0] buffer_124_V_5_fu_832;
reg   [31:0] buffer_125_V_5_fu_836;
reg   [31:0] buffer_126_V_5_fu_840;
reg   [31:0] buffer_127_V_5_fu_844;
reg   [31:0] buffer_112_V_6_fu_848;
reg   [31:0] buffer_113_V_6_fu_852;
reg   [31:0] buffer_114_V_6_fu_856;
reg   [31:0] buffer_115_V_6_fu_860;
reg   [31:0] buffer_116_V_6_fu_864;
reg   [31:0] buffer_117_V_6_fu_868;
reg   [31:0] buffer_118_V_6_fu_872;
reg   [31:0] buffer_119_V_6_fu_876;
reg   [31:0] buffer_120_V_6_fu_880;
reg   [31:0] buffer_121_V_6_fu_884;
reg   [31:0] buffer_122_V_6_fu_888;
reg   [31:0] buffer_123_V_6_fu_892;
reg   [31:0] buffer_124_V_6_fu_896;
reg   [31:0] buffer_125_V_6_fu_900;
reg   [31:0] buffer_126_V_6_fu_904;
reg   [31:0] buffer_127_V_6_fu_908;
reg   [31:0] buffer_112_V_7_fu_912;
reg   [31:0] buffer_113_V_7_fu_916;
reg   [31:0] buffer_114_V_7_fu_920;
reg   [31:0] buffer_115_V_7_fu_924;
reg   [31:0] buffer_116_V_7_fu_928;
reg   [31:0] buffer_117_V_7_fu_932;
reg   [31:0] buffer_118_V_7_fu_936;
reg   [31:0] buffer_119_V_7_fu_940;
reg   [31:0] buffer_120_V_7_fu_944;
reg   [31:0] buffer_121_V_7_fu_948;
reg   [31:0] buffer_122_V_7_fu_952;
reg   [31:0] buffer_123_V_7_fu_956;
reg   [31:0] buffer_124_V_7_fu_960;
reg   [31:0] buffer_125_V_7_fu_964;
reg   [31:0] buffer_126_V_7_fu_968;
reg   [31:0] buffer_127_V_7_fu_972;
reg    ap_block_pp1_stage0_01001;
wire   [31:0] select_ln1667_15_fu_1617_p3;
wire   [0:0] icmp_ln895_fu_1668_p2;
wire   [31:0] select_ln1667_14_fu_1610_p3;
wire   [0:0] icmp_ln895_1_fu_1732_p2;
wire   [31:0] select_ln1667_13_fu_1603_p3;
wire   [0:0] icmp_ln895_2_fu_1796_p2;
wire   [31:0] select_ln1667_12_fu_1596_p3;
wire   [0:0] icmp_ln895_3_fu_1860_p2;
wire   [31:0] select_ln1667_11_fu_1589_p3;
wire   [0:0] icmp_ln895_4_fu_1924_p2;
wire   [31:0] select_ln1667_10_fu_1582_p3;
wire   [0:0] icmp_ln895_5_fu_1988_p2;
wire   [31:0] select_ln1667_9_fu_1575_p3;
wire   [0:0] icmp_ln895_6_fu_2052_p2;
wire   [31:0] select_ln1667_8_fu_1568_p3;
wire   [0:0] icmp_ln895_7_fu_2116_p2;
wire   [31:0] select_ln1667_7_fu_1561_p3;
wire   [0:0] icmp_ln895_8_fu_2180_p2;
wire   [31:0] select_ln1667_6_fu_1554_p3;
wire   [0:0] icmp_ln895_9_fu_2244_p2;
wire   [31:0] select_ln1667_5_fu_1547_p3;
wire   [0:0] icmp_ln895_10_fu_2308_p2;
wire   [31:0] select_ln1667_4_fu_1540_p3;
wire   [0:0] icmp_ln895_11_fu_2372_p2;
wire   [31:0] select_ln1667_3_fu_1533_p3;
wire   [0:0] icmp_ln895_12_fu_2436_p2;
wire   [31:0] select_ln1667_2_fu_1526_p3;
wire   [0:0] icmp_ln895_13_fu_2500_p2;
wire   [31:0] select_ln1667_1_fu_1519_p3;
wire   [0:0] icmp_ln895_14_fu_2564_p2;
wire   [31:0] select_ln1667_fu_1512_p3;
wire   [0:0] icmp_ln895_15_fu_2628_p2;
wire   [0:0] icmp_ln887_fu_2722_p2;
wire   [0:0] icmp_ln887_1_fu_2732_p2;
wire   [0:0] icmp_ln887_2_fu_2742_p2;
wire   [0:0] icmp_ln887_3_fu_2752_p2;
wire   [0:0] icmp_ln887_5_fu_2762_p2;
wire   [0:0] icmp_ln887_8_fu_2772_p2;
wire   [0:0] icmp_ln887_6_fu_2782_p2;
wire   [0:0] icmp_ln887_7_fu_2792_p2;
wire   [31:0] max_1_0_V_fu_2726_p3;
wire   [31:0] max_1_1_V_fu_2736_p3;
wire   [0:0] icmp_ln887_9_fu_2802_p2;
wire   [31:0] max_1_2_V_fu_2746_p3;
wire   [31:0] max_1_3_V_fu_2756_p3;
wire   [0:0] icmp_ln887_10_fu_2816_p2;
wire   [31:0] max_1_4_V_fu_2766_p3;
wire   [31:0] max_1_5_V_fu_2776_p3;
wire   [0:0] icmp_ln887_11_fu_2830_p2;
wire   [31:0] max_1_6_V_fu_2786_p3;
wire   [31:0] max_1_7_V_fu_2796_p3;
wire   [0:0] icmp_ln887_12_fu_2844_p2;
wire   [31:0] max_2_0_V_fu_2808_p3;
wire   [31:0] max_2_1_V_fu_2822_p3;
wire   [0:0] icmp_ln887_13_fu_2858_p2;
wire   [31:0] max_2_2_V_fu_2836_p3;
wire   [31:0] max_2_3_V_fu_2850_p3;
wire   [0:0] icmp_ln887_14_fu_2872_p2;
wire   [0:0] icmp_ln887_4_fu_2886_p2;
wire   [31:0] sub_ln215_fu_2925_p2;
wire   [31:0] phi_ln1734_1_fu_3152_p66;
wire   [0:0] icmp_ln879_1_fu_3285_p2;
wire   [31:0] sub_ln215_1_fu_3291_p2;
wire   [31:0] select_ln879_fu_3297_p3;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_123;
reg    ap_condition_371;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

kernel_4_mux_646_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
kernel_4_mux_646_32_1_1_U758(
    .din0(buffer_113_V_1_fu_520),
    .din1(buffer_115_V_1_fu_528),
    .din2(buffer_117_V_1_fu_536),
    .din3(buffer_119_V_1_fu_544),
    .din4(buffer_121_V_fu_552),
    .din5(buffer_123_V_1_fu_560),
    .din6(buffer_125_V_1_fu_568),
    .din7(buffer_127_V_1_fu_576),
    .din8(buffer_113_V_2_fu_584),
    .din9(buffer_115_V_2_fu_592),
    .din10(buffer_117_V_2_fu_600),
    .din11(buffer_119_V_2_fu_608),
    .din12(buffer_121_V_1_fu_616),
    .din13(buffer_123_V_2_fu_624),
    .din14(buffer_125_V_2_fu_632),
    .din15(buffer_127_V_2_fu_640),
    .din16(buffer_113_V_3_fu_648),
    .din17(buffer_115_V_3_fu_656),
    .din18(buffer_117_V_3_fu_664),
    .din19(buffer_119_V_3_fu_672),
    .din20(buffer_121_V_2_fu_680),
    .din21(buffer_123_V_3_fu_688),
    .din22(buffer_125_V_3_fu_696),
    .din23(buffer_127_V_3_fu_704),
    .din24(buffer_113_V_4_fu_712),
    .din25(buffer_115_V_4_fu_720),
    .din26(buffer_117_V_4_fu_728),
    .din27(buffer_119_V_4_fu_736),
    .din28(buffer_121_V_3_fu_744),
    .din29(buffer_123_V_fu_512),
    .din30(buffer_125_V_fu_504),
    .din31(buffer_127_V_fu_496),
    .din32(buffer_113_V_fu_488),
    .din33(buffer_115_V_fu_480),
    .din34(buffer_117_V_fu_472),
    .din35(buffer_119_V_fu_464),
    .din36(buffer_121_V_4_fu_756),
    .din37(buffer_123_V_4_fu_764),
    .din38(buffer_125_V_4_fu_772),
    .din39(buffer_127_V_4_fu_780),
    .din40(buffer_113_V_5_fu_788),
    .din41(buffer_115_V_5_fu_796),
    .din42(buffer_117_V_5_fu_804),
    .din43(buffer_119_V_5_fu_812),
    .din44(buffer_121_V_5_fu_820),
    .din45(buffer_123_V_5_fu_828),
    .din46(buffer_125_V_5_fu_836),
    .din47(buffer_127_V_5_fu_844),
    .din48(buffer_113_V_6_fu_852),
    .din49(buffer_115_V_6_fu_860),
    .din50(buffer_117_V_6_fu_868),
    .din51(buffer_119_V_6_fu_876),
    .din52(buffer_121_V_6_fu_884),
    .din53(buffer_123_V_6_fu_892),
    .din54(buffer_125_V_6_fu_900),
    .din55(buffer_127_V_6_fu_908),
    .din56(buffer_113_V_7_fu_916),
    .din57(buffer_115_V_7_fu_924),
    .din58(buffer_117_V_7_fu_932),
    .din59(buffer_119_V_7_fu_940),
    .din60(buffer_121_V_7_fu_948),
    .din61(buffer_123_V_7_fu_956),
    .din62(buffer_125_V_7_fu_964),
    .din63(buffer_127_V_7_fu_972),
    .din64(trunc_ln1734_reg_4695),
    .dout(phi_ln1734_1_fu_3152_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1659_fu_1240_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1661_fu_1251_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln1659_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((icmp_ln1659_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_371)) begin
        if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd0))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_1_load_reg_4288;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd63))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_7_load_reg_4573;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd62))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_7_load_reg_4568;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd61))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_7_load_reg_4563;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd60))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_7_load_reg_4558;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd59))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_7_load_reg_4553;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd58))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_7_load_reg_4548;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd57))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_7_load_reg_4543;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd56))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_7_load_reg_4538;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd55))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_6_load_reg_4533;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd54))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_6_load_reg_4528;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd53))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_6_load_reg_4523;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd52))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_6_load_reg_4518;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd51))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_6_load_reg_4513;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd50))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_6_load_reg_4508;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd49))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_6_load_reg_4503;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd48))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_6_load_reg_4498;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd47))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_5_load_reg_4493;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd46))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_5_load_reg_4488;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd45))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_5_load_reg_4483;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd44))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_5_load_reg_4478;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd43))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_5_load_reg_4473;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd42))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_5_load_reg_4468;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd41))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_5_load_reg_4463;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd40))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_5_load_reg_4458;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd39))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_4_load_reg_4453;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd38))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_4_load_reg_4448;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd37))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_4_load_reg_4443;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd36))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_4_load_reg_4438;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd35))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_load_reg_4258;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd34))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_load_reg_4263;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd33))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_load_reg_4268;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd32))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_load_reg_4273;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd31))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_load_reg_4278;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd30))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_load_reg_4283;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd29))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_3_load_reg_4433;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd28))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_3_load_reg_4428;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd27))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_4_load_reg_4423;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd26))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_4_load_reg_4418;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd25))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_4_load_reg_4413;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd24))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_4_load_reg_4408;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd23))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_3_load_reg_4403;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd22))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_3_load_reg_4398;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd21))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_2_load_reg_4393;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd20))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_2_load_reg_4388;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd19))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_3_load_reg_4383;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd18))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_3_load_reg_4378;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd17))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_3_load_reg_4373;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd16))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_3_load_reg_4368;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd15))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_2_load_reg_4363;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd14))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_2_load_reg_4358;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd13))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_1_load_reg_4353;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd12))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_1_load_reg_4348;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd11))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_2_load_reg_4343;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd10))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_2_load_reg_4338;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd9))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_2_load_reg_4333;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd8))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_112_V_2_load_reg_4328;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd7))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_126_V_1_load_reg_4323;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd6))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_124_V_1_load_reg_4318;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd5))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_122_V_load_reg_4313;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd4))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_120_V_load_reg_4308;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd3))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_118_V_1_load_reg_4303;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd2))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_116_V_1_load_reg_4298;
        end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (trunc_ln1734_fu_2912_p1 == 6'd1))) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= buffer_114_V_1_load_reg_4293;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 <= ap_phi_reg_pp1_iter0_phi_ln1734_reg_1051;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_0_reg_1018 <= i_reg_4220;
    end else if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1018 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_0_reg_1029 <= j_fu_1256_p2;
    end else if (((icmp_ln1659_fu_1240_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_1029 <= 28'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        l_0_reg_1040 <= 31'd0;
    end else if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        l_0_reg_1040 <= l_fu_2906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_0_0_fu_400 <= select_ln1683_fu_1674_p3;
    end else if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        max_V_0_0_fu_400 <= 32'd2147483648;
    end
end

always @ (posedge ap_clk) begin
    if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ITER_reg_4206 <= {{in_V_data_V_dout[63:33]}};
        N_r_reg_4201 <= N_r_fu_1200_p1;
        tmp_6_reg_4211 <= {{in_V_data_V_dout[63:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_1_fu_516 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_1_fu_520 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_1_fu_524 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_1_fu_528 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_1_fu_532 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_1_fu_536 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_1_fu_540 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_1_fu_544 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_fu_548 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_fu_552 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_fu_556 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_1_fu_560 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_1_fu_564 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_1_fu_568 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_1_fu_572 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_1_fu_576 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_1_load_reg_4288 <= buffer_112_V_1_fu_516;
        buffer_112_V_2_load_reg_4328 <= buffer_112_V_2_fu_580;
        buffer_112_V_3_load_reg_4368 <= buffer_112_V_3_fu_644;
        buffer_112_V_4_load_reg_4408 <= buffer_112_V_4_fu_708;
        buffer_112_V_5_load_reg_4458 <= buffer_112_V_5_fu_784;
        buffer_112_V_6_load_reg_4498 <= buffer_112_V_6_fu_848;
        buffer_112_V_7_load_reg_4538 <= buffer_112_V_7_fu_912;
        buffer_112_V_load_reg_4273 <= buffer_112_V_fu_492;
        buffer_114_V_1_load_reg_4293 <= buffer_114_V_1_fu_524;
        buffer_114_V_2_load_reg_4333 <= buffer_114_V_2_fu_588;
        buffer_114_V_3_load_reg_4373 <= buffer_114_V_3_fu_652;
        buffer_114_V_4_load_reg_4413 <= buffer_114_V_4_fu_716;
        buffer_114_V_5_load_reg_4463 <= buffer_114_V_5_fu_792;
        buffer_114_V_6_load_reg_4503 <= buffer_114_V_6_fu_856;
        buffer_114_V_7_load_reg_4543 <= buffer_114_V_7_fu_920;
        buffer_114_V_load_reg_4268 <= buffer_114_V_fu_484;
        buffer_116_V_1_load_reg_4298 <= buffer_116_V_1_fu_532;
        buffer_116_V_2_load_reg_4338 <= buffer_116_V_2_fu_596;
        buffer_116_V_3_load_reg_4378 <= buffer_116_V_3_fu_660;
        buffer_116_V_4_load_reg_4418 <= buffer_116_V_4_fu_724;
        buffer_116_V_5_load_reg_4468 <= buffer_116_V_5_fu_800;
        buffer_116_V_6_load_reg_4508 <= buffer_116_V_6_fu_864;
        buffer_116_V_7_load_reg_4548 <= buffer_116_V_7_fu_928;
        buffer_116_V_load_reg_4263 <= buffer_116_V_fu_476;
        buffer_118_V_1_load_reg_4303 <= buffer_118_V_1_fu_540;
        buffer_118_V_2_load_reg_4343 <= buffer_118_V_2_fu_604;
        buffer_118_V_3_load_reg_4383 <= buffer_118_V_3_fu_668;
        buffer_118_V_4_load_reg_4423 <= buffer_118_V_4_fu_732;
        buffer_118_V_5_load_reg_4473 <= buffer_118_V_5_fu_808;
        buffer_118_V_6_load_reg_4513 <= buffer_118_V_6_fu_872;
        buffer_118_V_7_load_reg_4553 <= buffer_118_V_7_fu_936;
        buffer_118_V_load_reg_4258 <= buffer_118_V_fu_468;
        buffer_120_V_1_load_reg_4348 <= buffer_120_V_1_fu_612;
        buffer_120_V_2_load_reg_4388 <= buffer_120_V_2_fu_676;
        buffer_120_V_3_load_reg_4428 <= buffer_120_V_3_fu_740;
        buffer_120_V_4_load_reg_4438 <= buffer_120_V_4_fu_752;
        buffer_120_V_5_load_reg_4478 <= buffer_120_V_5_fu_816;
        buffer_120_V_6_load_reg_4518 <= buffer_120_V_6_fu_880;
        buffer_120_V_7_load_reg_4558 <= buffer_120_V_7_fu_944;
        buffer_120_V_load_reg_4308 <= buffer_120_V_fu_548;
        buffer_122_V_1_load_reg_4353 <= buffer_122_V_1_fu_620;
        buffer_122_V_2_load_reg_4393 <= buffer_122_V_2_fu_684;
        buffer_122_V_3_load_reg_4433 <= buffer_122_V_3_fu_748;
        buffer_122_V_4_load_reg_4443 <= buffer_122_V_4_fu_760;
        buffer_122_V_5_load_reg_4483 <= buffer_122_V_5_fu_824;
        buffer_122_V_6_load_reg_4523 <= buffer_122_V_6_fu_888;
        buffer_122_V_7_load_reg_4563 <= buffer_122_V_7_fu_952;
        buffer_122_V_load_reg_4313 <= buffer_122_V_fu_556;
        buffer_124_V_1_load_reg_4318 <= buffer_124_V_1_fu_564;
        buffer_124_V_2_load_reg_4358 <= buffer_124_V_2_fu_628;
        buffer_124_V_3_load_reg_4398 <= buffer_124_V_3_fu_692;
        buffer_124_V_4_load_reg_4448 <= buffer_124_V_4_fu_768;
        buffer_124_V_5_load_reg_4488 <= buffer_124_V_5_fu_832;
        buffer_124_V_6_load_reg_4528 <= buffer_124_V_6_fu_896;
        buffer_124_V_7_load_reg_4568 <= buffer_124_V_7_fu_960;
        buffer_124_V_load_reg_4283 <= buffer_124_V_fu_508;
        buffer_126_V_1_load_reg_4323 <= buffer_126_V_1_fu_572;
        buffer_126_V_2_load_reg_4363 <= buffer_126_V_2_fu_636;
        buffer_126_V_3_load_reg_4403 <= buffer_126_V_3_fu_700;
        buffer_126_V_4_load_reg_4453 <= buffer_126_V_4_fu_776;
        buffer_126_V_5_load_reg_4493 <= buffer_126_V_5_fu_840;
        buffer_126_V_6_load_reg_4533 <= buffer_126_V_6_fu_904;
        buffer_126_V_7_load_reg_4573 <= buffer_126_V_7_fu_968;
        buffer_126_V_load_reg_4278 <= buffer_126_V_fu_500;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_2_fu_580 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_2_fu_584 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_2_fu_588 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_2_fu_592 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_2_fu_596 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_2_fu_600 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_2_fu_604 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_2_fu_608 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_1_fu_612 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_1_fu_616 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_1_fu_620 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_2_fu_624 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_2_fu_628 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_2_fu_632 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_2_fu_636 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_2_fu_640 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_3_fu_644 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_3_fu_648 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_3_fu_652 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_3_fu_656 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_3_fu_660 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_3_fu_664 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_3_fu_668 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_3_fu_672 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_2_fu_676 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_2_fu_680 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_2_fu_684 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_3_fu_688 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_3_fu_692 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_3_fu_696 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_3_fu_700 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_3_fu_704 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_4_fu_708 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_4_fu_712 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_4_fu_716 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_4_fu_720 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_4_fu_724 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_4_fu_728 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_4_fu_732 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_4_fu_736 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_3_fu_740 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_3_fu_744 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_3_fu_748 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_fu_512 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_fu_508 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_fu_504 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_fu_500 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_fu_496 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_5_fu_784 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_5_fu_788 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_5_fu_792 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_5_fu_796 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_5_fu_800 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_5_fu_804 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_5_fu_808 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_5_fu_812 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_5_fu_816 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_5_fu_820 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_5_fu_824 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_5_fu_828 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_5_fu_832 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_5_fu_836 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_5_fu_840 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_5_fu_844 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_6_fu_848 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_6_fu_852 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_6_fu_856 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_6_fu_860 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_6_fu_864 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_6_fu_868 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_6_fu_872 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_6_fu_876 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_6_fu_880 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_6_fu_884 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_6_fu_888 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_6_fu_892 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_6_fu_896 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_6_fu_900 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_6_fu_904 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_6_fu_908 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_7_fu_912 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_7_fu_916 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_7_fu_920 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_7_fu_924 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_7_fu_928 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_7_fu_932 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_7_fu_936 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_7_fu_940 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_7_fu_944 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_7_fu_948 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_7_fu_952 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_7_fu_956 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_7_fu_960 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_7_fu_964 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_7_fu_968 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_7_fu_972 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln180_reg_4254 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buffer_112_V_fu_492 <= buffer_0_V_fu_1624_p1;
        buffer_113_V_fu_488 <= {{in_V_data_V_dout[63:32]}};
        buffer_114_V_fu_484 <= {{in_V_data_V_dout[95:64]}};
        buffer_115_V_fu_480 <= {{in_V_data_V_dout[127:96]}};
        buffer_116_V_fu_476 <= {{in_V_data_V_dout[159:128]}};
        buffer_117_V_fu_472 <= {{in_V_data_V_dout[191:160]}};
        buffer_118_V_fu_468 <= {{in_V_data_V_dout[223:192]}};
        buffer_119_V_fu_464 <= {{in_V_data_V_dout[255:224]}};
        buffer_120_V_4_fu_752 <= {{in_V_data_V_dout[287:256]}};
        buffer_121_V_4_fu_756 <= {{in_V_data_V_dout[319:288]}};
        buffer_122_V_4_fu_760 <= {{in_V_data_V_dout[351:320]}};
        buffer_123_V_4_fu_764 <= {{in_V_data_V_dout[383:352]}};
        buffer_124_V_4_fu_768 <= {{in_V_data_V_dout[415:384]}};
        buffer_125_V_4_fu_772 <= {{in_V_data_V_dout[447:416]}};
        buffer_126_V_4_fu_776 <= {{in_V_data_V_dout[479:448]}};
        buffer_127_V_4_fu_780 <= {{in_V_data_V_dout[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4220 <= i_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1661_reg_4225 <= icmp_ln1661_fu_1251_p2;
        icmp_ln1661_reg_4225_pp0_iter1_reg <= icmp_ln1661_reg_4225;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln1661_reg_4225_pp0_iter2_reg <= icmp_ln1661_reg_4225_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_fu_1251_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1667_reg_4234 <= icmp_ln1667_fu_1262_p2;
        trunc_ln180_reg_4254 <= trunc_ln180_fu_1268_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln1725_reg_4686 <= icmp_ln1725_fu_2901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_3_0_V_reg_4674 <= max_3_0_V_fu_2864_p3;
        max_val_V_reg_4680 <= max_val_V_fu_2878_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_V_10_0_fu_440 <= select_ln1683_10_fu_2314_p3;
        max_V_11_0_fu_444 <= select_ln1683_11_fu_2378_p3;
        max_V_12_0_fu_448 <= select_ln1683_12_fu_2442_p3;
        max_V_13_0_fu_452 <= select_ln1683_13_fu_2506_p3;
        max_V_14_0_fu_456 <= select_ln1683_14_fu_2570_p3;
        max_V_15_0_fu_460 <= select_ln1683_15_fu_2634_p3;
        max_V_1_0_fu_404 <= select_ln1683_1_fu_1738_p3;
        max_V_2_0_fu_408 <= select_ln1683_2_fu_1802_p3;
        max_V_3_0_fu_412 <= select_ln1683_3_fu_1866_p3;
        max_V_4_0_fu_416 <= select_ln1683_4_fu_1930_p3;
        max_V_5_0_fu_420 <= select_ln1683_5_fu_1994_p3;
        max_V_6_0_fu_424 <= select_ln1683_6_fu_2058_p3;
        max_V_7_0_fu_428 <= select_ln1683_7_fu_2122_p3;
        max_V_8_0_fu_432 <= select_ln1683_8_fu_2186_p3;
        max_V_9_0_fu_436 <= select_ln1683_9_fu_2250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_val_V_1_fu_392 <= max_val_V_4_fu_2890_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1661_reg_4225 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1683_10_reg_4638 <= select_ln1683_10_fu_2314_p3;
        select_ln1683_11_reg_4644 <= select_ln1683_11_fu_2378_p3;
        select_ln1683_12_reg_4650 <= select_ln1683_12_fu_2442_p3;
        select_ln1683_13_reg_4656 <= select_ln1683_13_fu_2506_p3;
        select_ln1683_14_reg_4662 <= select_ln1683_14_fu_2570_p3;
        select_ln1683_15_reg_4668 <= select_ln1683_15_fu_2634_p3;
        select_ln1683_1_reg_4584 <= select_ln1683_1_fu_1738_p3;
        select_ln1683_2_reg_4590 <= select_ln1683_2_fu_1802_p3;
        select_ln1683_3_reg_4596 <= select_ln1683_3_fu_1866_p3;
        select_ln1683_4_reg_4602 <= select_ln1683_4_fu_1930_p3;
        select_ln1683_5_reg_4608 <= select_ln1683_5_fu_1994_p3;
        select_ln1683_6_reg_4614 <= select_ln1683_6_fu_2058_p3;
        select_ln1683_7_reg_4620 <= select_ln1683_7_fu_2122_p3;
        select_ln1683_8_reg_4626 <= select_ln1683_8_fu_2186_p3;
        select_ln1683_9_reg_4632 <= select_ln1683_9_fu_2250_p3;
        select_ln1683_reg_4578 <= select_ln1683_fu_1674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1725_reg_4686 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_V_fu_396 <= tmp_V_40_fu_3305_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1725_fu_2901_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln1734_reg_4695 <= trunc_ln1734_fu_2912_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln1725_fu_2901_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1659_fu_1240_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_123)) begin
        if ((icmp_ln879_fu_2916_p2 == 1'd0)) begin
            ap_phi_mux_p_0205_3_0_phi_fu_1187_p4 = p_Result_1_fu_2931_p5;
        end else if ((icmp_ln879_fu_2916_p2 == 1'd1)) begin
            ap_phi_mux_p_0205_3_0_phi_fu_1187_p4 = p_Result_s_fu_2944_p5;
        end else begin
            ap_phi_mux_p_0205_3_0_phi_fu_1187_p4 = ap_phi_reg_pp1_iter1_p_0205_3_0_reg_1184;
        end
    end else begin
        ap_phi_mux_p_0205_3_0_phi_fu_1187_p4 = ap_phi_reg_pp1_iter1_p_0205_3_0_reg_1184;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_data_V_blk_n = in_V_data_V_empty_n;
    end else begin
        in_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_data_V_read = 1'b1;
    end else begin
        in_V_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_dest_V_blk_n = in_V_dest_V_empty_n;
    end else begin
        in_V_dest_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_dest_V_read = 1'b1;
    end else begin
        in_V_dest_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_id_V_blk_n = in_V_id_V_empty_n;
    end else begin
        in_V_id_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_id_V_read = 1'b1;
    end else begin
        in_V_id_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_last_V_blk_n = in_V_last_V_empty_n;
    end else begin
        in_V_last_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_last_V_read = 1'b1;
    end else begin
        in_V_last_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_user_V_blk_n = in_V_user_V_empty_n;
    end else begin
        in_V_user_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln1661_reg_4225 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_V_user_V_read = 1'b1;
    end else begin
        in_V_user_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1659_fu_1240_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1725_reg_4686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln1725_reg_4686 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_iter_c_V_V_blk_n = out_iter_c_V_V_full_n;
    end else begin
        out_iter_c_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_iter_c_V_V_write = 1'b1;
    end else begin
        out_iter_c_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_iter_r_V_V_blk_n = out_iter_r_V_V_full_n;
    end else begin
        out_iter_r_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_iter_r_V_V_write = 1'b1;
    end else begin
        out_iter_r_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_n_V_V_blk_n = out_n_V_V_full_n;
    end else begin
        out_n_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_n_V_V_write = 1'b1;
    end else begin
        out_n_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1659_fu_1240_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln1725_fu_2901_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln1725_fu_2901_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ITER_fu_1205_p4 = {{in_V_data_V_dout[63:33]}};

assign N_r_fu_1200_p1 = in_V_data_V_dout[31:0];

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln1661_reg_4225 == 1'd0) & (io_acc_block_signal_op403 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln1661_reg_4225 == 1'd0) & (io_acc_block_signal_op403 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((icmp_ln1725_reg_4686 == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln1725_reg_4686 == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln1725_reg_4686 == 1'd0) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((out_iter_c_V_V_full_n == 1'b0) | (out_iter_r_V_V_full_n == 1'b0) | (out_n_V_V_full_n == 1'b0) | (io_acc_block_signal_op166 == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((icmp_ln1661_reg_4225 == 1'd0) & (io_acc_block_signal_op403 == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp1_stage0_iter1 = ((icmp_ln1725_reg_4686 == 1'd0) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_123 = ((icmp_ln1725_reg_4686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0));
end

always @ (*) begin
    ap_condition_371 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_phi_ln1734_reg_1051 = 'bx;

assign ap_phi_reg_pp1_iter1_p_0205_3_0_reg_1184 = 'bx;

assign ap_ready = internal_ap_ready;

assign buffer_0_V_fu_1624_p1 = in_V_data_V_dout[31:0];

assign buffer_10_V_fu_2258_p4 = {{in_V_data_V_dout[351:320]}};

assign buffer_11_V_fu_2322_p4 = {{in_V_data_V_dout[383:352]}};

assign buffer_12_V_fu_2386_p4 = {{in_V_data_V_dout[415:384]}};

assign buffer_13_V_fu_2450_p4 = {{in_V_data_V_dout[447:416]}};

assign buffer_14_V_fu_2514_p4 = {{in_V_data_V_dout[479:448]}};

assign buffer_15_V_fu_2578_p4 = {{in_V_data_V_dout[511:480]}};

assign buffer_1_V_fu_1682_p4 = {{in_V_data_V_dout[63:32]}};

assign buffer_2_V_fu_1746_p4 = {{in_V_data_V_dout[95:64]}};

assign buffer_3_V_fu_1810_p4 = {{in_V_data_V_dout[127:96]}};

assign buffer_4_V_fu_1874_p4 = {{in_V_data_V_dout[159:128]}};

assign buffer_5_V_fu_1938_p4 = {{in_V_data_V_dout[191:160]}};

assign buffer_6_V_fu_2002_p4 = {{in_V_data_V_dout[223:192]}};

assign buffer_7_V_fu_2066_p4 = {{in_V_data_V_dout[255:224]}};

assign buffer_8_V_fu_2130_p4 = {{in_V_data_V_dout[287:256]}};

assign buffer_9_V_fu_2194_p4 = {{in_V_data_V_dout[319:288]}};

assign i_fu_1245_p2 = (i_0_reg_1018 + 32'd1);

assign icmp_ln1659_fu_1240_p2 = ((i_0_reg_1018 == N_r_reg_4201) ? 1'b1 : 1'b0);

assign icmp_ln1661_fu_1251_p2 = ((j_0_reg_1029 == tmp_6_reg_4211) ? 1'b1 : 1'b0);

assign icmp_ln1667_fu_1262_p2 = ((j_0_reg_1029 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln1725_fu_2901_p2 = ((l_0_reg_1040 == ITER_reg_4206) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_3285_p2 = ((phi_ln1734_1_fu_3152_p66 == 32'd2147483648) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_2916_p2 = ((ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 == 32'd2147483648) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_2816_p2 = (($signed(max_1_2_V_fu_2746_p3) < $signed(max_1_3_V_fu_2756_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_2830_p2 = (($signed(max_1_4_V_fu_2766_p3) < $signed(max_1_5_V_fu_2776_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_2844_p2 = (($signed(max_1_6_V_fu_2786_p3) < $signed(max_1_7_V_fu_2796_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_2858_p2 = (($signed(max_2_0_V_fu_2808_p3) < $signed(max_2_1_V_fu_2822_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_2872_p2 = (($signed(max_2_2_V_fu_2836_p3) < $signed(max_2_3_V_fu_2850_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2732_p2 = (($signed(select_ln1683_2_reg_4590) < $signed(select_ln1683_3_reg_4596)) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_2742_p2 = (($signed(select_ln1683_4_reg_4602) < $signed(select_ln1683_5_reg_4608)) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_2752_p2 = (($signed(select_ln1683_6_reg_4614) < $signed(select_ln1683_7_reg_4620)) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_2886_p2 = (($signed(max_3_0_V_reg_4674) < $signed(max_val_V_reg_4680)) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_2762_p2 = (($signed(select_ln1683_8_reg_4626) < $signed(select_ln1683_9_reg_4632)) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_2782_p2 = (($signed(select_ln1683_12_reg_4650) < $signed(select_ln1683_13_reg_4656)) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_2792_p2 = (($signed(select_ln1683_14_reg_4662) < $signed(select_ln1683_15_reg_4668)) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_2772_p2 = (($signed(select_ln1683_10_reg_4638) < $signed(select_ln1683_11_reg_4644)) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_2802_p2 = (($signed(max_1_0_V_fu_2726_p3) < $signed(max_1_1_V_fu_2736_p3)) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_2722_p2 = (($signed(select_ln1683_reg_4578) < $signed(select_ln1683_1_reg_4584)) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_2308_p2 = (($signed(buffer_10_V_fu_2258_p4) > $signed(select_ln1667_5_fu_1547_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_2372_p2 = (($signed(buffer_11_V_fu_2322_p4) > $signed(select_ln1667_4_fu_1540_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_2436_p2 = (($signed(buffer_12_V_fu_2386_p4) > $signed(select_ln1667_3_fu_1533_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_2500_p2 = (($signed(buffer_13_V_fu_2450_p4) > $signed(select_ln1667_2_fu_1526_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_2564_p2 = (($signed(buffer_14_V_fu_2514_p4) > $signed(select_ln1667_1_fu_1519_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_2628_p2 = (($signed(buffer_15_V_fu_2578_p4) > $signed(select_ln1667_fu_1512_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_1732_p2 = (($signed(buffer_1_V_fu_1682_p4) > $signed(select_ln1667_14_fu_1610_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_1796_p2 = (($signed(buffer_2_V_fu_1746_p4) > $signed(select_ln1667_13_fu_1603_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1860_p2 = (($signed(buffer_3_V_fu_1810_p4) > $signed(select_ln1667_12_fu_1596_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1924_p2 = (($signed(buffer_4_V_fu_1874_p4) > $signed(select_ln1667_11_fu_1589_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1988_p2 = (($signed(buffer_5_V_fu_1938_p4) > $signed(select_ln1667_10_fu_1582_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_2052_p2 = (($signed(buffer_6_V_fu_2002_p4) > $signed(select_ln1667_9_fu_1575_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_2116_p2 = (($signed(buffer_7_V_fu_2066_p4) > $signed(select_ln1667_8_fu_1568_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_2180_p2 = (($signed(buffer_8_V_fu_2130_p4) > $signed(select_ln1667_7_fu_1561_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_2244_p2 = (($signed(buffer_9_V_fu_2194_p4) > $signed(select_ln1667_6_fu_1554_p3)) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_1668_p2 = (($signed(buffer_0_V_fu_1624_p1) > $signed(select_ln1667_15_fu_1617_p3)) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op166 = (in_V_user_V_empty_n & in_V_last_V_empty_n & in_V_id_V_empty_n & in_V_dest_V_empty_n & in_V_data_V_empty_n);

assign io_acc_block_signal_op403 = (in_V_user_V_empty_n & in_V_last_V_empty_n & in_V_id_V_empty_n & in_V_dest_V_empty_n & in_V_data_V_empty_n);

assign j_fu_1256_p2 = (j_0_reg_1029 + 28'd1);

assign l_fu_2906_p2 = (l_0_reg_1040 + 31'd1);

assign max_1_0_V_fu_2726_p3 = ((icmp_ln887_fu_2722_p2[0:0] === 1'b1) ? select_ln1683_1_reg_4584 : select_ln1683_reg_4578);

assign max_1_1_V_fu_2736_p3 = ((icmp_ln887_1_fu_2732_p2[0:0] === 1'b1) ? select_ln1683_3_reg_4596 : select_ln1683_2_reg_4590);

assign max_1_2_V_fu_2746_p3 = ((icmp_ln887_2_fu_2742_p2[0:0] === 1'b1) ? select_ln1683_5_reg_4608 : select_ln1683_4_reg_4602);

assign max_1_3_V_fu_2756_p3 = ((icmp_ln887_3_fu_2752_p2[0:0] === 1'b1) ? select_ln1683_7_reg_4620 : select_ln1683_6_reg_4614);

assign max_1_4_V_fu_2766_p3 = ((icmp_ln887_5_fu_2762_p2[0:0] === 1'b1) ? select_ln1683_9_reg_4632 : select_ln1683_8_reg_4626);

assign max_1_5_V_fu_2776_p3 = ((icmp_ln887_8_fu_2772_p2[0:0] === 1'b1) ? select_ln1683_11_reg_4644 : select_ln1683_10_reg_4638);

assign max_1_6_V_fu_2786_p3 = ((icmp_ln887_6_fu_2782_p2[0:0] === 1'b1) ? select_ln1683_13_reg_4656 : select_ln1683_12_reg_4650);

assign max_1_7_V_fu_2796_p3 = ((icmp_ln887_7_fu_2792_p2[0:0] === 1'b1) ? select_ln1683_15_reg_4668 : select_ln1683_14_reg_4662);

assign max_2_0_V_fu_2808_p3 = ((icmp_ln887_9_fu_2802_p2[0:0] === 1'b1) ? max_1_1_V_fu_2736_p3 : max_1_0_V_fu_2726_p3);

assign max_2_1_V_fu_2822_p3 = ((icmp_ln887_10_fu_2816_p2[0:0] === 1'b1) ? max_1_3_V_fu_2756_p3 : max_1_2_V_fu_2746_p3);

assign max_2_2_V_fu_2836_p3 = ((icmp_ln887_11_fu_2830_p2[0:0] === 1'b1) ? max_1_5_V_fu_2776_p3 : max_1_4_V_fu_2766_p3);

assign max_2_3_V_fu_2850_p3 = ((icmp_ln887_12_fu_2844_p2[0:0] === 1'b1) ? max_1_7_V_fu_2796_p3 : max_1_6_V_fu_2786_p3);

assign max_3_0_V_fu_2864_p3 = ((icmp_ln887_13_fu_2858_p2[0:0] === 1'b1) ? max_2_1_V_fu_2822_p3 : max_2_0_V_fu_2808_p3);

assign max_val_V_4_fu_2890_p3 = ((icmp_ln887_4_fu_2886_p2[0:0] === 1'b1) ? max_val_V_reg_4680 : max_3_0_V_reg_4674);

assign max_val_V_fu_2878_p3 = ((icmp_ln887_14_fu_2872_p2[0:0] === 1'b1) ? max_2_3_V_fu_2850_p3 : max_2_2_V_fu_2836_p3);

assign out_V_V_din = {{select_ln879_fu_3297_p3}, {ap_phi_mux_p_0205_3_0_phi_fu_1187_p4[31:0]}};

assign out_iter_c_V_V_din = ITER_fu_1205_p4;

assign out_iter_r_V_V_din = in_V_data_V_dout[31:0];

assign out_n_V_V_din = in_V_data_V_dout[95:0];

assign p_Result_1_fu_2931_p5 = {{tmp_V_fu_396[63:32]}, {sub_ln215_fu_2925_p2}};

assign p_Result_s_fu_2944_p5 = {{tmp_V_fu_396[63:32]}, {32'd2147483648}};

assign select_ln1667_10_fu_1582_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_5_0_fu_420);

assign select_ln1667_11_fu_1589_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_4_0_fu_416);

assign select_ln1667_12_fu_1596_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_3_0_fu_412);

assign select_ln1667_13_fu_1603_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_2_0_fu_408);

assign select_ln1667_14_fu_1610_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_1_0_fu_404);

assign select_ln1667_15_fu_1617_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_0_0_fu_400);

assign select_ln1667_1_fu_1519_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_14_0_fu_456);

assign select_ln1667_2_fu_1526_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_13_0_fu_452);

assign select_ln1667_3_fu_1533_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_12_0_fu_448);

assign select_ln1667_4_fu_1540_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_11_0_fu_444);

assign select_ln1667_5_fu_1547_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_10_0_fu_440);

assign select_ln1667_6_fu_1554_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_9_0_fu_436);

assign select_ln1667_7_fu_1561_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_8_0_fu_432);

assign select_ln1667_8_fu_1568_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_7_0_fu_428);

assign select_ln1667_9_fu_1575_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_6_0_fu_424);

assign select_ln1667_fu_1512_p3 = ((icmp_ln1667_reg_4234[0:0] === 1'b1) ? 32'd2147483648 : max_V_15_0_fu_460);

assign select_ln1683_10_fu_2314_p3 = ((icmp_ln895_10_fu_2308_p2[0:0] === 1'b1) ? buffer_10_V_fu_2258_p4 : select_ln1667_5_fu_1547_p3);

assign select_ln1683_11_fu_2378_p3 = ((icmp_ln895_11_fu_2372_p2[0:0] === 1'b1) ? buffer_11_V_fu_2322_p4 : select_ln1667_4_fu_1540_p3);

assign select_ln1683_12_fu_2442_p3 = ((icmp_ln895_12_fu_2436_p2[0:0] === 1'b1) ? buffer_12_V_fu_2386_p4 : select_ln1667_3_fu_1533_p3);

assign select_ln1683_13_fu_2506_p3 = ((icmp_ln895_13_fu_2500_p2[0:0] === 1'b1) ? buffer_13_V_fu_2450_p4 : select_ln1667_2_fu_1526_p3);

assign select_ln1683_14_fu_2570_p3 = ((icmp_ln895_14_fu_2564_p2[0:0] === 1'b1) ? buffer_14_V_fu_2514_p4 : select_ln1667_1_fu_1519_p3);

assign select_ln1683_15_fu_2634_p3 = ((icmp_ln895_15_fu_2628_p2[0:0] === 1'b1) ? buffer_15_V_fu_2578_p4 : select_ln1667_fu_1512_p3);

assign select_ln1683_1_fu_1738_p3 = ((icmp_ln895_1_fu_1732_p2[0:0] === 1'b1) ? buffer_1_V_fu_1682_p4 : select_ln1667_14_fu_1610_p3);

assign select_ln1683_2_fu_1802_p3 = ((icmp_ln895_2_fu_1796_p2[0:0] === 1'b1) ? buffer_2_V_fu_1746_p4 : select_ln1667_13_fu_1603_p3);

assign select_ln1683_3_fu_1866_p3 = ((icmp_ln895_3_fu_1860_p2[0:0] === 1'b1) ? buffer_3_V_fu_1810_p4 : select_ln1667_12_fu_1596_p3);

assign select_ln1683_4_fu_1930_p3 = ((icmp_ln895_4_fu_1924_p2[0:0] === 1'b1) ? buffer_4_V_fu_1874_p4 : select_ln1667_11_fu_1589_p3);

assign select_ln1683_5_fu_1994_p3 = ((icmp_ln895_5_fu_1988_p2[0:0] === 1'b1) ? buffer_5_V_fu_1938_p4 : select_ln1667_10_fu_1582_p3);

assign select_ln1683_6_fu_2058_p3 = ((icmp_ln895_6_fu_2052_p2[0:0] === 1'b1) ? buffer_6_V_fu_2002_p4 : select_ln1667_9_fu_1575_p3);

assign select_ln1683_7_fu_2122_p3 = ((icmp_ln895_7_fu_2116_p2[0:0] === 1'b1) ? buffer_7_V_fu_2066_p4 : select_ln1667_8_fu_1568_p3);

assign select_ln1683_8_fu_2186_p3 = ((icmp_ln895_8_fu_2180_p2[0:0] === 1'b1) ? buffer_8_V_fu_2130_p4 : select_ln1667_7_fu_1561_p3);

assign select_ln1683_9_fu_2250_p3 = ((icmp_ln895_9_fu_2244_p2[0:0] === 1'b1) ? buffer_9_V_fu_2194_p4 : select_ln1667_6_fu_1554_p3);

assign select_ln1683_fu_1674_p3 = ((icmp_ln895_fu_1668_p2[0:0] === 1'b1) ? buffer_0_V_fu_1624_p1 : select_ln1667_15_fu_1617_p3);

assign select_ln879_fu_3297_p3 = ((icmp_ln879_1_fu_3285_p2[0:0] === 1'b1) ? 32'd2147483648 : sub_ln215_1_fu_3291_p2);

assign start_out = real_start;

assign sub_ln215_1_fu_3291_p2 = (phi_ln1734_1_fu_3152_p66 - max_val_V_1_fu_392);

assign sub_ln215_fu_2925_p2 = (ap_phi_reg_pp1_iter1_phi_ln1734_reg_1051 - max_val_V_1_fu_392);

assign tmp_V_40_fu_3305_p5 = {{select_ln879_fu_3297_p3}, {ap_phi_mux_p_0205_3_0_phi_fu_1187_p4[31:0]}};

assign trunc_ln1734_fu_2912_p1 = l_0_reg_1040[5:0];

assign trunc_ln180_fu_1268_p1 = j_0_reg_1029[2:0];

endmodule //softmax_save_data131
