acom -O3 -e 100 -work Processor -2002  $dsn/src/4_multi_media_alu_tb.vhd $dsn/src/ALU.vhd $dsn/src/complete.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/4_multi_media_alu_tb.vhd
# Compile Entity "four_multi_media_alu_tb"
# Compile Architecture "tb" of Entity "four_multi_media_alu_tb"
# Error: COMP96_0078: 4_multi_media_alu_tb.vhd : (72, 49): Unknown identifier "reset".
# Error: COMP96_0133: 4_multi_media_alu_tb.vhd : (72, 49): Cannot find object declaration.
# Error: COMP96_0112: 4_multi_media_alu_tb.vhd : (72, 49): "reset" does not match the formal name.
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (61, 2): No actual specified for local port "clr".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (61, 2): No actual specified for local port "write".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (61, 2): No actual specified for local port "instr_in".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (93, 2): No actual specified for local port "clr_bar".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (93, 2): No actual specified for local port "rst_bar".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (93, 2): No actual specified for local port "read".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (93, 2): No actual specified for local port "rd_address".
# Error: COMP96_0207: 4_multi_media_alu_tb.vhd : (93, 2): No actual specified for local port "out_reg".
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/complete.vhd
# Compile Entity "alu_model"
# Compile Architecture "behavior" of Entity "alu_model"
# Error: COMP96_0078: complete.vhd : (76, 3): Unknown identifier "reset".
# Error: COMP96_0133: complete.vhd : (76, 3): Cannot find object declaration.
# Error: COMP96_0112: complete.vhd : (76, 3): "reset" does not match the formal name.
# Error: COMP96_0207: complete.vhd : (75, 2): No actual specified for local port "clr".
# Error: COMP96_0207: complete.vhd : (75, 2): No actual specified for local port "write".
# Error: COMP96_0207: complete.vhd : (75, 2): No actual specified for local port "instr_in".
# Error: COMP96_0207: complete.vhd : (78, 2): No actual specified for local port "clr_bar".
# Error: COMP96_0207: complete.vhd : (78, 2): No actual specified for local port "rst_bar".
# Error: COMP96_0207: complete.vhd : (78, 2): No actual specified for local port "read".
# Error: COMP96_0207: complete.vhd : (78, 2): No actual specified for local port "rd_address".
# Error: COMP96_0207: complete.vhd : (78, 2): No actual specified for local port "out_reg".
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# Compile failure 22 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Processor -2002  $dsn/src/complete.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/complete.vhd
# Compile Entity "alu_model"
# Compile Architecture "behavior" of Entity "alu_model"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/4_multi_media_alu_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/4_multi_media_alu_tb.vhd
# Compile Entity "four_multi_media_alu_tb"
# Compile Architecture "tb" of Entity "four_multi_media_alu_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Processor -2002  "$dsn/src/Forwarding Muxes.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Processor -2002  $dsn/src/4_multi_media_alu_tb.vhd $dsn/src/ALU.vhd $dsn/src/complete.vhd $dsn/src/Data_Forwading_Unit.vhd "$dsn/src/Forwarding Muxes.vhd" $dsn/src/instruction_buffer.vhd $dsn/src/register_file.vhd $dsn/src/pipeline_reg.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/4_multi_media_alu_tb.vhd
# Compile Entity "four_multi_media_alu_tb"
# Compile Architecture "tb" of Entity "four_multi_media_alu_tb"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_Behavior" of Entity "ALU"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/complete.vhd
# Compile Entity "processor_model"
# Compile Architecture "behavior" of Entity "processor_model"
# Error: COMP96_0724: complete.vhd : (108, 32): ',' or ')' expected.
# Error: COMP96_0015: complete.vhd : (108, 35): ';' expected.
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/Data_Forwading_Unit.vhd
# Compile Entity "Data_Forwading_Unit"
# Compile Architecture "behavior" of Entity "Data_Forwading_Unit"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/Forwarding Muxes.vhd
# Compile Entity "\Forwarding Muxes\"
# Compile Architecture "\Forwarding Muxes\" of Entity "\Forwarding Muxes\"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/instruction_buffer.vhd
# Compile Package "instr_pack"
# Compile Entity "instruction_buffer"
# Compile Architecture "behaviorhal" of Entity "instruction_buffer"
# Compile Entity "IF_ID"
# Compile Architecture "behavioral" of Entity "IF_ID"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behaviorhal" of Entity "register_file"
# File: B:/Stony Brook/ESE345/4_stage_multi/Processor/Processor/Processor/src/pipeline_reg.vhd
# Compile Entity "pipeline_reg"
# Compile Architecture "pipeline_reg" of Entity "pipeline_reg"
# Warning: DAGGEN_0002: pipeline_reg.vhd : (42, 0): Process has no effect - no sequential statements.
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.1 [s]
