{"vcs1":{"timestamp_begin":1712713834.244811313, "rt":0.85, "ut":0.46, "st":0.30}}
{"vcselab":{"timestamp_begin":1712713835.271879710, "rt":0.87, "ut":0.58, "st":0.25}}
{"link":{"timestamp_begin":1712713836.292029564, "rt":0.48, "ut":0.17, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712713833.379899117}
{"VCS_COMP_START_TIME": 1712713833.379899117}
{"VCS_COMP_END_TIME": 1712713836.939007831}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338684}}
{"stitch_vcselab": {"peak_mem": 238996}}
