<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUCallLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUCallLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUCallLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the lowering of LLVM calls to machine code calls for</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// GlobalISel.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIISelLowering_8h.html">SIISelLowering.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Analysis_8h.html">llvm/CodeGen/Analysis.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">struct </span>OutgoingValueHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  OutgoingValueHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB, <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;      : ValueHandler(B, MRI, AssignFn), MIB(MIB) {}</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">bool</span> isIncomingArgumentHandler()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)<span class="keyword"> override </span>{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  }</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr, uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &lt; 32) {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="comment">// 16-bit types are reported as legal for 32-bit registers. We need to</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="comment">// extend and do a 32-bit copy to avoid the verifier complaining about it.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      ExtReg = MIRBuilder.buildAnyExt(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), ValVReg).getReg(0);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;      ExtReg = extendRegister(ValVReg, VA);</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    MIRBuilder.buildCopy(PhysReg, ExtReg);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">bool</span> assignArg(<span class="keywordtype">unsigned</span> ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                 <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                 <span class="keyword">const</span> <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">CallLowering::ArgInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                 <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                 <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State)<span class="keyword"> override </span>{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> AssignFn(ValNo, ValVT, LocVT, LocInfo, Flags, State);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">struct </span>IncomingArgHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  uint64_t StackUsed = 0;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  IncomingArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                     <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    : ValueHandler(B, MRI, AssignFn) {}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO)<span class="keyword"> override </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keyword">auto</span> &amp;MFI = MIRBuilder.getMF().getFrameInfo();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordtype">int</span> FI = MFI.CreateFixedObject(Size, Offset, <span class="keyword">true</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MIRBuilder.getMF(), FI);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> AddrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createGenericVirtualRegister(</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>, 32));</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    MIRBuilder.buildFrameIndex(AddrReg, FI);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    StackUsed = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(StackUsed, Size + Offset);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> AddrReg;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    markPhysRegUsed(PhysReg);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &lt; 32) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="comment">// 16-bit types are reported as legal for 32-bit registers. We need to do</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="comment">// a 32-bit copy, and truncate to avoid the verifier complaining about it.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIRBuilder.buildCopy(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), PhysReg);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      MIRBuilder.buildTrunc(ValVReg, Copy);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">switch</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>()) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::SExt:</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::ZExt:</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">case</span> CCValAssign::LocInfo::AExt: {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">Copy</a> = MIRBuilder.buildCopy(<a class="code" href="classllvm_1_1LLT.html">LLT</a>{VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()}, PhysReg);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      MIRBuilder.buildTrunc(ValVReg, Copy);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      MIRBuilder.buildCopy(ValVReg, PhysReg);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr, uint64_t Size,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// FIXME: Get alignment</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keyword">auto</span> MMO = MIRBuilder.getMF().getMachineMemOperand(</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      MPO, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>, Size, 1);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    MIRBuilder.buildLoad(ValVReg, Addr, *MMO);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// How the physical register gets marked varies between formal</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// parameters (it&#39;s a basic-block live-in), and a call instruction</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// (it&#39;s an implicit-def of the BL).</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg) = 0;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// FIXME: What is the point of this being a callback?</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">bool</span> isIncomingArgumentHandler()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;};</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">struct </span>FormalArgHandler : <span class="keyword">public</span> IncomingArgHandler {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  FormalArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                   <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    : IncomingArgHandler(B, MRI, AssignFn) {}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> override </span>{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    MIRBuilder.getMBB().addLiveIn(PhysReg);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">  149</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">AMDGPUCallLowering::AMDGPUCallLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> &amp;TLI)</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  : <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a>(&amp;TLI) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keywordtype">void</span> AMDGPUCallLowering::splitToValueTypes(</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> &amp;OrigArg, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;SplitArgs,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    SplitArgTy PerformArgSplit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>-&gt;<a class="code" href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">getContext</a>();</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">if</span> (OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>-&gt;<a class="code" href="classllvm_1_1Type.html#ae8eaa0b4eeac52a2b2282cb1bfd981ae">isVoidTy</a>())</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 4&gt;</a> SplitVTs;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">ComputeValueVTs</a>(TLI, DL, OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">Ty</a>, SplitVTs);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">Regs</a>.size() == SplitVTs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>());</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">int</span> SplitIdx = 0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT : SplitVTs) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordtype">unsigned</span> NumParts = TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">getNumRegistersForCallingConv</a>(Ctx, CallConv, VT);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty = VT.getTypeForEVT(Ctx);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">if</span> (NumParts == 1) {</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="comment">// No splitting to do, but we want to replace the original type (e.g. [1 x</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="comment">// double] -&gt; double).</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      SplitArgs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">Regs</a>[SplitIdx], Ty,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                             OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#afba02cd5a5ccf353eda7b39d67a4ca66">Flags</a>, OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#a4098a8e9be74a4b73efeac0ed749185a">IsFixed</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      ++SplitIdx;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> LLTy = <a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*Ty, DL);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> SplitRegs;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> PartVT = TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">getRegisterTypeForCallingConv</a>(Ctx, CallConv, VT);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *PartTy = PartVT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(Ctx);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartLLT = <a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*PartTy, DL);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="comment">// FIXME: Should we be reporting all of the part registers for a single</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">// argument, and let handleAssignments take care of the repacking?</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumParts; ++i) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> PartReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(PartLLT);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      SplitRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(PartReg);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      SplitArgs.<a class="code" href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">emplace_back</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>(PartReg), PartTy, OrigArg.<a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html#afba02cd5a5ccf353eda7b39d67a4ca66">Flags</a>);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    }</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    PerformArgSplit(SplitRegs, LLTy, PartLLT, SplitIdx);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    ++SplitIdx;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// Get the appropriate type to make \p OrigTy \p Factor times bigger.</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#aa1824f1e3cf4176f42f94fecbb327404">  208</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="AMDGPUCallLowering_8cpp.html#aa1824f1e3cf4176f42f94fecbb327404">getMultipleType</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> OrigTy, <span class="keywordtype">int</span> Factor) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (OrigTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(OrigTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() * Factor,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                       OrigTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>());</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(OrigTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() * Factor);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// TODO: Move to generic code</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a91b5a28388c33be9db92673677644819">  218</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a91b5a28388c33be9db92673677644819">unpackRegsToOrigType</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> DstRegs,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                 <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                 <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                                 <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartTy) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt; 1 &amp;&amp; <span class="stringliteral">&quot;Nothing to unpack&quot;</span>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.getRegInfo();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSize = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> PartSize = PartTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; !PartTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      PartSize &gt; SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// Vector was scalarized, and the elements extended.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keyword">auto</span> UnmergeToEltTy = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(SrcTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>(),</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                                  SrcReg);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DstRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(DstRegs[i], UnmergeToEltTy.getReg(i));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">if</span> (SrcSize % PartSize == 0) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(DstRegs, SrcReg);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> NumRoundedParts = (SrcSize + PartSize - 1) / PartSize;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> BigTy = <a class="code" href="AMDGPUCallLowering_8cpp.html#aa1824f1e3cf4176f42f94fecbb327404">getMultipleType</a>(PartTy, NumRoundedParts);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keyword">auto</span> ImpDef = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(BigTy);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BigReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(BigTy);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">buildInsert</a>(BigReg, ImpDef.getReg(0), SrcReg, 0).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  int64_t Offset = 0;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = DstRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i, Offset += PartSize)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(DstRegs[i], BigReg, Offset);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/// Lower the return value for the already existing \p Ret. This assumes that</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/// \p B&#39;s insertion point is correct.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AMDGPUCallLowering::lowerReturnVal(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> (!Val)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keyword">auto</span> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.getFunction();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = MF.getDataLayout();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.getCallingConv();</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.getRegInfo();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  ArgInfo OrigRetInfo(VRegs, Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>());</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(OrigRetInfo, <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, DL, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 4&gt;</a> SplitRetInfos;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  splitToValueTypes(</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    OrigRetInfo, SplitRetInfos, DL, MRI, CC,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    [&amp;](<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs, <a class="code" href="classllvm_1_1LLT.html">LLT</a> LLTy, <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartLLT, <span class="keywordtype">int</span> VTSplitIdx) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <a class="code" href="AMDGPUCallLowering_8cpp.html#a91b5a28388c33be9db92673677644819">unpackRegsToOrigType</a>(B, Regs, VRegs[VTSplitIdx], LLTy, PartLLT);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    });</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(CC, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>.isVarArg());</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  OutgoingValueHandler RetHandler(B, MF.getRegInfo(), <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>, AssignFn);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(B, SplitRetInfos, RetHandler);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#aa46892af9133c3769d639a43565e5f95">  291</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#aa46892af9133c3769d639a43565e5f95">AMDGPUCallLowering::lowerReturn</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Val,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">setIfReturnsVoid</a>(!Val);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Val == VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Return value without a vreg&quot;</span>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsShader = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CC);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsWaveEnd = (IsShader &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">returnsVoid</a>()) ||</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                         <a class="code" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">AMDGPU::isKernel</a>(CC);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">if</span> (IsWaveEnd) {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_ENDPGM)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keyword">auto</span> <span class="keyword">const</span> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordtype">unsigned</span> ReturnOpc =</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      IsShader ? AMDGPU::SI_RETURN_TO_EPILOG : AMDGPU::S_SETPC_B64_return;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">auto</span> Ret = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(ReturnOpc);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ReturnAddrVReg;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> (ReturnOpc == AMDGPU::S_SETPC_B64_return) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    ReturnAddrVReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::CCR_SGPR_64RegClass);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    Ret.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(ReturnAddrVReg);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">if</span> (!lowerReturnVal(B, Val, VRegs, Ret))</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">if</span> (ReturnOpc == AMDGPU::S_SETPC_B64_return) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> LiveInReturn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(MF),</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                         &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(ReturnAddrVReg, LiveInReturn);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// TODO: Handle CalleeSavedRegsViaCopy.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(Ret);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> AMDGPUCallLowering::lowerParameterPtr(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                               <a class="code" href="classllvm_1_1Type.html">Type</a> *ParamTy,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                               uint64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1PointerType.html">PointerType</a> *PtrTy = <a class="code" href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">PointerType::get</a>(ParamTy, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrType = <a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*PtrTy, DL);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MRI.createGenericVirtualRegister(PtrType);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> KernArgSegmentPtr =</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> KernArgSegmentVReg = MRI.getLiveInVirtReg(KernArgSegmentPtr);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MRI.createGenericVirtualRegister(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(OffsetReg, Offset);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">buildPtrAdd</a>(DstReg, KernArgSegmentVReg, OffsetReg);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">return</span> DstReg;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span> AMDGPUCallLowering::lowerParameter(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                        <a class="code" href="classllvm_1_1Type.html">Type</a> *ParamTy, uint64_t Offset,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TypeSize.html">TypeSize</a> = DL.<a class="code" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(ParamTy);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = lowerParameterPtr(B, ParamTy, Offset);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO =</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(PtrInfo, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                                       <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                                       <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                                       TypeSize, Align);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(DstReg, PtrReg, *MMO);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// Allocate special inputs passed in user SGPRs.</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">  385</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                 <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                 <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">hasPrivateSegmentBuffer</a>()) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordtype">unsigned</span> PrivateSegmentBufferReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">addPrivateSegmentBuffer</a>(TRI);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(PrivateSegmentBufferReg, &amp;AMDGPU::SGPR_128RegClass);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(PrivateSegmentBufferReg);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>()) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordtype">unsigned</span> DispatchPtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">addDispatchPtr</a>(TRI);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchPtrReg);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">hasQueuePtr</a>()) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordtype">unsigned</span> QueuePtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">addQueuePtr</a>(TRI);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(QueuePtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(QueuePtrReg);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>()) {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InputPtrReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">addKernargSegmentPtr</a>(TRI);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> P4 = <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(P4);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(InputPtrReg, VReg);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>().<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(InputPtrReg);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(VReg, InputPtrReg);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(InputPtrReg);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">hasDispatchID</a>()) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordtype">unsigned</span> DispatchIDReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">addDispatchID</a>(TRI);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(DispatchIDReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(DispatchIDReg);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span> (Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>()) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordtype">unsigned</span> FlatScratchInitReg = Info.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">addFlatScratchInit</a>(TRI);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(FlatScratchInitReg);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  }</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">// these from the dispatch pointer.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">  436</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">AMDGPUCallLowering::lowerFormalArgumentsKernel</a>(</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>(), F.<a class="code" href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">isVarArg</a>(), MF, ArgLocs, F.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a>(CCInfo, B, MF, *TRI, *Info);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> KernArgBaseAlign = 16;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BaseOffset = Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">getExplicitKernelArgOffset</a>(F);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  uint64_t ExplicitArgOffset = 0;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">// TODO: Align down to dword alignment and extract bits for extending loads.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : F.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordtype">unsigned</span> AllocSize = DL.getTypeAllocSize(ArgTy);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (AllocSize == 0)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordtype">unsigned</span> ABIAlign = DL.getABITypeAlignment(ArgTy);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    uint64_t ArgOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgOffset, ABIAlign) + BaseOffset;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    ExplicitArgOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgOffset, ABIAlign) + AllocSize;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> OrigArgRegs = VRegs[i];</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ArgReg =</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      OrigArgRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 1</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      ? OrigArgRegs[0]</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      : MRI.createGenericVirtualRegister(<a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*ArgTy, DL));</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordtype">unsigned</span> Align = <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(KernArgBaseAlign, ArgOffset);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    ArgOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ArgOffset, DL.getABITypeAlignment(ArgTy));</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    lowerParameter(B, ArgTy, ArgOffset, Align, ArgReg);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">if</span> (OrigArgRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt; 1)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <a class="code" href="classllvm_1_1CallLowering.html#a52466e210e434c35abe4e5cedd02e4a4">unpackRegs</a>(OrigArgRegs, ArgReg, ArgTy, B);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    ++i;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(CCInfo, MF, *Info, F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// TODO: Move this to generic code</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#abd5b65cb5f338136e248c77c87a59c62">  489</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#abd5b65cb5f338136e248c77c87a59c62">packSplitRegsToOrigType</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> OrigRegs,</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs,</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                    <a class="code" href="classllvm_1_1LLT.html">LLT</a> LLTy,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartLLT) {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">if</span> (!LLTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; !PartLLT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(OrigRegs[0], Regs);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  }</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordflow">if</span> (LLTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; PartLLT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LLTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() == PartLLT.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>());</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordtype">int</span> DstElts = LLTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordtype">int</span> PartElts = PartLLT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span> (DstElts % PartElts == 0)</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">buildConcatVectors</a>(OrigRegs[0], Regs);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="comment">// Deal with v3s16 split into v2s16</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PartElts == 2 &amp;&amp; DstElts % 2 != 0);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;      <span class="keywordtype">int</span> RoundedElts = PartElts * ((DstElts + PartElts - 1) / PartElts);</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> RoundedDestTy = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(RoundedElts, PartLLT.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>());</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keyword">auto</span> RoundedConcat = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">buildConcatVectors</a>(RoundedDestTy, Regs);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(OrigRegs[0], RoundedConcat, 0);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = *B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LLTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; !PartLLT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>());</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstEltTy = LLTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// Pointer information was discarded. We&#39;ll need to coerce some register types</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// to avoid violating type constraints.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> RealDstEltTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(OrigRegs[0]).<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstEltTy.getSizeInBits() == RealDstEltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (DstEltTy == PartLLT) {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">// Vector was trivially scalarized.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">if</span> (RealDstEltTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>()) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Regs)</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, RealDstEltTy);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(OrigRegs[0], Regs);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DstEltTy.getSizeInBits() &gt; PartLLT.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">// Deal with vector with 64-bit elements decomposed to 32-bit</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// registers. Need to create intermediate 64-bit elements.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> EltMerges;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordtype">int</span> PartsPerElt = DstEltTy.getSizeInBits() / PartLLT.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstEltTy.getSizeInBits() % PartLLT.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 0);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, NumElts = LLTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumElts; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)  {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keyword">auto</span> <a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(RealDstEltTy, Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a640fb8bb3d3ed856afb1e76b8bcd6e19">take_front</a>(PartsPerElt));</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <span class="comment">// Fix the type in case this is really a vector of pointers.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(<a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0), RealDstEltTy);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      EltMerges.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a>.getReg(0));</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      Regs = Regs.<a class="code" href="classllvm_1_1ArrayRef.html#a0b7abf908b6ce436de4d1012f2df7c0c">drop_front</a>(PartsPerElt);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(OrigRegs[0], EltMerges);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="comment">// Vector was split, and elements promoted to a wider type.</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> BVType = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(LLTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>(), PartLLT);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keyword">auto</span> BV = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(BVType, Regs);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">buildTrunc</a>(OrigRegs[0], BV);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  }</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a0ce549ff624a20bf93ce62c884461dee">  565</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a0ce549ff624a20bf93ce62c884461dee">AMDGPUCallLowering::lowerFormalArguments</a>(</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;B, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="classunsigned.html">CallingConv::ID</a> CC = F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="comment">// The infrastructure for normal calling convention lowering is essentially</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="comment">// useless for kernels. We want to avoid any kind of legalization or argument</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">// splitting.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>)</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">lowerFormalArgumentsKernel</a>(B, F, VRegs);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsShader = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(CC);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsEntryFunc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(CC);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget.getRegisterInfo();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CC, F.<a class="code" href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">isVarArg</a>(), MF, ArgLocs, F.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordflow">if</span> (!IsEntryFunc) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ReturnAddrReg = TRI-&gt;getReturnAddressReg(MF);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> LiveInReturn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(ReturnAddrReg,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                         &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(ReturnAddrReg);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(LiveInReturn, ReturnAddrReg);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  }</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">if</span> (Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">hasImplicitBufferPtr</a>()) {</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImplicitBufferPtrReg = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">addImplicitBufferPtr</a>(*TRI);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">addLiveIn</a>(ImplicitBufferPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    CCInfo.AllocateReg(ImplicitBufferPtrReg);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 32&gt;</a> SplitArgs;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordtype">unsigned</span> Idx = 0;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordtype">unsigned</span> PSInputNum = 0;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : F.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">if</span> (DL.<a class="code" href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">getTypeStoreSize</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType()) == 0)</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> InReg = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::InReg);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">// SGPR arguments to functions not implemented.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">if</span> (!IsShader &amp;&amp; InReg)</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::SwiftSelf) ||</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::SwiftError) ||</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::Nest))</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a> &amp;&amp; !InReg &amp;&amp; PSInputNum &lt;= 15) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> ArgUsed = !<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.use_empty();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordtype">bool</span> SkipArg = !ArgUsed &amp;&amp; !Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">isPSInputAllocated</a>(PSInputNum);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordflow">if</span> (!SkipArg) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">markPSInputAllocated</a>(PSInputNum);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">if</span> (ArgUsed)</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;          Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(PSInputNum);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      ++PSInputNum;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">if</span> (SkipArg) {</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = VRegs[Idx].<a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;          B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(VRegs[Idx][<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        ++Idx;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg(VRegs[Idx], <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType());</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">setArgFlags</a>(OrigArg, Idx + <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">AttributeList::FirstArgIndex</a>, DL, F);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    splitToValueTypes(</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;      OrigArg, SplitArgs, DL, MRI, CC,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="comment">// FIXME: We should probably be passing multiple registers to</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="comment">// handleAssignments to do this</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      [&amp;](<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Regs, <a class="code" href="classllvm_1_1LLT.html">LLT</a> LLTy, <a class="code" href="classllvm_1_1LLT.html">LLT</a> PartLLT, <span class="keywordtype">int</span> VTSplitIdx) {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <a class="code" href="AMDGPUCallLowering_8cpp.html#abd5b65cb5f338136e248c77c87a59c62">packSplitRegsToOrigType</a>(B, VRegs[Idx][VTSplitIdx], Regs,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                LLTy, PartLLT);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      });</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    ++Idx;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// At least one interpolation mode must be enabled or else the GPU will</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="comment">// hang.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// Check PSInputAddr instead of PSInputEnable. The idea is that if the user</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// set PSInputAddr, the user wants to enable some bits after the compilation</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="comment">// based on run-time states. Since we can&#39;t know what the final PSInputEna</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// will look like, so we shouldn&#39;t do anything here and the user should take</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// responsibility for the correct programming.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// Otherwise, the following restrictions apply:</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">// - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="comment">//   enabled too.</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">if</span> ((Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; 0x7F) == 0 ||</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        ((Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; 0xF) == 0 &amp;&amp;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;         Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">isPSInputAllocated</a>(11))) {</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      CCInfo.AllocateReg(AMDGPU::VGPR0);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      CCInfo.AllocateReg(AMDGPU::VGPR1);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">markPSInputAllocated</a>(0);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(0);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    }</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span> (Subtarget.isAmdPalOS()) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="comment">// For isAmdPalOS, the user does not enable some bits after compilation</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="comment">// based on run-time states; the register values being generated here are</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="comment">// the final ones set in hardware. Therefore we need to apply the</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="comment">// workaround to PSInputAddr and PSInputEnable together.  (The case where</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="comment">// a bit is set in PSInputAddr but not PSInputEnable is where the frontend</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <span class="comment">// set up an input arg for a particular interpolation mode, but nothing</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <span class="comment">// uses that input arg. Really we should have an earlier pass that removes</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="comment">// such an arg.)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="keywordtype">unsigned</span> PsInputBits = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>() &amp; Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">getPSInputEnable</a>();</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="keywordflow">if</span> ((PsInputBits &amp; 0x7F) == 0 ||</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;          ((PsInputBits &amp; 0xF) == 0 &amp;&amp;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;           (PsInputBits &gt;&gt; 11 &amp; 1)))</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">markPSInputEnabled</a>(</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;          <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>(), <a class="code" href="namespacellvm.html#a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9">ZB_Undefined</a>));</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(CC, F.<a class="code" href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">isVarArg</a>());</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (!MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>())</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  FormalArgHandler Handler(B, MRI, AssignFn);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">handleAssignments</a>(CCInfo, ArgLocs, B, SplitArgs, Handler))</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">if</span> (!IsEntryFunc) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="comment">// Special inputs come after user arguments.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">allocateSpecialInputVGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  }</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="comment">// Start adding system SGPRs.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">if</span> (IsEntryFunc) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(CCInfo, MF, *Info, CC, IsShader);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    CCInfo.AllocateReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">getScratchRSrcReg</a>());</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    CCInfo.AllocateReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">getScratchWaveOffsetReg</a>());</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    CCInfo.AllocateReg(Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">getFrameOffsetReg</a>());</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a>(CCInfo, MF, *TRI, *Info);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// Move back to the end of the basic block.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(MBB);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a677e0081c4c38cace27f0ac733761d07"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a677e0081c4c38cace27f0ac733761d07">llvm::SIMachineFunctionInfo::addImplicitBufferPtr</a></div><div class="ttdeci">unsigned addImplicitBufferPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00232">SIMachineFunctionInfo.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a83a558d1f47c278d99d1e6f97d73bf44"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a83a558d1f47c278d99d1e6f97d73bf44">llvm::SIMachineFunctionInfo::getFrameOffsetReg</a></div><div class="ttdeci">unsigned getFrameOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00712">SIMachineFunctionInfo.h:712</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_af457a58a84b500d44feb7b699aa43ec1"><div class="ttname"><a href="classllvm_1_1Function.html#af457a58a84b500d44feb7b699aa43ec1">llvm::Function::isVarArg</a></div><div class="ttdeci">bool isVarArg() const</div><div class="ttdoc">isVarArg - Return true if this function takes a variable number of arguments. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00176">Function.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2bf7b2bd509d4268cef9571b5dbd42db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2bf7b2bd509d4268cef9571b5dbd42db">llvm::SIMachineFunctionInfo::getScratchWaveOffsetReg</a></div><div class="ttdeci">unsigned getScratchWaveOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00708">SIMachineFunctionInfo.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a994c4a36d64245a01e5220cb22c89968"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">llvm::SIMachineFunctionInfo::hasDispatchPtr</a></div><div class="ttdeci">bool hasDispatchPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00595">SIMachineFunctionInfo.h:595</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00278">MachineIRBuilder.cpp:278</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a396fcfee6914c76974b73c3d203da6a5"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a396fcfee6914c76974b73c3d203da6a5">llvm::SmallVectorImpl::emplace_back</a></div><div class="ttdeci">reference emplace_back(ArgTypes &amp;&amp;... Args)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00641">SmallVector.h:641</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aae53bd9a95aa32ba5a9515953cf70ddf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer</a></div><div class="ttdeci">bool hasPrivateSegmentBuffer() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00591">SIMachineFunctionInfo.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8cpp_html_a3986e436467855478f909c9b2226a066"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a></div><div class="ttdeci">static void allocateHSAUserSGPRs(CCState &amp;CCInfo, MachineIRBuilder &amp;B, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00385">AMDGPUCallLowering.cpp:385</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a4098a8e9be74a4b73efeac0ed749185a"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a4098a8e9be74a4b73efeac0ed749185a">llvm::CallLowering::ArgInfo::IsFixed</a></div><div class="ttdeci">bool IsFixed</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00054">CallLowering.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad0fd2b50be800faedc8a0c0bbd708db7"><div class="ttname"><a href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">llvm::LLT::pointer</a></div><div class="ttdeci">static LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a640fb8bb3d3ed856afb1e76b8bcd6e19"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a640fb8bb3d3ed856afb1e76b8bcd6e19">llvm::ArrayRef::take_front</a></div><div class="ttdeci">ArrayRef&lt; T &gt; take_front(size_t N=1) const</div><div class="ttdoc">Return a copy of *this with only the first N elements. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00221">ArrayRef.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1e9e055fc19307bc3c7c1be6ccd36812"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">llvm::MachineIRBuilder::buildUnmerge</a></div><div class="ttdeci">MachineInstrBuilder buildUnmerge(ArrayRef&lt; LLT &gt; Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00582">MachineIRBuilder.cpp:582</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a02538b0ed6775ee36651d7abec91256b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a02538b0ed6775ee36651d7abec91256b">llvm::SIMachineFunctionInfo::isPSInputAllocated</a></div><div class="ttdeci">bool isPSInputAllocated(unsigned Index) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00803">SIMachineFunctionInfo.h:803</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a43996e007e5f64c065eb4dfd453d2a2d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">llvm::MachineIRBuilder::buildInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInsert(Register Res, Register Src, Register Op, unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00645">MachineIRBuilder.cpp:645</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a162886980d34a2f9a3245ab84185cb37"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a162886980d34a2f9a3245ab84185cb37">llvm::CallLowering::ArgInfo::Ty</a></div><div class="ttdeci">Type * Ty</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00052">CallLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa8ee36cbd5d910c4f4a1d899a109baf6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">llvm::SITargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00818">SIISelLowering.cpp:818</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00926">MachineRegisterInfo.h:926</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aef2c847a530f7f7f5aaaeac74ba7e385"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aef2c847a530f7f7f5aaaeac74ba7e385">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">unsigned addLiveIn(unsigned PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00611">MachineFunction.cpp:611</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8h_html"><div class="ttname"><a href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a9378d4369a24deca5550d83eb69f8bf7"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a9378d4369a24deca5550d83eb69f8bf7">llvm::CallLowering::handleAssignments</a></div><div class="ttdeci">bool handleAssignments(MachineIRBuilder &amp;MIRBuilder, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, ValueHandler &amp;Handler) const</div><div class="ttdoc">Invoke Handler::assignArg on each of the given Args and then use Callback to move them to the assigne...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00171">CallLowering.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_aa387b847af356ba9f53e3bb1384874a2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">llvm::SITargetLowering::allocateSpecialInputVGPRs</a></div><div class="ttdeci">void allocateSpecialInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01709">SIISelLowering.cpp:1709</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ad5f1ba5fc678657a5431fdf0791869d0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad5f1ba5fc678657a5431fdf0791869d0">llvm::SIMachineFunctionInfo::addKernargSegmentPtr</a></div><div class="ttdeci">unsigned addKernargSegmentPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00210">SIMachineFunctionInfo.cpp:210</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3c86837c4979e7d5e66989e75b397690"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3c86837c4979e7d5e66989e75b397690">llvm::SIMachineFunctionInfo::hasImplicitBufferPtr</a></div><div class="ttdeci">bool hasImplicitBufferPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00651">SIMachineFunctionInfo.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a82dbc99941b4cb96955d0e550dfb19f5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">llvm::MachineIRBuilder::buildPtrAdd</a></div><div class="ttdeci">MachineInstrBuilder buildPtrAdd(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_PTR_ADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00214">MachineIRBuilder.cpp:214</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html_a050a395d1656e546679d8b144d951bb2"><div class="ttname"><a href="classllvm_1_1PointerType.html#a050a395d1656e546679d8b144d951bb2">llvm::PointerType::get</a></div><div class="ttdeci">static PointerType * get(Type *ElementType, unsigned AddressSpace)</div><div class="ttdoc">This constructs a pointer to an object of the specified type in a numbered address space...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00637">Type.cpp:637</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a3016b6fb16156ec0392a5005533c56cb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">llvm::SIMachineFunctionInfo::returnsVoid</a></div><div class="ttdeci">bool returnsVoid() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00815">SIMachineFunctionInfo.h:815</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae2356499363edbac51f59d1e4dcd2b90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">llvm::SIMachineFunctionInfo::getPSInputAddr</a></div><div class="ttdeci">unsigned getPSInputAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00795">SIMachineFunctionInfo.h:795</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aa70c516290b6a3f67273c78d8305d8a0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa70c516290b6a3f67273c78d8305d8a0">llvm::SIMachineFunctionInfo::markPSInputEnabled</a></div><div class="ttdeci">void markPSInputEnabled(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00811">SIMachineFunctionInfo.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a368361c35c73755699da00655914eef3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">llvm::SIMachineFunctionInfo::hasDispatchID</a></div><div class="ttdeci">bool hasDispatchID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00607">SIMachineFunctionInfo.h:607</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_afba02cd5a5ccf353eda7b39d67a4ca66"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#afba02cd5a5ccf353eda7b39d67a4ca66">llvm::CallLowering::ArgInfo::Flags</a></div><div class="ttdeci">SmallVector&lt; ISD::ArgFlagsTy, 4 &gt; Flags</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00053">CallLowering.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a0566221f10834bfcea70965379745a20"><div class="ttname"><a href="classllvm_1_1Type.html#a0566221f10834bfcea70965379745a20">llvm::Type::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">Return the LLVMContext in which this type was uniqued. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00130">Type.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a2f52fec4aa17c3066db14a8d4717469d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">llvm::MachineIRBuilder::buildExtract</a></div><div class="ttdeci">MachineInstrBuilder buildExtract(const DstOp &amp;Res, const SrcOp &amp;Src, uint64_t Index)</div><div class="ttdoc">Build and insert `Res0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00502">MachineIRBuilder.cpp:502</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a318f4e4abc2a6cfc1776734e748d64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">llvm::SIMachineFunctionInfo::hasFlatScratchInit</a></div><div class="ttdeci">bool hasFlatScratchInit() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00611">SIMachineFunctionInfo.h:611</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00409">MachineIRBuilder.cpp:409</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00041">CallLowering.h:41</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html_ab0cfceeb37508e56f9c127e59766a668"><div class="ttname"><a href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const</div><div class="ttdoc">This method returns an LLVM type corresponding to the specified EVT. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00140">ValueTypes.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae7ce026be68ba86c321d11c65e8bb8e3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae7ce026be68ba86c321d11c65e8bb8e3">llvm::SIMachineFunctionInfo::addDispatchID</a></div><div class="ttdeci">unsigned addDispatchID(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00218">SIMachineFunctionInfo.cpp:218</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a925fa2d0d69a93aed3ece2a3497bd459"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">llvm::SIMachineFunctionInfo::setIfReturnsVoid</a></div><div class="ttdeci">void setIfReturnsVoid(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00819">SIMachineFunctionInfo.h:819</a></div></div>
<div class="ttc" id="namespacellvm_html_a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9"><div class="ttname"><a href="namespacellvm.html#a1e0be72398d8c2867f37f592ce3a8d6baebfb981a1711c56f265b55fc0bad1bf9">llvm::ZB_Undefined</a></div><div class="ttdoc">The returned value is undefined. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00046">MathExtras.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2897ab064cc53e41f2b6ae3d69902abc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">llvm::CCValAssign::getLocInfo</a></div><div class="ttdeci">LocInfo getLocInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00155">CallingConvLower.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector&amp;#39;s element type. Only valid for vector types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00167">LowLevelTypeImpl.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">llvm::AttributeList::ReturnIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00340">Attributes.h:340</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00246">Value.h:246</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_acfcd22eb38dbfe1acbf138754297437a"><div class="ttname"><a href="classllvm_1_1DataLayout.html#acfcd22eb38dbfe1acbf138754297437a">llvm::DataLayout::getTypeStoreSize</a></div><div class="ttdeci">TypeSize getTypeStoreSize(Type *Ty) const</div><div class="ttdoc">Returns the maximum number of bytes that may be overwritten by storing the specified type...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00454">DataLayout.h:454</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don&amp;#39;t insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00078">MachineIRBuilder.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a3ef0dde77e91309be534394dc420d4a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">llvm::SITargetLowering::allocateSpecialInputSGPRs</a></div><div class="ttdeci">void allocateSpecialInputSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01730">SIISelLowering.cpp:1730</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a9c0dbfc4e0b4b4d2f3e5539810562d04"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a9c0dbfc4e0b4b4d2f3e5539810562d04">llvm::SIMachineFunctionInfo::markPSInputAllocated</a></div><div class="ttdeci">void markPSInputAllocated(unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00807">SIMachineFunctionInfo.h:807</a></div></div>
<div class="ttc" id="namespacellvm_html_ad2b0df041c7737a9d0e6307fa3ee0dae"><div class="ttname"><a href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">llvm::ComputeValueVTs</a></div><div class="ttdeci">void ComputeValueVTs(const TargetLowering &amp;TLI, const DataLayout &amp;DL, Type *Ty, SmallVectorImpl&lt; EVT &gt; &amp;ValueVTs, SmallVectorImpl&lt; uint64_t &gt; *Offsets=nullptr, uint64_t StartingOffset=0)</div><div class="ttdoc">ComputeValueVTs - Given an LLVM IR type, compute a sequence of EVTs that represent all the individual...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00119">Analysis.cpp:119</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1PointerType_html"><div class="ttname"><a href="classllvm_1_1PointerType.html">llvm::PointerType</a></div><div class="ttdoc">Class to represent pointers. </div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00579">DerivedTypes.h:579</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_ae8eaa0b4eeac52a2b2282cb1bfd981ae"><div class="ttname"><a href="classllvm_1_1Type.html#ae8eaa0b4eeac52a2b2282cb1bfd981ae">llvm::Type::isVoidTy</a></div><div class="ttdeci">bool isVoidTy() const</div><div class="ttdoc">Return true if this is &amp;#39;void&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00141">Type.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af230e86e680197c6cb80905700ff06db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">llvm::SIMachineFunctionInfo::hasQueuePtr</a></div><div class="ttdeci">bool hasQueuePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00599">SIMachineFunctionInfo.h:599</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_add01b669c3b94782f5e3a2babaa12f50"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs</a></div><div class="ttdeci">void allocateSpecialEntryInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01623">SIISelLowering.cpp:1623</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a60609bd46d38414e2c9e2334f9740727"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">llvm::MachineIRBuilder::buildBuildVector</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVector(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00611">MachineIRBuilder.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a1509d958f5ec2cd7eb93e0ee89d1537f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">unsigned getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01759">SIRegisterInfo.cpp:1759</a></div></div>
<div class="ttc" id="classllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00050">TypeSize.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="SIISelLowering_8h_html"><div class="ttname"><a href="SIISelLowering_8h.html">SIISelLowering.h</a></div><div class="ttdoc">SI DAG Lowering interface definition. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af37d899859a9b29f9dcd66cb42b6b944"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af37d899859a9b29f9dcd66cb42b6b944">llvm::SIMachineFunctionInfo::addQueuePtr</a></div><div class="ttdeci">unsigned addQueuePtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00203">SIMachineFunctionInfo.cpp:203</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00028">AMDGPUISelLowering.h:28</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a76765747068b9fddb311dfa2c6e0e5c3"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a76765747068b9fddb311dfa2c6e0e5c3">llvm::CallLowering::setArgFlags</a></div><div class="ttdeci">void setArgFlags(ArgInfo &amp;Arg, unsigned OpIdx, const DataLayout &amp;DL, const FuncInfoTy &amp;FuncInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00078">CallLowering.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="R600ClauseMergePass_8cpp_html_aba99928790de45fa7aa12b47fbd828ff"><div class="ttname"><a href="R600ClauseMergePass_8cpp.html#aba99928790de45fa7aa12b47fbd828ff">Merge</a></div><div class="ttdeci">R600 Clause Merge</div><div class="ttdef"><b>Definition:</b> <a href="R600ClauseMergePass_8cpp_source.html#l00077">R600ClauseMergePass.cpp:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00273">MachineIRBuilder.cpp:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad57555369f2dd451dd46e10cb3e4f1e9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad57555369f2dd451dd46e10cb3e4f1e9">llvm::MachineIRBuilder::buildTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildTrunc(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_TRUNC Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00687">MachineIRBuilder.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html">llvm::CallLowering::ValueHandler</a></div><div class="ttdoc">Argument handling is mostly uniform between the four places that make these decisions: function forma...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00112">CallLowering.h:112</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a5a7c1732b3544454878808c4b5709b9a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a5a7c1732b3544454878808c4b5709b9a">llvm::SIMachineFunctionInfo::addDispatchPtr</a></div><div class="ttdeci">unsigned addDispatchPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00196">SIMachineFunctionInfo.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac6c3ecb76f1a2b56378ea30a8f895979"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">llvm::AMDGPUTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01033">AMDGPUISelLowering.cpp:1033</a></div></div>
<div class="ttc" id="namespacellvm_html_afd34773dd33963769279868ab39d5fdc"><div class="ttname"><a href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">llvm::getLLTForType</a></div><div class="ttdeci">LLT getLLTForType(Type &amp;Ty, const DataLayout &amp;DL)</div><div class="ttdoc">Construct a low-level type based on an LLVM type. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2LowLevelType_8cpp_source.html#l00020">LowLevelType.cpp:20</a></div></div>
<div class="ttc" id="classllvm_1_1CallLowering_html_a52466e210e434c35abe4e5cedd02e4a4"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a52466e210e434c35abe4e5cedd02e4a4">llvm::CallLowering::unpackRegs</a></div><div class="ttdeci">void unpackRegs(ArrayRef&lt; Register &gt; DstRegs, Register SrcReg, Type *PackedTy, MachineIRBuilder &amp;MIRBuilder) const</div><div class="ttdoc">Generate instructions for unpacking SrcReg into the DstRegs corresponding to the aggregate type Packe...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00155">CallLowering.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_af865c2eb29210cd8301b25be349dd6a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">llvm::SITargetLowering::allocateSystemSGPRs</a></div><div class="ttdeci">void allocateSystemSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01822">SIISelLowering.cpp:1822</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_ab7c2e47e51795ce2f60500846109d5a7"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00153">CallingConvLower.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUCallLowering_html_a0ce549ff624a20bf93ce62c884461dee"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a0ce549ff624a20bf93ce62c884461dee">llvm::AMDGPUCallLowering::lowerFormalArguments</a></div><div class="ttdeci">bool lowerFormalArguments(MachineIRBuilder &amp;B, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt;&gt; VRegs) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by VRegs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00565">AMDGPUCallLowering.cpp:565</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae7e15853fc188dffb357d47c6081c4c4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">llvm::MachineIRBuilder::buildLoad</a></div><div class="ttdeci">MachineInstrBuilder buildLoad(const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = G_LOAD Addr, MMO. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00360">MachineIRBuilder.cpp:360</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="namespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01163">STLExtras.h:1163</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ade9e296e9f2256964be14cb752754334"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr</a></div><div class="ttdeci">bool hasKernargSegmentPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00603">SIMachineFunctionInfo.h:603</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="AMDGPUISelLowering_8h_html"><div class="ttname"><a href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a></div><div class="ttdoc">Interface definition of the TargetLowering class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ad3f7e09d16f088af156f661b88e88da3"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">llvm::AMDGPUSubtarget::getExplicitKernelArgOffset</a></div><div class="ttdeci">unsigned getExplicitKernelArgOffset(const Function &amp;F) const</div><div class="ttdoc">Returns the offset in bytes from the start of the input buffer of the first explicit kernel argument...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00210">AMDGPUSubtarget.h:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a705974ed9705792da912bb6aa9b6886e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a705974ed9705792da912bb6aa9b6886e">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">unsigned getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00699">SIMachineFunctionInfo.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUCallLowering_html_a446865c406779dbce9167e87414204b4"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel</a></div><div class="ttdeci">bool lowerFormalArgumentsKernel(MachineIRBuilder &amp;B, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt;&gt; VRegs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00436">AMDGPUCallLowering.cpp:436</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00541">AMDGPUBaseInfo.h:541</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1codeview_html_ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea"><div class="ttname"><a href="namespacellvm_1_1codeview.html#ad37302702bbcf0028581d2655698c27aa5fb63579fc981698f97d55bfecb213ea">llvm::codeview::FrameCookieKind::Copy</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00885">AMDGPUBaseInfo.cpp:885</a></div></div>
<div class="ttc" id="CodeGen_2Analysis_8h_html"><div class="ttname"><a href="CodeGen_2Analysis_8h.html">Analysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_af3b308e1bfe401f83513bb51e24a1911"><div class="ttname"><a href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">llvm::LLT::isPointer</a></div><div class="ttdeci">bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00093">LowLevelTypeImpl.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac45b85f3b3715ea58993cf98813f45b2"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac45b85f3b3715ea58993cf98813f45b2">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer</a></div><div class="ttdeci">unsigned addPrivateSegmentBuffer(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00187">SIMachineFunctionInfo.cpp:187</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_acfebd0a72a2a324b7c77da8a7445e9ec"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#acfebd0a72a2a324b7c77da8a7445e9ec">llvm::SIMachineFunctionInfo::addFlatScratchInit</a></div><div class="ttdeci">unsigned addFlatScratchInit(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00225">SIMachineFunctionInfo.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_ac50d36f342b4fd1dad4441e59b29051a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">llvm::AMDGPUTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01038">AMDGPUISelLowering.cpp:1038</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aef26bf57fbe5a95ea06e5e301f33484e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">llvm::SIMachineFunctionInfo::getPSInputEnable</a></div><div class="ttdeci">unsigned getPSInputEnable() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00799">SIMachineFunctionInfo.h:799</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00984">MachineOperand.cpp:984</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00118">MipsISelLowering.h:118</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUCallLowering_html_aa46892af9133c3769d639a43565e5f95"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#aa46892af9133c3769d639a43565e5f95">llvm::AMDGPUCallLowering::lowerReturn</a></div><div class="ttdeci">bool lowerReturn(MachineIRBuilder &amp;B, const Value *Val, ArrayRef&lt; Register &gt; VRegs) const override</div><div class="ttdoc">This hook behaves as the extended lowerReturn function, but for targets that do not support swifterro...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00291">AMDGPUCallLowering.cpp:291</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html">llvm::CallLowering::ArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00046">CallLowering.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a0b7abf908b6ce436de4d1012f2df7c0c"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a0b7abf908b6ce436de4d1012f2df7c0c">llvm::ArrayRef::drop_front</a></div><div class="ttdeci">ArrayRef&lt; T &gt; drop_front(size_t N=1) const</div><div class="ttdoc">Drop the first N elements of the array. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00197">ArrayRef.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33f1a3699cda99bd2c1d11a8138116bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">llvm::MachineIRBuilder::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Set the insertion point to the end of MBB. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00036">MachineIRBuilder.cpp:36</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a9ff4217411d6a24d497a1a0d504a86c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">llvm::SITargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00795">SIISelLowering.cpp:795</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8cpp_html_abd5b65cb5f338136e248c77c87a59c62"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#abd5b65cb5f338136e248c77c87a59c62">packSplitRegsToOrigType</a></div><div class="ttdeci">static void packSplitRegsToOrigType(MachineIRBuilder &amp;B, ArrayRef&lt; Register &gt; OrigRegs, ArrayRef&lt; Register &gt; Regs, LLT LLTy, LLT PartLLT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00489">AMDGPUCallLowering.cpp:489</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8cpp_html_a91b5a28388c33be9db92673677644819"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a91b5a28388c33be9db92673677644819">unpackRegsToOrigType</a></div><div class="ttdeci">static void unpackRegsToOrigType(MachineIRBuilder &amp;B, ArrayRef&lt; Register &gt; DstRegs, Register SrcReg, LLT SrcTy, LLT PartTy)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00218">AMDGPUCallLowering.cpp:218</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00083">MachineIRBuilder.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="AMDGPUCallLowering_8cpp_html_aa1824f1e3cf4176f42f94fecbb327404"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#aa1824f1e3cf4176f42f94fecbb327404">getMultipleType</a></div><div class="ttdeci">static LLT getMultipleType(LLT OrigTy, int Factor)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00208">AMDGPUCallLowering.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7f0631599c37535974448b6bf180dad1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">llvm::MachineIRBuilder::buildMerge</a></div><div class="ttdeci">MachineInstrBuilder buildMerge(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_MERGE_VALUES Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00572">MachineIRBuilder.cpp:572</a></div></div>
<div class="ttc" id="structllvm_1_1CallLowering_1_1ArgInfo_html_a15bd554291a003ec01a0f9e3cbfab8e5"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html#a15bd554291a003ec01a0f9e3cbfab8e5">llvm::CallLowering::ArgInfo::Regs</a></div><div class="ttdeci">SmallVector&lt; Register, 4 &gt; Regs</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00047">CallLowering.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00568">MachineIRBuilder.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a04e4c3b330e658709aeaae4b96e6980e"><div class="ttname"><a href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">llvm::LLT::vector</a></div><div class="ttdeci">static LLT vector(uint16_t NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level vector of some number of elements and element width. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00057">LowLevelTypeImpl.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a46cfa445be514255440f986c4b7b496f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a46cfa445be514255440f986c4b7b496f">llvm::MachineIRBuilder::buildConcatVectors</a></div><div class="ttdeci">MachineInstrBuilder buildConcatVectors(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_CONCAT_VECTORS Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00637">MachineIRBuilder.cpp:637</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00354">CallingConvLower.h:354</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">llvm::AttributeList::FirstArgIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00342">Attributes.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUCallLowering_html_a9dcbe3b8e2d07be27bfdd1cd6b7b8edd"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">llvm::AMDGPUCallLowering::AMDGPUCallLowering</a></div><div class="ttdeci">AMDGPUCallLowering(const AMDGPUTargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00149">AMDGPUCallLowering.cpp:149</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="LowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a70091a1882ba04a886fe9682150cef57"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70091a1882ba04a886fe9682150cef57">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">Register getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00421">AMDGPUSubtarget.h:421</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
