"Address","Occurrences","Meta Keywords 1","Meta Keywords 1 Length","Indexability","Indexability Status"
"https://www.vlsiphysicaldesign.top/","1","VLSI, Physical Design, Logic Synthesis, Floorplanning, Placement, CTS, CMOS, ASIC, EDA, Semiconductor","101","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_logic_synthesis","1","advanced logic synthesis, physical implementation, CCD optimization, multibit banking, SAIF, VLSI physical design","113","Indexable",""
"https://www.vlsiphysicaldesign.top/io_design","1","IO design, pad ring, ESD, package, VLSI","39","Indexable",""
"https://www.vlsiphysicaldesign.top/eco","1","ECO, engineering change order, VLSI, metal-only ECO","51","Indexable",""
"https://www.vlsiphysicaldesign.top/ccs_modeling","1","CCS Modeling, VLSI, STA, Static Timing Analysis, Liberty, NLDM, CCSN, Composite Current Source, Signal Integrity","112","Indexable",""
"https://www.vlsiphysicaldesign.top/placement","1","VLSI, Placement, Physical Design, Global Placement, Legalization, Detailed Placement, PPA, Congestion, Timing Closure","117","Indexable",""
"https://www.vlsiphysicaldesign.top/power_analysis","1","power analysis, dynamic power, leakage, VLSI","44","Indexable",""
"https://www.vlsiphysicaldesign.top/routing","1","VLSI, Routing, Physical Design, Global Routing, Detailed Routing, Congestion, Signal Integrity, Maze Routing","108","Indexable",""
"https://www.vlsiphysicaldesign.top/sta","1","STA, static timing analysis, slack, setup, hold, VLSI","53","Indexable",""
"https://www.vlsiphysicaldesign.top/logic_synthesis","1","Logic Synthesis, VLSI, RTL, Gate-level netlist, Synthesis, EDA, Synopsys, Cadence, PPA","86","Indexable",""
"https://www.vlsiphysicaldesign.top/ir_analysis","1","IR drop, power integrity, PDN, VLSI","35","Indexable",""
"https://www.vlsiphysicaldesign.top/powerplan","1","VLSI, Power Planning, Power Integrity, PDN, IR Drop, Electromigration, UPF, Low Power Design, Power Gating","106","Indexable",""
"https://www.vlsiphysicaldesign.top/delay_models","1","delay models, NLDM, CCS, STA, slew, load, VLSI","46","Indexable",""
"https://www.vlsiphysicaldesign.top/who-am-i","1","VLSI, Physical Design, Samson Hruday Chinta, About Me","53","Indexable",""
"https://www.vlsiphysicaldesign.top/cmos_fundamentals","1","CMOS, VLSI, MOSFET, Semiconductor Physics, PN Junction, Threshold Voltage, Body Effect, nMOS, pMOS, VLSI Design","111","Indexable",""
"https://www.vlsiphysicaldesign.top/blog","1","VLSI Blog, Physical Design Blog, ASIC, Semiconductor, EDA","57","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_inputs","1","VLSI, Physical Design, PD Inputs, LEF, LIB, SDC, DEF, Technology File, Standard Cells","85","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_issues","1","physical design issues, DRC, congestion, timing, IR drop","56","Indexable",""
"https://www.vlsiphysicaldesign.top/congestion_analysis","1","congestion analysis, routing, VLSI, congestion hotspots","55","Indexable",""
"https://www.vlsiphysicaldesign.top/work_sited","1","VLSI, Physical Design, References, Sources, Works Cited","55","Indexable",""
"https://www.vlsiphysicaldesign.top/sta_numericals","1","STA numericals, slack calculation, setup, hold, timing","54","Indexable",""
"https://www.vlsiphysicaldesign.top/floorplan","1","VLSI, Floorplanning, Physical Design, Macro Placement, PPA, Die Size, Core Utilization, Power Planning","102","Indexable",""
"https://www.vlsiphysicaldesign.top/std_cell_types","1","standard cells, VLSI, physical design, multi-Vt, drive strength, library","72","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_cells","1","tap cells, endcap, filler, tie cells, decap, physical design","60","Indexable",""
"https://www.vlsiphysicaldesign.top/pd_verification","1","physical design verification, DRC, LVS, signoff, EM, IR","55","Indexable",""
"https://www.vlsiphysicaldesign.top/cts","1","CTS, Clock Tree Synthesis, VLSI, Clock Skew, Clock Latency, OCV, Clock Mesh, Low Power","86","Indexable",""
"https://www.vlsiphysicaldesign.top/about","1","VLSI, Physical Design, About, Contact, Educational","50","Indexable",""
"https://www.vlsiphysicaldesign.top/projects","1","VLSI Projects, Physical Design Projects, ASIC, Case Studies","59","Indexable",""
"https://www.vlsiphysicaldesign.top/advanced_synthesis","1","Advanced Synthesis, Physical Synthesis, DFT, Power Optimization, Timing Closure, WNS, TNS, Boundary Optimization","112","Indexable",""
