#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jan 26 20:51:02 2025
# Process ID: 19036
# Current directory: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1
# Command line: vivado.exe -log led_btn_top_level_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_btn_top_level_0_0.tcl
# Log file: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/led_btn_top_level_0_0.vds
# Journal file: D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1\vivado.jou
# Running On: PC-Alexis, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 6, Host memory: 17094 MB
#-----------------------------------------------------------
source led_btn_top_level_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 446.672 ; gain = 164.285
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/fsm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexi/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/detec_impu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/projet_led_spi/vhdl/spi'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado/projet_led_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: led_btn_top_level_0_0
Command: synth_design -top led_btn_top_level_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10356
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.105 ; gain = 409.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_btn_top_level_0_0' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/synth/led_btn_top_level_0_0.vhd:69]
INFO: [Synth 8-3491] module 'top_level' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:5' bound to instance 'U0' of component 'top_level' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/synth/led_btn_top_level_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'top_level' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:18]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/clk_50.vhd:5' bound to instance 'clock_div_inst' of component 'clock_divider' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:79]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/clk_50.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/clk_50.vhd:13]
INFO: [Synth 8-3491] module 'fsm_esc' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:10' bound to instance 'fsm_inst' of component 'fsm_esc' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:94]
INFO: [Synth 8-638] synthesizing module 'fsm_esc' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:23]
INFO: [Synth 8-226] default block is never used [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:41]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:39]
WARNING: [Synth 8-614] signal 'button' is read in the process but is not in the sensitivity list [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:39]
WARNING: [Synth 8-614] signal 'init_done' is read in the process but is not in the sensitivity list [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:39]
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:39]
INFO: [Synth 8-226] default block is never used [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'fsm_esc' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/fsm.vhd:23]
INFO: [Synth 8-3491] module 'pwm_intermediate' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/intermediaire.vhd:5' bound to instance 'pwm_intermediate_inst' of component 'pwm_intermediate' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'pwm_intermediate' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/intermediaire.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'pwm_intermediate' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/intermediaire.vhd:18]
INFO: [Synth 8-3491] module 'pwm_generator' declared at 'd:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/PWM.vhd:5' bound to instance 'pwm_gen_inst' of component 'pwm_generator' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:119]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/PWM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/PWM.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ipshared/895c/src/top_level.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'led_btn_top_level_0_0' (0#1) [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/synth/led_btn_top_level_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.477 ; gain = 510.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.477 ; gain = 510.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1416.477 ; gain = 510.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1416.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_processing_system7_0_0'. The XDC file d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_rst_ps7_0_100M_0'. The XDC file d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'design_1_rst_ps7_0_100M_0'. The XDC file d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc will not be read for any cell of this module.
Parsing XDC File [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'add]'. [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'remove'. [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado/projet_led_spi/led_start/led_start.gen/sources_1/bd/led_btn/ip/led_btn_top_level_0_0/src/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_btn_top_level_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_btn_top_level_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_btn_top_level_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_btn_top_level_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1517.309 ; gain = 0.086
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/dont_touch.xdc, line 24).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_esc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 waiting |                               00 |                               00
                      up |                               01 |                               10
                  stable |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'fsm_esc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pwm_gen_inst/pwm_high_time2, operation Mode is: (A:0x186a0)*B.
DSP Report: operator pwm_gen_inst/pwm_high_time2 is absorbed into DSP pwm_gen_inst/pwm_high_time2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm_generator | (A:0x186a0)*B | 10     | 17     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm_generator | A*B         | 10     | 17     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    59|
|2     |DSP48E1 |     1|
|3     |LUT1    |     7|
|4     |LUT2    |    71|
|5     |LUT3    |    90|
|6     |LUT4    |   106|
|7     |LUT5    |    64|
|8     |LUT6    |    87|
|9     |FDCE    |    88|
|10    |FDPE    |    12|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1517.309 ; gain = 510.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1517.309 ; gain = 611.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1517.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cf8dbb1c
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1517.309 ; gain = 1019.465
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/led_btn_top_level_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/projet_led_spi/led_start/led_start.runs/led_btn_top_level_0_0_synth_1/led_btn_top_level_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_btn_top_level_0_0_utilization_synth.rpt -pb led_btn_top_level_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 20:51:57 2025...
