do run.do

# QuestaSim-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 13:53:02 on Mar 24,2022
# vcom -reportprogress 300 -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 13:53:02 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 13:53:02 on Mar 24,2022
# vlog -reportprogress 300 -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module tester
# -- Compiling module coverage
# -- Compiling module scoreboard
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:53:02 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 13:53:02 on Mar 24,2022
# vopt -reportprogress 300 top -o top_optimized "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Loading module tester
# -- Loading module coverage
# -- Loading module scoreboard
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# Optimizing 10 design-units (inlining 0/8 module instances, 0/3 architecture instances):
# -- Optimizing module coverage(fast)
# -- Optimizing module tester(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing module scoreboard(fast)
# -- Optimizing module top(fast)
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# -- Optimizing architecture rtl of tinyalu
# Optimized design name is top_optimized
# End time: 13:53:03 on Mar 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage 
# Start time: 13:50:13 on Mar 24,2022
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.tinyalu_pkg(fast)
# Loading work.tinyalu_bfm(fast)
# Loading work.tester(fast)
# Loading work.coverage(fast)
# Loading work.scoreboard(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# 1
# ** Note: $stop    : tester.sv(58)
#    Time: 39940 ns  Iteration: 1  Instance: /top/tester_i
# Break in Module tester at tester.sv line 58
# coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** Warning: (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# QuestaSim-64 vcover 10.7b Coverage Utility 2018.06 Jun  8 2018
# Start time: 13:53:05 on Mar 24,2022
# vcover report tinyalu.ucdb 
# Coverage Report Summary Data by file
# 
# =================================================================================
# === File: tinyalu_dut/single_cycle_add_and_xor.vhd
# =================================================================================
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                            8         8         0    100.00
#     Branches                        13        13         0    100.00
#     FEC Condition Terms              2         2         0    100.00
# 
# =================================================================================
# === File: tinyalu_dut/three_cycle_mult.vhd
# =================================================================================
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           19        19         0    100.00
#     Branches                         2         2         0    100.00
#     FEC Expression Terms             8         7         1     87.50
# 
# =================================================================================
# === File: tinyalu_dut/tinyalu.vhd
# =================================================================================
#     Enabled Coverage            Active      Hits    Misses % Covered
#     ----------------            ------      ----    ------ ---------
#     Stmts                           15        15         0    100.00
#     Branches                         9         9         0    100.00
# 
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By File (code coverage only, filtered view): 96.87%
# 
# End time: 13:53:05 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcover 10.7b Coverage Utility 2018.06 Jun  8 2018
# Start time: 13:53:05 on Mar 24,2022
# vcover report tinyalu.ucdb -cvg -details 
# COVERGROUP COVERAGE:
# -----------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal    Status               
#                                                                                               
# -----------------------------------------------------------------------------------------------
#  TYPE /top/coverage_i/op_cov                          100.00%        100    Covered              
#     covered/total bins:                                    27         27                      
#     missing/total bins:                                     0         27                      
#     % Hit:                                            100.00%        100                      
#     Coverpoint op_cov::op_set                         100.00%        100    Covered              
#         covered/total bins:                                27         27                      
#         missing/total bins:                                 0         27                      
#         % Hit:                                        100.00%        100                      
#  Covergroup instance \/top/coverage_i/oc              100.00%        100    Covered              
#     covered/total bins:                                    27         27                      
#     missing/total bins:                                     0         27                      
#     % Hit:                                            100.00%        100                      
#     Coverpoint op_set                                 100.00%        100    Covered              
#         covered/total bins:                                27         27                      
#         missing/total bins:                                 0         27                      
#         % Hit:                                        100.00%        100                      
#         bin single_cycle[no_op]                           380          1    Covered              
#         bin single_cycle[add_op]                          202          1    Covered              
#         bin single_cycle[and_op]                          171          1    Covered              
#         bin single_cycle[xor_op]                          192          1    Covered              
#         bin single_cycle[rst_op]                          504          1    Covered              
#         bin multi_cycle                                   547          1    Covered              
#         bin opn_rst[mul_op=>rst_op]                        27          1    Covered              
#         bin opn_rst[xor_op=>rst_op]                        32          1    Covered              
#         bin opn_rst[and_op=>rst_op]                        31          1    Covered              
#         bin opn_rst[add_op=>rst_op]                        28          1    Covered              
#         bin rst_opn[rst_op=>mul_op]                        33          1    Covered              
#         bin rst_opn[rst_op=>xor_op]                        37          1    Covered              
#         bin rst_opn[rst_op=>and_op]                        25          1    Covered              
#         bin rst_opn[rst_op=>add_op]                        30          1    Covered              
#         bin sngl_mul[xor_op=>mul_op]                       18          1    Covered              
#         bin sngl_mul[and_op=>mul_op]                       13          1    Covered              
#         bin sngl_mul[add_op=>mul_op]                       13          1    Covered              
#         bin sngl_mul[no_op=>mul_op]                        31          1    Covered              
#         bin mul_sngl[mul_op=>xor_op]                       19          1    Covered              
#         bin mul_sngl[mul_op=>and_op]                       11          1    Covered              
#         bin mul_sngl[mul_op=>add_op]                       16          1    Covered              
#         bin mul_sngl[mul_op=>no_op]                        34          1    Covered              
#         bin twoops[mul_op[*2]]                            439          1    Covered              
#         bin twoops[xor_op[*2]]                             74          1    Covered              
#         bin twoops[and_op[*2]]                             66          1    Covered              
#         bin twoops[add_op[*2]]                             93          1    Covered              
#         bin manymult                                      331          1    Covered              
#  TYPE /top/coverage_i/zeros_or_ones_on_ops            100.00%        100    Covered              
#     covered/total bins:                                    19         19                      
#     missing/total bins:                                     0         19                      
#     % Hit:                                            100.00%        100                      
#     Coverpoint zeros_or_ones_on_ops::all_ops          100.00%        100    Covered              
#         covered/total bins:                                 4          4                      
#         missing/total bins:                                 0          4                      
#         % Hit:                                        100.00%        100                      
#     Coverpoint zeros_or_ones_on_ops::a_leg            100.00%        100    Covered              
#         covered/total bins:                                 3          3                      
#         missing/total bins:                                 0          3                      
#         % Hit:                                        100.00%        100                      
#     Coverpoint zeros_or_ones_on_ops::b_leg            100.00%        100    Covered              
#         covered/total bins:                                 3          3                      
#         missing/total bins:                                 0          3                      
#         % Hit:                                        100.00%        100                      
#     Cross zeros_or_ones_on_ops::op_00_FF              100.00%        100    Covered              
#         covered/total bins:                                 9          9                      
#         missing/total bins:                                 0          9                      
#         % Hit:                                        100.00%        100                      
#  Covergroup instance \/top/coverage_i/c_00_FF         100.00%        100    Covered              
#     covered/total bins:                                    19         19                      
#     missing/total bins:                                     0         19                      
#     % Hit:                                            100.00%        100                      
#     Coverpoint all_ops                                100.00%        100    Covered              
#         covered/total bins:                                 4          4                      
#         missing/total bins:                                 0          4                      
#         % Hit:                                        100.00%        100                      
#         ignore_bin null_ops                               884               Occurred             
#         bin auto[add_op]                                  202          1    Covered              
#         bin auto[and_op]                                  171          1    Covered              
#         bin auto[xor_op]                                  192          1    Covered              
#         bin auto[mul_op]                                  547          1    Covered              
#     Coverpoint a_leg                                  100.00%        100    Covered              
#         covered/total bins:                                 3          3                      
#         missing/total bins:                                 0          3                      
#         % Hit:                                        100.00%        100                      
#         bin zeros                                         554          1    Covered              
#         bin others                                        958          1    Covered              
#         bin ones                                          484          1    Covered              
#     Coverpoint b_leg                                  100.00%        100    Covered              
#         covered/total bins:                                 3          3                      
#         missing/total bins:                                 0          3                      
#         % Hit:                                        100.00%        100                      
#         bin zeros                                         511          1    Covered              
#         bin others                                       1036          1    Covered              
#         bin ones                                          449          1    Covered              
#     Cross op_00_FF                                    100.00%        100    Covered              
#         covered/total bins:                                 9          9                      
#         missing/total bins:                                 0          9                      
#         % Hit:                                        100.00%        100                      
#         ignore_bin others_only                            238               Occurred             
#         bin add_00                                         86          1    Covered              
#         bin add_FF                                         95          1    Covered              
#         bin and_00                                         81          1    Covered              
#         bin and_FF                                         68          1    Covered              
#         bin xor_00                                         90          1    Covered              
#         bin xor_FF                                         90          1    Covered              
#         bin mul_00                                        284          1    Covered              
#         bin mul_FF                                        214          1    Covered              
#         bin mul_max                                        30          1    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# End time: 13:53:05 on Mar 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
