{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589297229233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589297229249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:57:08 2020 " "Processing started: Tue May 12 20:57:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589297229249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297229249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297229249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589297231046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589297231046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/vga.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe_to_vga.v 4 4 " "Found 4 design units, including 4 entities, in source file tictactoe_to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 TicTacToe_to_VGA " "Found entity 1: TicTacToe_to_VGA" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266818 ""} { "Info" "ISGN_ENTITY_NAME" "2 rasterizer " "Found entity 2: rasterizer" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266818 ""} { "Info" "ISGN_ENTITY_NAME" "3 tictactoe_shader " "Found entity 3: tictactoe_shader" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266818 ""} { "Info" "ISGN_ENTITY_NAME" "4 framebuffer " "Found entity 4: framebuffer" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tictactoe.v 7 7 " "Found 7 design units, including 7 entities, in source file tictactoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 RArb " "Found entity 1: RArb" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "2 TicTacToe " "Found entity 2: TicTacToe" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "3 TwoInArray " "Found entity 3: TwoInArray" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "4 TwoInRow " "Found entity 4: TwoInRow" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "5 Empty " "Found entity 5: Empty" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "6 Select3 " "Found entity 6: Select3" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""} { "Info" "ISGN_ENTITY_NAME" "7 TestTic " "Found entity 7: TestTic" {  } { { "tictactoe.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rarb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rarb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_RArb_tb " "Found entity 1: lab3_RArb_tb" {  } { { "RArb_tb.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/RArb_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameState " "Found entity 1: GameState" {  } { { "game_state.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/game_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.v 4 4 " "Found 4 design units, including 4 entities, in source file ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 vDFF " "Found entity 1: vDFF" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266928 ""} { "Info" "ISGN_ENTITY_NAME" "2 vDFFE " "Found entity 2: vDFFE" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266928 ""} { "Info" "ISGN_ENTITY_NAME" "3 ROM " "Found entity 3: ROM" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266928 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM " "Found entity 4: RAM" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectwin.v 1 1 " "Found 1 design units, including 1 entities, in source file detectwin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DetectWinner " "Found entity 1: DetectWinner" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/detectwin.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297266943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297266943 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLOCK tictactoe_to_vga.v(298) " "Verilog HDL Implicit Net warning at tictactoe_to_vga.v(298): created implicit net for \"VGA_CLOCK\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297266959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589297267658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TicTacToe TicTacToe:GameLogic " "Elaborating entity \"TicTacToe\" for hierarchy \"TicTacToe:GameLogic\"" {  } { { "lab3_top.v" "GameLogic" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInArray TicTacToe:GameLogic\|TwoInArray:winx " "Elaborating entity \"TwoInArray\" for hierarchy \"TicTacToe:GameLogic\|TwoInArray:winx\"" {  } { { "tictactoe.v" "winx" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoInRow TicTacToe:GameLogic\|TwoInArray:winx\|TwoInRow:topr " "Elaborating entity \"TwoInRow\" for hierarchy \"TicTacToe:GameLogic\|TwoInArray:winx\|TwoInRow:topr\"" {  } { { "tictactoe.v" "topr" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Empty TicTacToe:GameLogic\|Empty:emptyx " "Elaborating entity \"Empty\" for hierarchy \"TicTacToe:GameLogic\|Empty:emptyx\"" {  } { { "tictactoe.v" "emptyx" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RArb TicTacToe:GameLogic\|Empty:emptyx\|RArb:ra " "Elaborating entity \"RArb\" for hierarchy \"TicTacToe:GameLogic\|Empty:emptyx\|RArb:ra\"" {  } { { "tictactoe.v" "ra" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select3 TicTacToe:GameLogic\|Select3:comb " "Elaborating entity \"Select3\" for hierarchy \"TicTacToe:GameLogic\|Select3:comb\"" {  } { { "tictactoe.v" "comb" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RArb TicTacToe:GameLogic\|Select3:comb\|RArb:ra " "Elaborating entity \"RArb\" for hierarchy \"TicTacToe:GameLogic\|Select3:comb\|RArb:ra\"" {  } { { "tictactoe.v" "ra" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameState GameState:State " "Elaborating entity \"GameState\" for hierarchy \"GameState:State\"" {  } { { "lab3_top.v" "State" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF GameState:State\|vDFF:xmov " "Elaborating entity \"vDFF\" for hierarchy \"GameState:State\|vDFF:xmov\"" {  } { { "game_state.v" "xmov" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/game_state.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297268907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectWinner DetectWinner:Wins " "Elaborating entity \"DetectWinner\" for hierarchy \"DetectWinner:Wins\"" {  } { { "lab3_top.v" "Wins" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269045 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "win_line detectwin.v(16) " "Output port \"win_line\" at detectwin.v(16) has no driver" {  } { { "detectwin.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/detectwin.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589297269049 "|lab3_top|DetectWinner:Wins"}
{ "Warning" "WSGN_EMPTY_SHELL" "DetectWinner " "Entity \"DetectWinner\" contains only dangling pins" {  } { { "lab3_top.v" "Wins" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 46 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1589297269049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TicTacToe_to_VGA TicTacToe_to_VGA:GFX " "Elaborating entity \"TicTacToe_to_VGA\" for hierarchy \"TicTacToe_to_VGA:GFX\"" {  } { { "lab3_top.v" "GFX" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer TicTacToe_to_VGA:GFX\|rasterizer:RASTER " "Elaborating entity \"rasterizer\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\"" {  } { { "tictactoe_to_vga.v" "RASTER" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFF:CTRL\"" {  } { { "tictactoe_to_vga.v" "CTRL" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFFE:X_REG " "Elaborating entity \"vDFFE\" for hierarchy \"TicTacToe_to_VGA:GFX\|rasterizer:RASTER\|vDFFE:X_REG\"" {  } { { "tictactoe_to_vga.v" "X_REG" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tictactoe_shader TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER " "Elaborating entity \"tictactoe_shader\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\"" {  } { { "tictactoe_to_vga.v" "SHADER" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tictactoe_to_vga.v(166) " "Verilog HDL assignment warning at tictactoe_to_vga.v(166): truncated value with size 32 to match size of target (10)" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589297269649 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tictactoe_to_vga.v(169) " "Verilog HDL assignment warning at tictactoe_to_vga.v(169): truncated value with size 32 to match size of target (10)" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589297269649 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP " "Elaborating entity \"ROM\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\"" {  } { { "tictactoe_to_vga.v" "XBMP" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297269773 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "640 0 1023 ff.v(74) " "Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1589297269954 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ff.v(71) " "Net \"rom.data_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270050 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ff.v(71) " "Net \"rom.waddr_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270050 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ff.v(71) " "Net \"rom.we_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270050 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:XBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP " "Elaborating entity \"ROM\" for hierarchy \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\"" {  } { { "tictactoe_to_vga.v" "OBMP" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297270203 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "640 0 1023 ff.v(74) " "Verilog HDL warning at ff.v(74): number of words (640) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1589297270253 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ff.v(71) " "Net \"rom.data_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270332 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ff.v(71) " "Net \"rom.waddr_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270332 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ff.v(71) " "Net \"rom.we_a\" at ff.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ff.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/ff.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589297270332 "|lab3_top|TicTacToe_to_VGA:GFX|tictactoe_shader:SHADER|ROM:OBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer TicTacToe_to_VGA:GFX\|framebuffer:FB " "Elaborating entity \"framebuffer\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\"" {  } { { "tictactoe_to_vga.v" "FB" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297270394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\"" {  } { { "tictactoe_to_vga.v" "altera_pll_i" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297270894 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589297270988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297271207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297271316 ""}  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 293 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589297271316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF TicTacToe_to_VGA:GFX\|framebuffer:FB\|vDFF:counter " "Elaborating entity \"vDFF\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|vDFF:counter\"" {  } { { "tictactoe_to_vga.v" "counter" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297271332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\"" {  } { { "tictactoe_to_vga.v" "Data_FIFO" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297274403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\"" {  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297274450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297274450 ""}  } { { "tictactoe_to_vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 318 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589297274450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_b3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_b3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_b3q1 " "Found entity 1: dcfifo_b3q1" {  } { { "db/dcfifo_b3q1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297274887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297274887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_b3q1 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated " "Elaborating entity \"dcfifo_b3q1\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/cpen211/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297274903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297275111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297275111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_b3q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297275115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297275459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297275459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_b3q1.tdf" "rdptr_g1p" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297275459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297275647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297275647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_b3q1.tdf" "wrptr_g1p" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297275663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7b81 " "Found entity 1: altsyncram_7b81" {  } { { "db/altsyncram_7b81.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/altsyncram_7b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297275959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297275959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7b81 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|altsyncram_7b81:fifo_ram " "Elaborating entity \"altsyncram_7b81\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|altsyncram_7b81:fifo_ram\"" {  } { { "db/dcfifo_b3q1.tdf" "fifo_ram" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297275975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297276180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297276180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_b3q1.tdf" "rs_dgwp" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297276196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297276555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297276555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297276578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297276728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297276728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_b3q1.tdf" "ws_brp" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297276728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297276972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297276972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_b3q1.tdf" "ws_dgrp" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297276980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297277219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297277219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297277235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297277529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297277529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_b3q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297277537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297277914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297277914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|dcfifo:Data_FIFO\|dcfifo_b3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_b3q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/dcfifo_b3q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297277919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_up_avalon_video_vga_timing:VGA " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_up_avalon_video_vga_timing:VGA\"" {  } { { "tictactoe_to_vga.v" "VGA" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/tictactoe_to_vga.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297278029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(204) " "Verilog HDL assignment warning at vga.v(204): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/vga.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589297278029 "|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(205) " "Verilog HDL assignment warning at vga.v(205): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/vga.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589297278029 "|lab3_top|TicTacToe_to_VGA:GFX|framebuffer:FB|altera_up_avalon_video_vga_timing:VGA"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Parameter INIT_FILE set to db/lab3_top.ram0_ROM_d8c22375.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Parameter INIT_FILE set to db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589297281645 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589297281645 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589297281645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297282332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:OBMP\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab3_top.ram0_ROM_d8c22375.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297282332 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589297282332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_src1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_src1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_src1 " "Found entity 1: altsyncram_src1" {  } { { "db/altsyncram_src1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/altsyncram_src1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297282504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297282504 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_d8c22375.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/cpen211/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589297282567 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_d8c22375.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_d8c22375.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/cpen211/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589297282582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297283004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"TicTacToe_to_VGA:GFX\|tictactoe_shader:SHADER\|ROM:XBMP\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589297283004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589297283004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuc1 " "Found entity 1: altsyncram_tuc1" {  } { { "db/altsyncram_tuc1.tdf" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/altsyncram_tuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589297283192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297283192 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/cpen211/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589297283239 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/herei/Desktop/CPEN211/programs/lab3/db/lab3_top.ram0_ROM_9bf1e8c1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/cpen211/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1589297283239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589297285536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589297286770 "|lab3_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589297286770 "|lab3_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589297286770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589297288317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589297291036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589297292993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589297292993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589297295603 "|lab3_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589297295603 "|lab3_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589297295603 "|lab3_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab3_top.v" "" { Text "C:/Users/herei/Desktop/CPEN211/programs/lab3/lab3_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589297295603 "|lab3_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589297295603 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "703 " "Implemented 703 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589297295618 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589297295618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "591 " "Implemented 591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589297295618 ""} { "Info" "ICUT_CUT_TM_RAMS" "57 " "Implemented 57 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589297295618 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589297295618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589297295618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589297295822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 20:58:15 2020 " "Processing ended: Tue May 12 20:58:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589297295822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589297295822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589297295822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589297295822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589297303025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589297303040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 20:58:19 2020 " "Processing started: Tue May 12 20:58:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589297303040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589297303040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589297303040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589297306957 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1589297306973 ""}
{ "Info" "0" "" "Revision = lab3_top" {  } {  } 0 0 "Revision = lab3_top" 0 0 "Fitter" 0 0 1589297306973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589297307567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589297307567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3_top 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab3_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589297307614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589297307739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589297307739 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1589297308192 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589297309801 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589297310333 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589297313879 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589297313973 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1589297314754 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1589297352613 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1589297353801 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1589297353801 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 121 global CLKCTRL_G7 " "TicTacToe_to_VGA:GFX\|framebuffer:FB\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 121 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1589297354051 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1589297354051 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 217 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 217 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1589297354051 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1589297354051 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297354082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_b3q1 " "Entity dcfifo_b3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589297359848 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589297359848 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589297359848 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589297359848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3_top.sdc " "Synopsys Design Constraints File file not found: 'lab3_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589297359926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589297359926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589297359957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1589297359973 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297359973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297359973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297359973 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1589297359973 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589297359988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589297359988 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589297359988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589297361035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589297361035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589297361051 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589297361051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589297361066 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589297361066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589297361473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589297361473 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589297361473 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:49 " "Fitter preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297361863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589297385982 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1589297387232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297405004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589297415857 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589297419794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297419794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589297426353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y23 X21_Y34 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34" {  } { { "loc" "" { Generic "C:/Users/herei/Desktop/CPEN211/programs/lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34"} { { 12 { 0 ""} 11 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589297442235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589297442235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589297444641 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1589297444641 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589297444641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297444688 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589297464668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589297464871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589297467093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589297467093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589297468910 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589297477930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/herei/Desktop/CPEN211/programs/lab3/output_files/lab3_top.fit.smsg " "Generated suppressed messages file C:/Users/herei/Desktop/CPEN211/programs/lab3/output_files/lab3_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589297480789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6652 " "Peak virtual memory: 6652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589297484633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 21:01:24 2020 " "Processing ended: Tue May 12 21:01:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589297484633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589297484633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:57 " "Total CPU time (on all processors): 00:03:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589297484633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589297484633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589297497466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589297497482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 21:01:36 2020 " "Processing started: Tue May 12 21:01:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589297497482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589297497482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589297497482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589297501217 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589297532612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589297534351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 21:02:14 2020 " "Processing ended: Tue May 12 21:02:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589297534351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589297534351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589297534351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589297534351 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589297536278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589297539865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589297539881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 21:02:17 2020 " "Processing started: Tue May 12 21:02:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589297539881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589297539881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3_top " "Command: quartus_sta lab3 -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589297539881 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589297540286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589297543084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589297543084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297543225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297543225 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_b3q1 " "Entity dcfifo_b3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589297545412 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589297545412 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589297545412 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1589297545412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3_top.sdc " "Synopsys Design Constraints File file not found: 'lab3_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1589297545428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297545428 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589297545428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589297545428 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1589297545428 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297545428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297545428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1589297545428 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297545443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297545443 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297545443 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1589297545443 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589297545443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297545443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589297545662 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589297545959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.276 " "Worst-case setup slack is 10.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.276               0.000 CLOCK_50  " "   10.276               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.142               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.142               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297546115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLOCK_50  " "    0.313               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.371               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297546193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297546428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297546475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.779               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.779               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297546506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297546506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.319 ns " "Worst Case Available Settling Time: 55.319 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297546600 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297546600 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589297546615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589297546834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589297551797 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297552140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297552140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297552140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1589297552140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297552140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.389 " "Worst-case setup slack is 10.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.389               0.000 CLOCK_50  " "   10.389               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.125               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.125               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297552203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CLOCK_50  " "    0.288               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297552234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297552265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297552281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 CLOCK_50  " "    8.823               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.752               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.752               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297552344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297552344 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.225 ns " "Worst Case Available Settling Time: 55.225 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297552359 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297552359 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589297552390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589297552937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589297557047 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297557390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297557390 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297557390 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1589297557390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297557390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.127 " "Worst-case setup slack is 14.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.127               0.000 CLOCK_50  " "   14.127               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.842               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.842               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297557422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297557437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297557469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297557484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.786               0.000 CLOCK_50  " "    8.786               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.895               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.895               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297557515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297557515 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 57.307 ns " "Worst Case Available Settling Time: 57.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297557547 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297557547 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589297557578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297558172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297558172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1589297558172 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1589297558172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297558172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.649 " "Worst-case setup slack is 14.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.649               0.000 CLOCK_50  " "   14.649               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.069               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.069               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297558203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 CLOCK_50  " "    0.164               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297558234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297558265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589297558359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.780               0.000 CLOCK_50  " "    8.780               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 GFX\|FB\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589297558375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589297558375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 57.419 ns " "Worst Case Available Settling Time: 57.419 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589297558422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589297558422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589297563406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589297563406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5198 " "Peak virtual memory: 5198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589297563734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 21:02:43 2020 " "Processing ended: Tue May 12 21:02:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589297563734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589297563734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589297563734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589297563734 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589297564937 ""}
