#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov  5 17:18:11 2019
# Process ID: 7388
# Current directory: C:/Users/ducnv/Desktop/add/add/add_fp.runs/design_1_myaddfp_0_0_synth_1
# Command line: vivado.exe -log design_1_myaddfp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myaddfp_0_0.tcl
# Log file: C:/Users/ducnv/Desktop/add/add/add_fp.runs/design_1_myaddfp_0_0_synth_1/design_1_myaddfp_0_0.vds
# Journal file: C:/Users/ducnv/Desktop/add/add/add_fp.runs/design_1_myaddfp_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_myaddfp_0_0.tcl -notrace
Command: synth_design -top design_1_myaddfp_0_0 -part xcvu9p-flga2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 879.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myaddfp_0_0' [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ip/design_1_myaddfp_0_0/synth/design_1_myaddfp_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myaddfp_v1_0' [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myaddfp_v1_0_S00_AXI' [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
WARNING: [Synth 8-151] case item 2'b00 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:239]
WARNING: [Synth 8-151] case item 2'b00 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:412]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:412]
WARNING: [Synth 8-151] case item 2'b10 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:412]
WARNING: [Synth 8-151] case item 2'b11 is unreachable [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:412]
INFO: [Synth 8-226] default block is never used [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:412]
INFO: [Synth 8-6157] synthesizing module 'add_fp' [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:23]
	Parameter idle bound to: 3'b000 
	Parameter exception bound to: 3'b001 
	Parameter add bound to: 3'b010 
	Parameter normalized bound to: 3'b011 
	Parameter rounding bound to: 3'b100 
	Parameter done bound to: 3'b101 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:167]
WARNING: [Synth 8-5788] Register state_reg_reg in module add_fp is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:111]
INFO: [Synth 8-6155] done synthesizing module 'add_fp' (1#1) [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:234]
INFO: [Synth 8-6155] done synthesizing module 'myaddfp_v1_0_S00_AXI' (2#1) [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myaddfp_v1_0' (3#1) [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/hdl/myaddfp_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myaddfp_0_0' (4#1) [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ip/design_1_myaddfp_0_0/synth/design_1_myaddfp_0_0.v:57]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myaddfp_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 879.191 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 879.191 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 879.191 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1571.242 ; gain = 2.742
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1571.242 ; gain = 692.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1571.242 ; gain = 692.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1571.242 ; gain = 692.051
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:238]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ipshared/d796/drivers/myaddfp_v1_0/add_fp.v:227]
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "om_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "om_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_tick" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.242 ; gain = 692.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 29    
	   2 Input     27 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   7 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add_fp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 4     
	   2 Input     28 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 29    
	   2 Input     27 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module myaddfp_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myaddfp_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myaddfp_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myaddfp_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myaddfp_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myaddfp_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myaddfp_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myaddfp_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[26]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[25]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[24]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[23]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[22]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[21]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[20]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[19]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[18]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[17]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[16]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[15]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[14]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[13]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[12]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[11]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[10]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[9]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[8]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[7]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[6]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[5]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[4]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[3]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[2]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/am_reg_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[26]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[25]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[24]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[23]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[22]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[21]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[20]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[19]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[18]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[17]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[16]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[15]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[14]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[13]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[12]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[11]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[10]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[9]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[8]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[7]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[6]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[5]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[4]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[3]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[2]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/bm_reg_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/state_reg_reg[2]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/state_reg_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/state_reg_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[27]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[26]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[25]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[24]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[23]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[22]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[21]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[20]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[19]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[18]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[17]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[16]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[15]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[14]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[13]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[12]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[11]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[10]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[9]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[8]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[7]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[6]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[5]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[4]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[3]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[2]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/om_reg_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[7]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[6]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[5]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[4]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[3]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[2]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/oe_reg_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/add_fp_u1/os_reg_reg) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myaddfp_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_myaddfp_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1571.242 ; gain = 692.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1942.379 ; gain = 1063.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1942.656 ; gain = 1063.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    20|
|5     |LUT6 |    34|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   227|
|2     |  inst                        |myaddfp_v1_0         |   227|
|3     |    myaddfp_v1_0_S00_AXI_inst |myaddfp_v1_0_S00_AXI |   227|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1953.828 ; gain = 382.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1953.828 ; gain = 1074.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 2037.227 ; gain = 1158.035
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ducnv/Desktop/add/add/add_fp.runs/design_1_myaddfp_0_0_synth_1/design_1_myaddfp_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ducnv/Desktop/add/add/add_fp.srcs/sources_1/bd/design_1/ip/design_1_myaddfp_0_0/design_1_myaddfp_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ducnv/Desktop/add/add/add_fp.runs/design_1_myaddfp_0_0_synth_1/design_1_myaddfp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myaddfp_0_0_utilization_synth.rpt -pb design_1_myaddfp_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 17:19:16 2019...
