-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:50:53 EST 2021                        

Solution Settings: fir.v24
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69       6          4            0  0          
    Design Total:                      69       6          4            0  4          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548         31          24 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          8          16 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0          33 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           5 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           2 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          32 
    mgc_reg_pos(30,0,0,1,1,0,0)            0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           5 
    mgc_reg_pos(384,0,0,1,1,1,1)           0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      5816.243    16.000    856.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   3007.0          10527.9          5816.2        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           3007.0 (100%)   10527.9 (100%)   5816.2 (100%) 
      MUX:                 0.0            181.3   (2%)    446.6   (8%) 
      FUNC:             3007.0 (100%)   10345.0  (98%)   5368.0  (92%) 
      LOGIC:               0.0              1.6   (0%)      1.6   (0%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0              0.0             0.0        
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0              0.0             0.0        
                                                                       
    
  Register-to-Variable Mappings
    Register                               Size(bits) Gated Register CG Opt Done Variables                                             
    -------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(MAC:io_read(coeffs:rsc.@)).ftd#128        384         Y           Y      reg(MAC:io_read(coeffs:rsc.@)).ftd#128                
    MAC:acc#10.itm.1                               30                            MAC:acc#10.itm.1                                      
                                                                                 MAC:acc#14.itm                                        
                                                                                 MAC:acc#18.itm                                        
    MAC:acc#11.itm.1                               30                            MAC:acc#11.itm.1                                      
                                                                                 MAC:acc#15.itm                                        
                                                                                 MAC:acc#3.itm                                         
    MAC:acc#12.itm.1                               30                            MAC:acc#12.itm.1                                      
                                                                                 MAC:acc#16.itm                                        
                                                                                 MAC:acc#4.itm                                         
    MAC:acc#13.itm                                 30                            MAC:acc#13.itm                                        
                                                                                 MAC:acc#7.itm.1                                       
    MAC:acc#13.itm.1                               30         Y           Y      MAC:acc#13.itm.1                                      
                                                                                 MAC:acc#17.itm                                        
                                                                                 MAC:acc#5.itm                                         
    MAC:acc#29.itm.1                               30         Y           Y      MAC:acc#29.itm.1                                      
                                                                                 MAC:acc#31.itm                                        
                                                                                 MAC:acc#10.itm                                        
    MAC:acc#30.itm.1                               30         Y           Y      MAC:acc#30.itm.1                                      
                                                                                 MAC:acc.itm                                           
                                                                                 MAC:acc#30.itm                                        
    MAC:acc#6.itm                                  30         Y           Y      MAC:acc#6.itm                                         
                                                                                 MAC:acc#6.itm.1                                       
    MAC:acc#8.itm.1                                30                            MAC:acc#8.itm.1                                       
    MAC:acc#9.itm                                  30         Y           Y      MAC:acc#9.itm                                         
                                                                                 MAC:acc#9.itm.1                                       
    MAC:asn#62.itm                                 16         Y           Y      MAC:asn#62.itm                                        
    MAC:asn#63.itm                                 16         Y           Y      MAC:asn#63.itm                                        
    MAC:asn#64.itm                                 16         Y           Y      MAC:asn#64.itm                                        
    MAC:asn#65.itm                                 16         Y           Y      MAC:asn#65.itm                                        
    MAC:asn#66.itm                                 16         Y           Y      MAC:asn#66.itm                                        
    MAC:asn#69.itm                                 16         Y           Y      MAC:asn#69.itm                                        
    MAC:asn#70.itm                                 16         Y           Y      MAC:asn#70.itm                                        
    MAC:asn#71.itm                                 16         Y           Y      MAC:asn#71.itm                                        
    MAC:asn#72.itm                                 16         Y           Y      MAC:asn#72.itm                                        
    MAC:asn#73.itm                                 16         Y           Y      MAC:asn#73.itm                                        
                                                                                 regs(1).sva                                           
    MAC:asn#74.itm                                 16         Y           Y      MAC:asn#74.itm                                        
    MAC:asn#77.itm                                 16         Y           Y      MAC:asn#77.itm                                        
    MAC:asn#78.itm                                 16         Y           Y      MAC:asn#78.itm                                        
    MAC:asn#90.itm                                 16                            MAC:asn#90.itm                                        
                                                                                 asn.ncse.sva                                          
    out1:rsci.idat                                 16         Y           Y      out1:rsci.idat                                        
    reg(MAC:asn#67).cse                            16         Y           Y      reg(MAC:asn#67).cse                                   
    reg(MAC:asn#68).cse                            16         Y           Y      reg(MAC:asn#68).cse                                   
    reg(MAC:asn#75).cse                            16         Y           Y      reg(MAC:asn#75).cse                                   
    reg(MAC:asn#76).cse                            16         Y           Y      reg(MAC:asn#76).cse                                   
    reg(MAC:asn#79).cse                            16         Y           Y      reg(MAC:asn#79).cse                                   
    reg(MAC:asn#80).cse                            16         Y           Y      reg(MAC:asn#80).cse                                   
    reg(MAC:asn#81).cse                            16         Y           Y      reg(MAC:asn#81).cse                                   
    reg(MAC:asn#82).cse                            16         Y           Y      reg(MAC:asn#82).cse                                   
    regs(0).sva                                    16         Y           Y      regs(0).sva                                           
    regs(14).sva                                   16         Y           Y      regs(14).sva                                          
    regs(2).sva                                    16         Y           Y      regs(2).sva                                           
    regs(24).sva                                   16         Y           Y      regs(24).sva                                          
    regs(25).sva                                   16         Y           Y      regs(25).sva                                          
    regs(26).sva                                   16         Y           Y      regs(26).sva                                          
    regs(27).sva                                   16         Y           Y      regs(27).sva                                          
    regs(28).sva                                   16         Y           Y      regs(28).sva                                          
    regs(29).sva                                   16         Y           Y      regs(29).sva                                          
    regs(30).sva                                   16         Y           Y      regs(30).sva                                          
    main.stage_0.2                                  1         Y           Y      main.stage_0.2                                        
    out1:rsc.triosy:obj.ld                          1                            out1:rsc.triosy:obj.ld                                
    reg(in1:rsc.triosy:obj.ld).cse                  1                            reg(in1:rsc.triosy:obj.ld).cse                        
                                                                                                                                       
    Total:                                       1215           1047        1047 (Total Gating Ratio: 0.86, CG Opt Gating Ratio: 0.86) 
    
  Timing Report
    Critical Path
      Max Delay:  10.269508
      Slack:      -0.2695080000000001
      
      Path                                                                 Startpoint                                  Endpoint                       Delay   Slack   
      -------------------------------------------------------------------- ------------------------------------------- ------------------------------ ------- -------
      1                                                                    fir:core/reg(MAC:acc#9)                     fir:core/reg(MAC:acc#30.itm.1) 10.2695 -0.2695 
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:acc#9)                                            mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  0.0000  
        fir:core/MAC:acc#9.itm                                                                                                                        0.0000  0.0000  
        fir:core/MAC:acc#21                                                mgc_addc_30_0_30_0_30                                                      2.5484  2.5484  
        fir:core/MAC:acc#21.itm                                                                                                                       0.0000  2.5484  
        fir:core/MAC:acc#27                                                mgc_addc_30_0_30_0_30                                                      2.5484  5.0969  
        fir:core/MAC:acc#27.itm                                                                                                                       0.0000  5.0969  
        fir:core/MAC:mux#35                                                mgc_mux_30_1_2                                                             1.3121  6.4090  
        fir:core/MAC:mux#35.itm                                                                                                                       0.0000  6.4090  
        fir:core/MAC-32:acc#1:rg                                           mgc_addc_30_0_30_0_30                                                      2.5484  8.9574  
        fir:core/z.out#16                                                                                                                             0.0000  8.9574  
        fir:core/MAC:MAC:mux                                               mgc_mux_30_1_2                                                             1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                                                                      0.0000  10.2695 
        fir:core/reg(MAC:acc#30.itm.1)                                     mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  10.2695 
                                                                                                                                                                      
      2                                                                    fir:core/reg(MAC:acc#13)                    fir:core/reg(MAC:acc#30.itm.1) 10.2695 -0.2695 
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:acc#13)                                           mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  0.0000  
        fir:core/MAC:acc#13.itm                                                                                                                       0.0000  0.0000  
        fir:core/MAC:acc#20                                                mgc_addc_30_0_30_0_30                                                      2.5484  2.5484  
        fir:core/MAC:acc#20.itm                                                                                                                       0.0000  2.5484  
        fir:core/MAC:acc#27                                                mgc_addc_30_0_30_0_30                                                      2.5484  5.0969  
        fir:core/MAC:acc#27.itm                                                                                                                       0.0000  5.0969  
        fir:core/MAC:mux#35                                                mgc_mux_30_1_2                                                             1.3121  6.4090  
        fir:core/MAC:mux#35.itm                                                                                                                       0.0000  6.4090  
        fir:core/MAC-32:acc#1:rg                                           mgc_addc_30_0_30_0_30                                                      2.5484  8.9574  
        fir:core/z.out#16                                                                                                                             0.0000  8.9574  
        fir:core/MAC:MAC:mux                                               mgc_mux_30_1_2                                                             1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                                                                      0.0000  10.2695 
        fir:core/reg(MAC:acc#30.itm.1)                                     mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  10.2695 
                                                                                                                                                                      
      3                                                                    fir:core/reg(MAC:acc#8.itm.1)               fir:core/reg(MAC:acc#30.itm.1) 10.2695 -0.2695 
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:acc#8.itm.1)                                      mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  0.0000  
        fir:core/MAC:acc#8.itm.1                                                                                                                      0.0000  0.0000  
        fir:core/MAC:acc#21                                                mgc_addc_30_0_30_0_30                                                      2.5484  2.5484  
        fir:core/MAC:acc#21.itm                                                                                                                       0.0000  2.5484  
        fir:core/MAC:acc#27                                                mgc_addc_30_0_30_0_30                                                      2.5484  5.0969  
        fir:core/MAC:acc#27.itm                                                                                                                       0.0000  5.0969  
        fir:core/MAC:mux#35                                                mgc_mux_30_1_2                                                             1.3121  6.4090  
        fir:core/MAC:mux#35.itm                                                                                                                       0.0000  6.4090  
        fir:core/MAC-32:acc#1:rg                                           mgc_addc_30_0_30_0_30                                                      2.5484  8.9574  
        fir:core/z.out#16                                                                                                                             0.0000  8.9574  
        fir:core/MAC:MAC:mux                                               mgc_mux_30_1_2                                                             1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                                                                      0.0000  10.2695 
        fir:core/reg(MAC:acc#30.itm.1)                                     mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  10.2695 
                                                                                                                                                                      
      4                                                                    fir:core/reg(MAC:acc#6)                     fir:core/reg(MAC:acc#30.itm.1) 10.2695 -0.2695 
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:acc#6)                                            mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  0.0000  
        fir:core/MAC:acc#6.itm                                                                                                                        0.0000  0.0000  
        fir:core/MAC:acc#20                                                mgc_addc_30_0_30_0_30                                                      2.5484  2.5484  
        fir:core/MAC:acc#20.itm                                                                                                                       0.0000  2.5484  
        fir:core/MAC:acc#27                                                mgc_addc_30_0_30_0_30                                                      2.5484  5.0969  
        fir:core/MAC:acc#27.itm                                                                                                                       0.0000  5.0969  
        fir:core/MAC:mux#35                                                mgc_mux_30_1_2                                                             1.3121  6.4090  
        fir:core/MAC:mux#35.itm                                                                                                                       0.0000  6.4090  
        fir:core/MAC-32:acc#1:rg                                           mgc_addc_30_0_30_0_30                                                      2.5484  8.9574  
        fir:core/z.out#16                                                                                                                             0.0000  8.9574  
        fir:core/MAC:MAC:mux                                               mgc_mux_30_1_2                                                             1.3121  10.2695 
        fir:core/MAC:MAC:mux.itm                                                                                                                      0.0000  10.2695 
        fir:core/reg(MAC:acc#30.itm.1)                                     mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  10.2695 
                                                                                                                                                                      
      5                                                                    fir:core/reg(MAC:asn#69)                    fir:core/reg(MAC:acc#10.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:asn#69)                                           mgc_reg_pos_16_0_0_1_1_1_1                                                 0.0000  0.0000  
        fir:core/MAC:asn#69.itm                                                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#19                                                mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#19.itm                                                                                                                       0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                             mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#8                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#18                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#18.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#7                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#7.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#10.itm.1)                                     mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  9.9453  
                                                                                                                                                                      
      6                                                                    fir:core/reg(MAC:asn#73)                    fir:core/reg(MAC:acc#29.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:asn#73)                                           mgc_reg_pos_16_0_0_1_1_1_1                                                 0.0000  0.0000  
        fir:core/MAC:asn#73.itm                                                                                                                       0.0000  0.0000  
        fir:core/MAC:mux#8                                                 mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#8.itm                                                                                                                        0.0000  1.3121  
        fir:core/MAC-15:mul:rg                                             mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#2                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#10                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#10.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#3                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#3.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#29.itm.1)                                     mgc_reg_pos_30_0_0_1_1_1_1                                                 0.0000  9.9453  
                                                                                                                                                                      
      7                                                                    fir:core/reg(regs(30))                      fir:core/reg(MAC:acc#10.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(regs(30))                                             mgc_reg_pos_16_0_0_1_1_1_1                                                 0.0000  0.0000  
        fir:core/regs(30).sva                                                                                                                         0.0000  0.0000  
        fir:core/MAC:mux#19                                                mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#19.itm                                                                                                                       0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                             mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#8                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#18                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#18.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#7                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#7.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#10.itm.1)                                     mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  9.9453  
                                                                                                                                                                      
      8                                                                    fir:core/reg(MAC:io_read(coeffs:rsc.@))#128 fir:core/reg(MAC:acc#10.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@))#128                        mgc_reg_pos_384_0_0_1_1_1_1                                                0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@)).ftd#128                                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(175-160)#1                                                                                0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(175-160)#1.itm                                                                            0.0000  0.0000  
        fir:core/MAC:mux#20                                                mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#20.itm                                                                                                                       0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                             mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#8                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#18                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#18.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#7                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#7.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#10.itm.1)                                     mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  9.9453  
                                                                                                                                                                      
      9                                                                    fir:core/fir:core_core:fsm:inst             fir:core/reg(MAC:acc#10.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/fir:core_core:fsm:inst                                    fir:core_core:fsm                                                          0.0000  0.0000  
        fir:core/fsm_output                                                                                                                           0.0000  0.0000  
        fir:core/slc(fsm_output)(0)#20                                                                                                                0.0000  0.0000  
        fir:core/slc(fsm_output)(0)#20.itm                                                                                                            0.0000  0.0000  
        fir:core/MAC:mux#19                                                mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#19.itm                                                                                                                       0.0000  1.3121  
        fir:core/MAC-11:mul:rg                                             mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#8                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#18                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#18.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#7                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#7.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#10.itm.1)                                     mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  9.9453  
                                                                                                                                                                      
      10                                                                   fir:core/reg(MAC:io_read(coeffs:rsc.@))#128 fir:core/reg(MAC:acc#10.itm.1) 9.9453  0.0547  
                                                                                                                                                                      
        Instance                                                           Component                                                                  Delta   Delay   
        --------                                                           ---------                                                                  -----   -----   
        fir:core/reg(MAC:io_read(coeffs:rsc.@))#128                        mgc_reg_pos_384_0_0_1_1_1_1                                                0.0000  0.0000  
        fir:core/reg(MAC:io_read(coeffs:rsc.@)).ftd#128                                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(15-0)                                                                                     0.0000  0.0000  
        fir:core/MAC:slc(MAC:io_read(coeffs:rsc.@).cse.sva)(15-0).itm                                                                                 0.0000  0.0000  
        fir:core/MAC:mux#16                                                mgc_mux_16_1_2                                                             1.3121  1.3121  
        fir:core/MAC:mux#16.itm                                                                                                                       0.0000  1.3121  
        fir:core/MAC-1:mul:rg                                              mgc_mul_16_1_16_1_30                                                       4.6000  5.9121  
        fir:core/z.out#6                                                                                                                              0.0000  5.9121  
        fir:core/MAC:acc#18                                                mgc_addc_30_0_30_0_30                                                      2.5484  8.4605  
        fir:core/MAC:acc#18.itm                                                                                                                       0.0000  8.4605  
        fir:core/MAC:mux1h#7                                               mgc_mux1hot_30_3                                                           1.4848  9.9453  
        fir:core/MAC:mux1h#7.itm                                                                                                                      0.0000  9.9453  
        fir:core/reg(MAC:acc#10.itm.1)                                     mgc_reg_pos_30_0_0_1_1_0_0                                                 0.0000  9.9453  
                                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port                                   Slack (Delay) Messages                
      ------------------------------------------- ------------------------------------ ------- ------- -----------------------
      fir:core/reg(MAC:acc#8.itm.1)               MAC:acc#8.itm                         1.5395  8.4605                         
      fir:core/reg(MAC:acc#30.itm.1)              MAC:MAC:mux.itm                      -0.2695 10.2695 (clock period exceeded) 
      fir:core/reg(MAC:acc#29.itm.1)              MAC:mux1h#3.itm                       0.0547  9.9453                         
      fir:core/reg(MAC:acc#13.itm.1)              MAC:mux1h#4.itm                       0.0547  9.9453                         
      fir:core/reg(MAC:acc#12.itm.1)              MAC:mux1h#5.itm                       0.0547  9.9453                         
      fir:core/reg(MAC:acc#11.itm.1)              MAC:mux1h#6.itm                       0.0547  9.9453                         
      fir:core/reg(MAC:acc#10.itm.1)              MAC:mux1h#7.itm                       0.0547  9.9453                         
      fir:core/reg(out1:rsci.idat)                MAC:slc(z.out#16)(29-14).itm          1.0426  8.9574                         
      fir:core/reg(main.stage_0.2)                slc(fsm_output)(3)#34.itm            10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld)        reg(out1:out1:and.cse                 8.7210  1.2790                         
      fir:core/reg(in1:rsc.triosy:obj.ld)         slc(fsm_output)(0)#9.itm             10.0000  0.0000                         
      fir:core/reg(MAC:asn#79)                    MAC:asn#78.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#80)                    reg(MAC:asn#79).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#77)                    reg(MAC:asn#76).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#78)                    MAC:asn#77.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#71)                    MAC:asn#70.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#72)                    MAC:asn#71.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#69)                    reg(MAC:asn#68).cse                   0.2274  9.7726                         
      fir:core/reg(MAC:asn#70)                    MAC:asn#69.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#67)                    MAC:asn#66.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#68)                    reg(MAC:asn#67).cse                   0.2274  9.7726                         
      fir:core/reg(MAC:asn#65)                    MAC:asn#64.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#66)                    MAC:asn#65.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#63)                    MAC:asn#62.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#64)                    MAC:asn#63.itm                        0.0547  9.9453                         
      fir:core/reg(regs(2))                       MAC:asn#73.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#62)                    regs(2).sva                           0.0547  9.9453                         
      fir:core/reg(MAC:asn#81)                    reg(MAC:asn#80).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#82)                    reg(MAC:asn#81).cse                   0.2274  9.7726                         
      fir:core/reg(MAC:asn#75)                    MAC:asn#74.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:asn#76)                    reg(MAC:asn#75).cse                   0.0547  9.9453                         
      fir:core/reg(MAC:asn#73)                    regs:regs:mux.itm                     8.6879  1.3121                         
      fir:core/reg(MAC:asn#74)                    regs(14).sva                         10.0000  0.0000                         
      fir:core/reg(regs(0))                       MAC:asn#90.itm                        1.3668  8.6332                         
      fir:core/reg(MAC:asn#90)                    in1:mux.itm                           8.6879  1.3121                         
      fir:core/reg(regs(30))                      regs(29).sva                          0.0547  9.9453                         
      fir:core/reg(regs(29))                      regs(28).sva                          0.0547  9.9453                         
      fir:core/reg(regs(28))                      regs(27).sva                          0.0547  9.9453                         
      fir:core/reg(regs(27))                      regs(26).sva                          0.0547  9.9453                         
      fir:core/reg(regs(26))                      regs(25).sva                          0.0547  9.9453                         
      fir:core/reg(regs(25))                      regs(24).sva                          0.0547  9.9453                         
      fir:core/reg(regs(24))                      reg(MAC:asn#82).cse                   0.2274  9.7726                         
      fir:core/reg(regs(14))                      MAC:asn#72.itm                        0.0547  9.9453                         
      fir:core/reg(MAC:acc#6)                     MAC:acc#6.itm#2                       1.5395  8.4605                         
      fir:core/reg(MAC:acc#9)                     MAC:acc#9.itm#2                       1.5395  8.4605                         
      fir:core/reg(MAC:acc#13)                    MAC:mux#4.itm                         0.2274  9.7726                         
      fir:core/reg(MAC:io_read(coeffs:rsc.@))#128 coeffs:slc(coeffs:rsci.d)(383-0).itm 10.0000  0.0000                         
      fir                                         coeffs:rsc.triosy.lz                 10.0000  0.0000                         
      fir                                         in1:rsc.triosy.lz                    10.0000  0.0000                         
      fir                                         out1:rsc.dat                         10.0000  0.0000                         
      fir                                         out1:rsc.triosy.lz                   10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   30    24 
    and                          
    -                    1     1 
    mul                          
    -                   30    16 
    mux                          
    -                   30     3 
    -                   16    33 
    mux1h                        
    -                   30     5 
    or                           
    -                    1     3 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                  384     1 
    -                   30    10 
    -                   16    33 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
