// Seed: 2971428812
module module_0 (
    output wire id_0,
    output supply1 id_1
);
  tri1 id_3 = (id_3), id_4 = 1'b0;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
  assign id_1 = id_4;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    input uwire id_4,
    output logic id_5
);
  logic id_7 = id_7++;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_5 = id_7;
  wire id_8;
  initial begin : LABEL_0
    id_7 <= #1 1;
  end
endmodule
module module_2 ();
  wire id_1;
  assign module_0.id_1 = 0;
endmodule
