Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
Info (10281): Verilog HDL Declaration information at LockPicker.v(51): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v Line: 51
Warning (10273): Verilog HDL warning at HexDriver.sv(24): extended using "x" or "z" File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/HexDriver.sv Line: 24
Warning (10268): Verilog HDL information at pick.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/pick.sv Line: 18
Warning (10268): Verilog HDL information at LRpick.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv Line: 19
