
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001bd0  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80003c00  80003c00  00004000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000034b0  80003e00  80003e00  00004200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .balign       00000004  00000004  800072b0  00007804  2**0
                  ALLOC
  6 .bss          00000100  00000008  800072b0  00007808  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  000076b0  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000009e0  00000000  00000000  000076e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000018de  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000eb8e  00000000  00000000  0000999e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002307  00000000  00000000  0001852c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000af57  00000000  00000000  0001a833  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001ab4  00000000  00000000  0002578c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002fce  00000000  00000000  00027240  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00003e12  00000000  00000000  0002a20e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 010d66e9  00000000  00000000  0002e020  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000a58  00000000  00000000  01104710  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf f6 dc 	sub	pc,pc,-2340

Disassembly of section .text:

80002004 <flashc_set_wait_state>:
80002004:	fe 68 14 00 	mov	r8,-125952
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002008:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000200a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000200e:	91 09       	st.w	r8[0x0],r9
}
80002010:	5e fc       	retal	r12

80002012 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002012:	f8 08 16 05 	lsr	r8,r12,0x5
80002016:	a9 68       	lsl	r8,0x8
80002018:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000201c:	58 1b       	cp.w	r11,1
8000201e:	c0 d0       	breq	80002038 <gpio_enable_module_pin+0x26>
80002020:	c0 63       	brcs	8000202c <gpio_enable_module_pin+0x1a>
80002022:	58 2b       	cp.w	r11,2
80002024:	c1 00       	breq	80002044 <gpio_enable_module_pin+0x32>
80002026:	58 3b       	cp.w	r11,3
80002028:	c1 40       	breq	80002050 <gpio_enable_module_pin+0x3e>
8000202a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000202c:	30 19       	mov	r9,1
8000202e:	f2 0c 09 49 	lsl	r9,r9,r12
80002032:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002034:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002036:	c1 28       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002038:	30 19       	mov	r9,1
8000203a:	f2 0c 09 49 	lsl	r9,r9,r12
8000203e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002040:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002042:	c0 c8       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002044:	30 19       	mov	r9,1
80002046:	f2 0c 09 49 	lsl	r9,r9,r12
8000204a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000204c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
8000204e:	c0 68       	rjmp	8000205a <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002050:	30 19       	mov	r9,1
80002052:	f2 0c 09 49 	lsl	r9,r9,r12
80002056:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002058:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000205a:	30 19       	mov	r9,1
8000205c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002060:	91 2c       	st.w	r8[0x8],r12
80002062:	5e fd       	retal	0

80002064 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002064:	d4 21       	pushm	r4-r7,lr
80002066:	18 97       	mov	r7,r12
80002068:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000206a:	58 0b       	cp.w	r11,0
8000206c:	c0 31       	brne	80002072 <gpio_enable_module+0xe>
8000206e:	30 05       	mov	r5,0
80002070:	c0 d8       	rjmp	8000208a <gpio_enable_module+0x26>
80002072:	30 06       	mov	r6,0
80002074:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002076:	6e 1b       	ld.w	r11,r7[0x4]
80002078:	6e 0c       	ld.w	r12,r7[0x0]
8000207a:	f0 1f 00 06 	mcall	80002090 <gpio_enable_module+0x2c>
8000207e:	18 45       	or	r5,r12
		gpiomap++;
80002080:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002082:	2f f6       	sub	r6,-1
80002084:	0c 34       	cp.w	r4,r6
80002086:	fe 9b ff f8 	brhi	80002076 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000208a:	0a 9c       	mov	r12,r5
8000208c:	d8 22       	popm	r4-r7,pc
8000208e:	00 00       	add	r0,r0
80002090:	80 00       	ld.sh	r0,r0[0x0]
80002092:	20 12       	sub	r2,1

80002094 <gpio_configure_group>:
 * \param mask The mask.
 * \param flags The configuration.
 */
void gpio_configure_group(uint32_t port, uint32_t mask, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
80002094:	a9 6c       	lsl	r12,0x8
80002096:	e0 2c f0 00 	sub	r12,61440
	} else {
		gpio_port->pderc = mask;
	}

#endif
	if (flags & GPIO_PULL_UP) {
8000209a:	14 98       	mov	r8,r10
8000209c:	e2 18 00 04 	andl	r8,0x4,COH
		gpio_port->puers = mask;
800020a0:	f9 fb 1a 1d 	st.wne	r12[0x74],r11
	} else {
		gpio_port->puerc = mask;
800020a4:	f9 fb 0a 1e 	st.weq	r12[0x78],r11
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800020a8:	14 98       	mov	r8,r10
800020aa:	e2 18 00 80 	andl	r8,0x80,COH
800020ae:	c1 a0       	breq	800020e2 <gpio_configure_group+0x4e>
		if (flags & GPIO_BOTHEDGES) {
800020b0:	14 98       	mov	r8,r10
800020b2:	e2 18 01 80 	andl	r8,0x180,COH
800020b6:	c0 60       	breq	800020c2 <gpio_configure_group+0x2e>
			gpio_port->imr0c = mask;
800020b8:	f9 4b 00 a8 	st.w	r12[168],r11
			gpio_port->imr1c = mask;
800020bc:	f9 4b 00 b8 	st.w	r12[184],r11
800020c0:	c1 18       	rjmp	800020e2 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_RISING) {
800020c2:	14 98       	mov	r8,r10
800020c4:	e2 18 02 80 	andl	r8,0x280,COH
800020c8:	c0 60       	breq	800020d4 <gpio_configure_group+0x40>
			gpio_port->imr0s = mask;
800020ca:	f9 4b 00 a4 	st.w	r12[164],r11
			gpio_port->imr1c = mask;
800020ce:	f9 4b 00 b8 	st.w	r12[184],r11
800020d2:	c0 88       	rjmp	800020e2 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_FALLING) {
800020d4:	14 98       	mov	r8,r10
800020d6:	e2 18 03 80 	andl	r8,0x380,COH
			gpio_port->imr0c = mask;
800020da:	f9 fb 1a 2a 	st.wne	r12[0xa8],r11
			gpio_port->imr1s = mask;
800020de:	f9 fb 1a 2d 	st.wne	r12[0xb4],r11
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
800020e2:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
800020e6:	c0 a0       	breq	800020fa <gpio_configure_group+0x66>
		if (flags & GPIO_INIT_HIGH) {
800020e8:	e2 1a 00 02 	andl	r10,0x2,COH
			gpio_port->ovrs = mask;
800020ec:	f9 fb 1a 15 	st.wne	r12[0x54],r11
		} else {
			gpio_port->ovrc = mask;
800020f0:	f9 fb 0a 16 	st.weq	r12[0x58],r11
		}

		gpio_port->oders = mask;
800020f4:	f9 4b 00 44 	st.w	r12[68],r11
800020f8:	c0 38       	rjmp	800020fe <gpio_configure_group+0x6a>
	} else {
		gpio_port->oderc = mask;
800020fa:	f9 4b 00 48 	st.w	r12[72],r11
	}

	/* Enable GPIO */
	gpio_port->gpers = mask;
800020fe:	99 1b       	st.w	r12[0x4],r11
}
80002100:	5e fc       	retal	r12

80002102 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002102:	f8 08 16 05 	lsr	r8,r12,0x5
80002106:	a9 68       	lsl	r8,0x8
80002108:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000210c:	30 19       	mov	r9,1
8000210e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002112:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002116:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000211a:	91 1c       	st.w	r8[0x4],r12
}
8000211c:	5e fc       	retal	r12

8000211e <gpio_set_group_high>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_high(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
8000211e:	a9 6c       	lsl	r12,0x8
80002120:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 1. */
	gpio_port->ovrs  = mask;
80002124:	f9 4b 00 54 	st.w	r12[84],r11
}
80002128:	5e fc       	retal	r12

8000212a <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000212a:	f8 08 16 05 	lsr	r8,r12,0x5
8000212e:	a9 68       	lsl	r8,0x8
80002130:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002134:	30 19       	mov	r9,1
80002136:	f2 0c 09 4c 	lsl	r12,r9,r12
8000213a:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000213e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002142:	91 1c       	st.w	r8[0x4],r12
}
80002144:	5e fc       	retal	r12

80002146 <gpio_set_group_low>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_low(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
80002146:	a9 6c       	lsl	r12,0x8
80002148:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 0. */
	gpio_port->ovrc  = mask;
8000214c:	f9 4b 00 58 	st.w	r12[88],r11
}
80002150:	5e fc       	retal	r12

80002152 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002152:	c0 08       	rjmp	80002152 <_unhandled_interrupt>

80002154 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002154:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002158:	49 99       	lddpc	r9,800021bc <INTC_register_interrupt+0x68>
8000215a:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000215e:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002162:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002164:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002168:	58 0a       	cp.w	r10,0
8000216a:	c0 91       	brne	8000217c <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
8000216c:	49 59       	lddpc	r9,800021c0 <INTC_register_interrupt+0x6c>
8000216e:	49 6a       	lddpc	r10,800021c4 <INTC_register_interrupt+0x70>
80002170:	12 1a       	sub	r10,r9
80002172:	fe 79 08 00 	mov	r9,-63488
80002176:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000217a:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
8000217c:	58 1a       	cp.w	r10,1
8000217e:	c0 a1       	brne	80002192 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002180:	49 09       	lddpc	r9,800021c0 <INTC_register_interrupt+0x6c>
80002182:	49 2a       	lddpc	r10,800021c8 <INTC_register_interrupt+0x74>
80002184:	12 1a       	sub	r10,r9
80002186:	bf aa       	sbr	r10,0x1e
80002188:	fe 79 08 00 	mov	r9,-63488
8000218c:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002190:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002192:	58 2a       	cp.w	r10,2
80002194:	c0 a1       	brne	800021a8 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002196:	48 b9       	lddpc	r9,800021c0 <INTC_register_interrupt+0x6c>
80002198:	48 da       	lddpc	r10,800021cc <INTC_register_interrupt+0x78>
8000219a:	12 1a       	sub	r10,r9
8000219c:	bf ba       	sbr	r10,0x1f
8000219e:	fe 79 08 00 	mov	r9,-63488
800021a2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800021a6:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800021a8:	48 69       	lddpc	r9,800021c0 <INTC_register_interrupt+0x6c>
800021aa:	48 aa       	lddpc	r10,800021d0 <INTC_register_interrupt+0x7c>
800021ac:	12 1a       	sub	r10,r9
800021ae:	ea 1a c0 00 	orh	r10,0xc000
800021b2:	fe 79 08 00 	mov	r9,-63488
800021b6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800021ba:	5e fc       	retal	r12
800021bc:	80 00       	ld.sh	r0,r0[0x0]
800021be:	3e 00       	mov	r0,-32
800021c0:	80 00       	ld.sh	r0,r0[0x0]
800021c2:	3c 00       	mov	r0,-64
800021c4:	80 00       	ld.sh	r0,r0[0x0]
800021c6:	3d 04       	mov	r4,-48
800021c8:	80 00       	ld.sh	r0,r0[0x0]
800021ca:	3d 12       	mov	r2,-47
800021cc:	80 00       	ld.sh	r0,r0[0x0]
800021ce:	3d 20       	mov	r0,-46
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	3d 2e       	mov	lr,-46

800021d4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800021d4:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800021d6:	49 18       	lddpc	r8,80002218 <INTC_init_interrupts+0x44>
800021d8:	e3 b8 00 01 	mtsr	0x4,r8
800021dc:	49 0e       	lddpc	lr,8000221c <INTC_init_interrupts+0x48>
800021de:	30 07       	mov	r7,0
800021e0:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800021e2:	49 0c       	lddpc	r12,80002220 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800021e4:	49 05       	lddpc	r5,80002224 <INTC_init_interrupts+0x50>
800021e6:	10 15       	sub	r5,r8
800021e8:	fe 76 08 00 	mov	r6,-63488
800021ec:	c1 08       	rjmp	8000220c <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800021ee:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800021f0:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800021f2:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800021f4:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800021f8:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800021fa:	10 3a       	cp.w	r10,r8
800021fc:	fe 9b ff fc 	brhi	800021f4 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002200:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002204:	2f f7       	sub	r7,-1
80002206:	2f 8e       	sub	lr,-8
80002208:	59 47       	cp.w	r7,20
8000220a:	c0 50       	breq	80002214 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000220c:	7c 08       	ld.w	r8,lr[0x0]
8000220e:	58 08       	cp.w	r8,0
80002210:	ce f1       	brne	800021ee <INTC_init_interrupts+0x1a>
80002212:	cf 7b       	rjmp	80002200 <INTC_init_interrupts+0x2c>
80002214:	d8 22       	popm	r4-r7,pc
80002216:	00 00       	add	r0,r0
80002218:	80 00       	ld.sh	r0,r0[0x0]
8000221a:	3c 00       	mov	r0,-64
8000221c:	80 00       	ld.sh	r0,r0[0x0]
8000221e:	3e 00       	mov	r0,-32
80002220:	80 00       	ld.sh	r0,r0[0x0]
80002222:	21 52       	sub	r2,21
80002224:	80 00       	ld.sh	r0,r0[0x0]
80002226:	3d 04       	mov	r4,-48

80002228 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002228:	fe 78 08 00 	mov	r8,-63488
8000222c:	e0 69 00 83 	mov	r9,131
80002230:	f2 0c 01 0c 	sub	r12,r9,r12
80002234:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002238:	f2 ca ff c0 	sub	r10,r9,-64
8000223c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002240:	58 08       	cp.w	r8,0
80002242:	c0 21       	brne	80002246 <_get_interrupt_handler+0x1e>
80002244:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002246:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000224a:	48 5a       	lddpc	r10,8000225c <_get_interrupt_handler+0x34>
8000224c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002250:	f0 08 11 1f 	rsub	r8,r8,31
80002254:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002256:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000225a:	5e fc       	retal	r12
8000225c:	80 00       	ld.sh	r0,r0[0x0]
8000225e:	3e 00       	mov	r0,-32

80002260 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002260:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002262:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002266:	99 a8       	st.w	r12[0x28],r8
}
80002268:	5e fc       	retal	r12
8000226a:	d7 03       	nop

8000226c <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
8000226c:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
8000226e:	ec 5b bb 9f 	cp.w	r11,899999
80002272:	e0 8b 00 04 	brhi	8000227a <pm_enable_osc0_crystal+0xe>
80002276:	30 4b       	mov	r11,4
80002278:	c1 38       	rjmp	8000229e <pm_enable_osc0_crystal+0x32>
8000227a:	e0 68 c6 bf 	mov	r8,50879
8000227e:	ea 18 00 2d 	orh	r8,0x2d
80002282:	10 3b       	cp.w	r11,r8
80002284:	e0 8b 00 04 	brhi	8000228c <pm_enable_osc0_crystal+0x20>
80002288:	30 5b       	mov	r11,5
8000228a:	c0 a8       	rjmp	8000229e <pm_enable_osc0_crystal+0x32>
8000228c:	e0 68 12 00 	mov	r8,4608
80002290:	ea 18 00 7a 	orh	r8,0x7a
80002294:	10 3b       	cp.w	r11,r8
80002296:	f9 bb 03 06 	movlo	r11,6
8000229a:	f9 bb 02 07 	movhs	r11,7
8000229e:	f0 1f 00 02 	mcall	800022a4 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800022a2:	d8 02       	popm	pc
800022a4:	80 00       	ld.sh	r0,r0[0x0]
800022a6:	22 60       	sub	r0,38

800022a8 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800022a8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800022aa:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800022ae:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800022b0:	78 08       	ld.w	r8,r12[0x0]
800022b2:	a3 a8       	sbr	r8,0x2
800022b4:	99 08       	st.w	r12[0x0],r8
}
800022b6:	5e fc       	retal	r12

800022b8 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
800022b8:	79 58       	ld.w	r8,r12[0x54]
800022ba:	e2 18 00 80 	andl	r8,0x80,COH
800022be:	cf d0       	breq	800022b8 <pm_wait_for_clk0_ready>
}
800022c0:	5e fc       	retal	r12
800022c2:	d7 03       	nop

800022c4 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
800022c4:	eb cd 40 80 	pushm	r7,lr
800022c8:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
800022ca:	f0 1f 00 04 	mcall	800022d8 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
800022ce:	0e 9c       	mov	r12,r7
800022d0:	f0 1f 00 03 	mcall	800022dc <pm_enable_clk0+0x18>
}
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	22 a8       	sub	r8,42
800022dc:	80 00       	ld.sh	r0,r0[0x0]
800022de:	22 b8       	sub	r8,43

800022e0 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
800022e0:	eb cd 40 d0 	pushm	r4,r6-r7,lr
800022e4:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
800022e8:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
800022ea:	09 f7       	ld.ub	r7,r4[0x7]
800022ec:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
800022f0:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
800022f4:	09 b4       	ld.ub	r4,r4[0x3]
800022f6:	08 96       	mov	r6,r4
800022f8:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
800022fc:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002300:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002304:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002308:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
8000230c:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002310:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002314:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002318:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
8000231a:	79 58       	ld.w	r8,r12[0x54]
8000231c:	e2 18 00 20 	andl	r8,0x20,COH
80002320:	cf d0       	breq	8000231a <pm_cksel+0x3a>
}
80002322:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002326 <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002326:	eb cd 40 80 	pushm	r7,lr
8000232a:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
8000232c:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
8000232e:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002332:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002336:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
8000233a:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
8000233e:	2f 8b       	sub	r11,-8
80002340:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002344:	e3 cd 80 80 	ldm	sp++,r7,pc

80002348 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002348:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
8000234a:	2f 8b       	sub	r11,-8
8000234c:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002350:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002354:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002358:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
8000235c:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002360:	d8 02       	popm	pc

80002362 <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002362:	2f 8b       	sub	r11,-8
80002364:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002368:	a1 a8       	sbr	r8,0x0
8000236a:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
8000236e:	5e fc       	retal	r12

80002370 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002370:	79 58       	ld.w	r8,r12[0x54]
80002372:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002376:	cf d0       	breq	80002370 <pm_wait_for_pll0_locked>
}
80002378:	5e fc       	retal	r12

8000237a <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
8000237a:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
8000237c:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002380:	99 08       	st.w	r12[0x0],r8
}
80002382:	5e fc       	retal	r12

80002384 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002384:	eb cd 40 c0 	pushm	r6-r7,lr
80002388:	18 97       	mov	r7,r12
8000238a:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
8000238c:	f0 1f 00 06 	mcall	800023a4 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002390:	0c 9b       	mov	r11,r6
80002392:	0e 9c       	mov	r12,r7
80002394:	f0 1f 00 05 	mcall	800023a8 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002398:	30 1b       	mov	r11,1
8000239a:	0e 9c       	mov	r12,r7
8000239c:	f0 1f 00 04 	mcall	800023ac <pm_switch_to_osc0+0x28>
}
800023a0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	22 6c       	sub	r12,38
800023a8:	80 00       	ld.sh	r0,r0[0x0]
800023aa:	22 c4       	sub	r4,44
800023ac:	80 00       	ld.sh	r0,r0[0x0]
800023ae:	23 7a       	sub	r10,55

800023b0 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800023b0:	58 0b       	cp.w	r11,0
800023b2:	c1 90       	breq	800023e4 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800023b4:	58 6c       	cp.w	r12,6
800023b6:	e0 8b 00 17 	brhi	800023e4 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800023ba:	76 0a       	ld.w	r10,r11[0x0]
800023bc:	fe 78 30 00 	mov	r8,-53248
800023c0:	f8 c9 ff f0 	sub	r9,r12,-16
800023c4:	a5 79       	lsl	r9,0x5
800023c6:	f0 09 00 09 	add	r9,r8,r9
800023ca:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800023cc:	76 19       	ld.w	r9,r11[0x4]
800023ce:	a5 7c       	lsl	r12,0x5
800023d0:	f0 0c 00 0c 	add	r12,r8,r12
800023d4:	f8 c8 fd fc 	sub	r8,r12,-516
800023d8:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800023da:	76 28       	ld.w	r8,r11[0x8]
800023dc:	f8 cc fd f8 	sub	r12,r12,-520
800023e0:	99 08       	st.w	r12[0x0],r8
800023e2:	5e fd       	retal	0

  return PWM_SUCCESS;
800023e4:	5e ff       	retal	1

800023e6 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800023e6:	18 98       	mov	r8,r12
800023e8:	e0 18 ff 80 	andl	r8,0xff80
800023ec:	c0 20       	breq	800023f0 <pwm_start_channels+0xa>
800023ee:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800023f0:	fe 78 30 00 	mov	r8,-53248
800023f4:	91 1c       	st.w	r8[0x4],r12
800023f6:	5e fd       	retal	0

800023f8 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800023f8:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
800023fc:	58 0c       	cp.w	r12,0
800023fe:	c0 21       	brne	80002402 <pwm_init+0xa>
80002400:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002402:	e6 18 00 01 	andh	r8,0x1,COH
80002406:	c0 91       	brne	80002418 <pwm_init+0x20>
80002408:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000240a:	fe 78 30 00 	mov	r8,-53248
8000240e:	37 f9       	mov	r9,127
80002410:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002412:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002414:	d5 03       	csrf	0x10
80002416:	c0 68       	rjmp	80002422 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002418:	fe 78 30 00 	mov	r8,-53248
8000241c:	37 f9       	mov	r9,127
8000241e:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002420:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002422:	78 08       	ld.w	r8,r12[0x0]
80002424:	78 39       	ld.w	r9,r12[0xc]
80002426:	a9 69       	lsl	r9,0x8
80002428:	f3 e8 11 09 	or	r9,r9,r8<<0x10
8000242c:	78 18       	ld.w	r8,r12[0x4]
8000242e:	10 49       	or	r9,r8
80002430:	78 28       	ld.w	r8,r12[0x8]
80002432:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002436:	fe 78 30 00 	mov	r8,-53248
8000243a:	91 09       	st.w	r8[0x0],r9
8000243c:	5e fd       	retal	0

8000243e <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000243e:	f8 c8 00 01 	sub	r8,r12,1
80002442:	f0 0b 00 0b 	add	r11,r8,r11
80002446:	f6 0c 0d 0a 	divu	r10,r11,r12
8000244a:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
8000244c:	f4 c8 00 01 	sub	r8,r10,1
80002450:	e0 48 00 fe 	cp.w	r8,254
80002454:	e0 88 00 03 	brls	8000245a <getBaudDiv+0x1c>
80002458:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
8000245a:	5c 8c       	casts.h	r12
}
8000245c:	5e fc       	retal	r12

8000245e <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000245e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002462:	30 18       	mov	r8,1
80002464:	f0 09 18 00 	cp.b	r9,r8
80002468:	e0 88 00 04 	brls	80002470 <spi_initMaster+0x12>
8000246c:	30 2c       	mov	r12,2
8000246e:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002470:	e0 68 00 80 	mov	r8,128
80002474:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002476:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002478:	30 19       	mov	r9,1
8000247a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
8000247e:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002482:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002486:	30 09       	mov	r9,0
80002488:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
8000248c:	30 fa       	mov	r10,15
8000248e:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002492:	99 18       	st.w	r12[0x4],r8
80002494:	5e f9       	retal	r9

80002496 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002496:	78 18       	ld.w	r8,r12[0x4]
80002498:	ea 18 00 0f 	orh	r8,0xf
8000249c:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
8000249e:	78 18       	ld.w	r8,r12[0x4]
800024a0:	e2 18 00 04 	andl	r8,0x4,COH
800024a4:	c0 f0       	breq	800024c2 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800024a6:	30 e8       	mov	r8,14
800024a8:	f0 0b 18 00 	cp.b	r11,r8
800024ac:	e0 8b 00 19 	brhi	800024de <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800024b0:	78 18       	ld.w	r8,r12[0x4]
800024b2:	b1 6b       	lsl	r11,0x10
800024b4:	ea 1b ff f0 	orh	r11,0xfff0
800024b8:	e8 1b ff ff 	orl	r11,0xffff
800024bc:	10 6b       	and	r11,r8
800024be:	99 1b       	st.w	r12[0x4],r11
800024c0:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800024c2:	30 38       	mov	r8,3
800024c4:	f0 0b 18 00 	cp.b	r11,r8
800024c8:	e0 8b 00 0b 	brhi	800024de <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800024cc:	78 18       	ld.w	r8,r12[0x4]
800024ce:	2f 0b       	sub	r11,-16
800024d0:	30 19       	mov	r9,1
800024d2:	f2 0b 09 4b 	lsl	r11,r9,r11
800024d6:	5c db       	com	r11
800024d8:	10 6b       	and	r11,r8
800024da:	99 1b       	st.w	r12[0x4],r11
800024dc:	5e fd       	retal	0
800024de:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800024e0:	5e fc       	retal	r12

800024e2 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800024e2:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800024e6:	c0 58       	rjmp	800024f0 <spi_unselectChip+0xe>
		if (!timeout--) {
800024e8:	58 08       	cp.w	r8,0
800024ea:	c0 21       	brne	800024ee <spi_unselectChip+0xc>
800024ec:	5e ff       	retal	1
800024ee:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
800024f0:	78 49       	ld.w	r9,r12[0x10]
800024f2:	e2 19 02 00 	andl	r9,0x200,COH
800024f6:	cf 90       	breq	800024e8 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800024f8:	78 18       	ld.w	r8,r12[0x4]
800024fa:	ea 18 00 0f 	orh	r8,0xf
800024fe:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002500:	fc 18 01 00 	movh	r8,0x100
80002504:	99 08       	st.w	r12[0x0],r8
80002506:	5e fd       	retal	0

80002508 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002508:	eb cd 40 f8 	pushm	r3-r7,lr
8000250c:	18 95       	mov	r5,r12
8000250e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002510:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002514:	30 38       	mov	r8,3
80002516:	f0 06 18 00 	cp.b	r6,r8
8000251a:	e0 8b 00 4d 	brhi	800025b4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000251e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002522:	30 18       	mov	r8,1
80002524:	f0 04 18 00 	cp.b	r4,r8
80002528:	e0 8b 00 46 	brhi	800025b4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
8000252c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002530:	30 78       	mov	r8,7
80002532:	f0 03 18 00 	cp.b	r3,r8
80002536:	e0 88 00 3f 	brls	800025b4 <spi_setupChipReg+0xac>
8000253a:	31 08       	mov	r8,16
8000253c:	f0 03 18 00 	cp.b	r3,r8
80002540:	e0 8b 00 3a 	brhi	800025b4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002544:	14 9b       	mov	r11,r10
80002546:	6e 1c       	ld.w	r12,r7[0x4]
80002548:	f0 1f 00 1d 	mcall	800025bc <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
8000254c:	c3 45       	brlt	800025b4 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000254e:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002550:	ec 09 16 01 	lsr	r9,r6,0x1
80002554:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002558:	ec 16 00 01 	eorl	r6,0x1
8000255c:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002560:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002564:	20 83       	sub	r3,8
80002566:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000256a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000256e:	ef 39 00 09 	ld.ub	r9,r7[9]
80002572:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002576:	ef 39 00 0a 	ld.ub	r9,r7[10]
8000257a:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000257e:	0f 89       	ld.ub	r9,r7[0x0]
80002580:	30 1a       	mov	r10,1
80002582:	f4 09 18 00 	cp.b	r9,r10
80002586:	c0 e0       	breq	800025a2 <spi_setupChipReg+0x9a>
80002588:	c0 a3       	brcs	8000259c <spi_setupChipReg+0x94>
8000258a:	30 2a       	mov	r10,2
8000258c:	f4 09 18 00 	cp.b	r9,r10
80002590:	c0 c0       	breq	800025a8 <spi_setupChipReg+0xa0>
80002592:	30 3a       	mov	r10,3
80002594:	f4 09 18 00 	cp.b	r9,r10
80002598:	c0 e1       	brne	800025b4 <spi_setupChipReg+0xac>
8000259a:	c0 a8       	rjmp	800025ae <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
8000259c:	8b c8       	st.w	r5[0x30],r8
8000259e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800025a2:	8b d8       	st.w	r5[0x34],r8
800025a4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
800025a8:	8b e8       	st.w	r5[0x38],r8
800025aa:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
800025ae:	8b f8       	st.w	r5[0x3c],r8
800025b0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
800025b4:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
800025b6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800025ba:	00 00       	add	r0,r0
800025bc:	80 00       	ld.sh	r0,r0[0x0]
800025be:	24 3e       	sub	lr,67

800025c0 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800025c0:	30 18       	mov	r8,1
800025c2:	99 08       	st.w	r12[0x0],r8
}
800025c4:	5e fc       	retal	r12

800025c6 <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
800025c6:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800025ca:	c0 58       	rjmp	800025d4 <spi_write+0xe>
		if (!timeout--) {
800025cc:	58 08       	cp.w	r8,0
800025ce:	c0 21       	brne	800025d2 <spi_write+0xc>
800025d0:	5e ff       	retal	1
800025d2:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
800025d4:	78 49       	ld.w	r9,r12[0x10]
800025d6:	e2 19 00 02 	andl	r9,0x2,COH
800025da:	cf 90       	breq	800025cc <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800025dc:	5c 7b       	castu.h	r11
800025de:	99 3b       	st.w	r12[0xc],r11
800025e0:	5e fd       	retal	0

800025e2 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800025e2:	76 09       	ld.w	r9,r11[0x0]
800025e4:	58 29       	cp.w	r9,2
800025e6:	e0 88 00 03 	brls	800025ec <tc_init_waveform+0xa>
800025ea:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800025ec:	76 18       	ld.w	r8,r11[0x4]
800025ee:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800025f2:	af ba       	sbr	r10,0xf
800025f4:	10 9b       	mov	r11,r8
800025f6:	e6 1b c0 00 	andh	r11,0xc000,COH
800025fa:	16 4a       	or	r10,r11
800025fc:	10 9b       	mov	r11,r8
800025fe:	e6 1b 30 00 	andh	r11,0x3000,COH
80002602:	16 4a       	or	r10,r11
80002604:	10 9b       	mov	r11,r8
80002606:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000260a:	16 4a       	or	r10,r11
8000260c:	10 9b       	mov	r11,r8
8000260e:	e6 1b 03 00 	andh	r11,0x300,COH
80002612:	16 4a       	or	r10,r11
80002614:	10 9b       	mov	r11,r8
80002616:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000261a:	16 4a       	or	r10,r11
8000261c:	10 9b       	mov	r11,r8
8000261e:	e6 1b 00 30 	andh	r11,0x30,COH
80002622:	16 4a       	or	r10,r11
80002624:	10 9b       	mov	r11,r8
80002626:	e6 1b 00 0c 	andh	r11,0xc,COH
8000262a:	16 4a       	or	r10,r11
8000262c:	10 9b       	mov	r11,r8
8000262e:	e6 1b 00 03 	andh	r11,0x3,COH
80002632:	16 4a       	or	r10,r11
80002634:	10 9b       	mov	r11,r8
80002636:	e2 1b 60 00 	andl	r11,0x6000,COH
8000263a:	16 4a       	or	r10,r11
8000263c:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002640:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002644:	10 9b       	mov	r11,r8
80002646:	e2 1b 0c 00 	andl	r11,0xc00,COH
8000264a:	16 4a       	or	r10,r11
8000264c:	10 9b       	mov	r11,r8
8000264e:	e2 1b 03 00 	andl	r11,0x300,COH
80002652:	16 4a       	or	r10,r11
80002654:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002658:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
8000265c:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002660:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002664:	10 9b       	mov	r11,r8
80002666:	e2 1b 00 30 	andl	r11,0x30,COH
8000266a:	16 4a       	or	r10,r11
8000266c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002670:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002674:	a5 69       	lsl	r9,0x4
80002676:	2f f9       	sub	r9,-1
80002678:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
8000267c:	5e fd       	retal	0

8000267e <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000267e:	58 2b       	cp.w	r11,2
80002680:	e0 88 00 03 	brls	80002686 <tc_start+0x8>
80002684:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002686:	a7 6b       	lsl	r11,0x6
80002688:	16 0c       	add	r12,r11
8000268a:	30 58       	mov	r8,5
8000268c:	99 08       	st.w	r12[0x0],r8
8000268e:	5e fd       	retal	0

80002690 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002690:	58 2b       	cp.w	r11,2
80002692:	e0 88 00 03 	brls	80002698 <tc_write_rc+0x8>
80002696:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002698:	f6 08 15 04 	lsl	r8,r11,0x4
8000269c:	2f f8       	sub	r8,-1
8000269e:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800026a2:	e2 18 80 00 	andl	r8,0x8000,COH
800026a6:	c0 c0       	breq	800026be <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800026a8:	a7 6b       	lsl	r11,0x6
800026aa:	16 0c       	add	r12,r11
800026ac:	2e 4c       	sub	r12,-28
800026ae:	78 08       	ld.w	r8,r12[0x0]
800026b0:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800026b4:	e0 18 00 00 	andl	r8,0x0
800026b8:	f3 e8 10 08 	or	r8,r9,r8
800026bc:	99 08       	st.w	r12[0x0],r8

  return value;
800026be:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800026c2:	5e fc       	retal	r12

800026c4 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800026c4:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800026c8:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800026cc:	58 2b       	cp.w	r11,2
800026ce:	e0 88 00 04 	brls	800026d6 <tc_configure_interrupts+0x12>
800026d2:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800026d6:	ee 19 00 01 	eorh	r9,0x1
800026da:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
800026de:	74 08       	ld.w	r8,r10[0x0]
800026e0:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
800026e4:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
800026e8:	a7 6e       	lsl	lr,0x6
800026ea:	fd e7 10 7e 	or	lr,lr,r7<<0x7
800026ee:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
800026f2:	0e 4e       	or	lr,r7
800026f4:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
800026f8:	fd e7 10 5e 	or	lr,lr,r7<<0x5
800026fc:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002700:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002704:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002708:	fd e7 10 3e 	or	lr,lr,r7<<0x3
8000270c:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002710:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002714:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002718:	fd e8 10 18 	or	r8,lr,r8<<0x1
8000271c:	f6 0e 15 06 	lsl	lr,r11,0x6
80002720:	f8 0e 00 0e 	add	lr,r12,lr
80002724:	2d ce       	sub	lr,-36
80002726:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002728:	58 09       	cp.w	r9,0
8000272a:	c0 20       	breq	8000272e <tc_configure_interrupts+0x6a>
8000272c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000272e:	74 08       	ld.w	r8,r10[0x0]
80002730:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002734:	e0 65 00 80 	mov	r5,128
80002738:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
8000273c:	74 08       	ld.w	r8,r10[0x0]
8000273e:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002742:	f9 b4 00 40 	moveq	r4,64
80002746:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
8000274a:	74 08       	ld.w	r8,r10[0x0]
8000274c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002750:	f9 b3 00 20 	moveq	r3,32
80002754:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002758:	74 08       	ld.w	r8,r10[0x0]
8000275a:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000275e:	f9 b2 00 10 	moveq	r2,16
80002762:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002766:	74 08       	ld.w	r8,r10[0x0]
80002768:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000276c:	f9 b6 00 08 	moveq	r6,8
80002770:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002774:	74 08       	ld.w	r8,r10[0x0]
80002776:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
8000277a:	f9 b7 00 04 	moveq	r7,4
8000277e:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002782:	74 08       	ld.w	r8,r10[0x0]
80002784:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002788:	f9 be 00 02 	moveq	lr,2
8000278c:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002790:	74 08       	ld.w	r8,r10[0x0]
80002792:	ec 18 00 01 	eorl	r8,0x1
80002796:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000279a:	eb e8 10 08 	or	r8,r5,r8
8000279e:	08 48       	or	r8,r4
800027a0:	06 48       	or	r8,r3
800027a2:	04 48       	or	r8,r2
800027a4:	0c 48       	or	r8,r6
800027a6:	0e 48       	or	r8,r7
800027a8:	1c 48       	or	r8,lr
800027aa:	f6 0a 15 06 	lsl	r10,r11,0x6
800027ae:	f8 0a 00 0a 	add	r10,r12,r10
800027b2:	2d 8a       	sub	r10,-40
800027b4:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800027b6:	a7 6b       	lsl	r11,0x6
800027b8:	2e 0b       	sub	r11,-32
800027ba:	16 0c       	add	r12,r11
800027bc:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800027be:	58 09       	cp.w	r9,0
800027c0:	c0 31       	brne	800027c6 <tc_configure_interrupts+0x102>
800027c2:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800027c6:	d5 03       	csrf	0x10
800027c8:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

800027cc <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
800027cc:	4a 78       	lddpc	r8,80002868 <twi_master_interrupt_handler+0x9c>
800027ce:	70 08       	ld.w	r8,r8[0x0]
800027d0:	70 89       	ld.w	r9,r8[0x20]
800027d2:	4a 7a       	lddpc	r10,8000286c <twi_master_interrupt_handler+0xa0>
800027d4:	74 0a       	ld.w	r10,r10[0x0]
800027d6:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
800027da:	12 9a       	mov	r10,r9
800027dc:	e2 1a 01 00 	andl	r10,0x100,COH
800027e0:	c3 91       	brne	80002852 <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
800027e2:	12 9a       	mov	r10,r9
800027e4:	e2 1a 00 02 	andl	r10,0x2,COH
800027e8:	c1 70       	breq	80002816 <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
800027ea:	4a 29       	lddpc	r9,80002870 <twi_master_interrupt_handler+0xa4>
800027ec:	72 0a       	ld.w	r10,r9[0x0]
800027ee:	70 cb       	ld.w	r11,r8[0x30]
800027f0:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
800027f2:	72 0a       	ld.w	r10,r9[0x0]
800027f4:	2f fa       	sub	r10,-1
800027f6:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
800027f8:	49 f9       	lddpc	r9,80002874 <twi_master_interrupt_handler+0xa8>
800027fa:	72 0a       	ld.w	r10,r9[0x0]
800027fc:	20 1a       	sub	r10,1
800027fe:	93 0a       	st.w	r9[0x0],r10
80002800:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
80002802:	58 19       	cp.w	r9,1
80002804:	f9 b9 00 02 	moveq	r9,2
80002808:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
8000280c:	49 a9       	lddpc	r9,80002874 <twi_master_interrupt_handler+0xa8>
8000280e:	72 09       	ld.w	r9,r9[0x0]
80002810:	58 09       	cp.w	r9,0
80002812:	c2 30       	breq	80002858 <twi_master_interrupt_handler+0x8c>
80002814:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
80002816:	12 9a       	mov	r10,r9
80002818:	e2 1a 00 04 	andl	r10,0x4,COH
8000281c:	c1 70       	breq	8000284a <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
8000281e:	49 79       	lddpc	r9,80002878 <twi_master_interrupt_handler+0xac>
80002820:	72 0a       	ld.w	r10,r9[0x0]
80002822:	20 1a       	sub	r10,1
80002824:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
80002826:	72 09       	ld.w	r9,r9[0x0]
80002828:	58 09       	cp.w	r9,0
8000282a:	e0 89 00 0a 	brgt	8000283e <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
8000282e:	49 09       	lddpc	r9,8000286c <twi_master_interrupt_handler+0xa0>
80002830:	30 1a       	mov	r10,1
80002832:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
80002834:	3f fa       	mov	r10,-1
80002836:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
80002838:	72 09       	ld.w	r9,r9[0x0]
8000283a:	91 99       	st.w	r8[0x24],r9
8000283c:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
8000283e:	49 0a       	lddpc	r10,8000287c <twi_master_interrupt_handler+0xb0>
80002840:	74 09       	ld.w	r9,r10[0x0]
80002842:	13 3b       	ld.ub	r11,r9++
80002844:	91 db       	st.w	r8[0x34],r11
80002846:	95 09       	st.w	r10[0x0],r9
80002848:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
8000284a:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
8000284e:	c0 51       	brne	80002858 <twi_master_interrupt_handler+0x8c>
80002850:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80002852:	30 1a       	mov	r10,1
80002854:	48 b9       	lddpc	r9,80002880 <twi_master_interrupt_handler+0xb4>
80002856:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80002858:	3f f9       	mov	r9,-1
8000285a:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
8000285c:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
8000285e:	30 09       	mov	r9,0
80002860:	48 98       	lddpc	r8,80002884 <twi_master_interrupt_handler+0xb8>
80002862:	b0 89       	st.b	r8[0x0],r9
80002864:	d6 03       	rete
80002866:	00 00       	add	r0,r0
80002868:	00 00       	add	r0,r0
8000286a:	00 ec       	st.h	--r0,r12
8000286c:	00 00       	add	r0,r0
8000286e:	00 e8       	st.h	--r0,r8
80002870:	00 00       	add	r0,r0
80002872:	00 f8       	st.b	--r0,r8
80002874:	00 00       	add	r0,r0
80002876:	00 f4       	st.b	--r0,r4
80002878:	00 00       	add	r0,r0
8000287a:	00 e4       	st.h	--r0,r4
8000287c:	00 00       	add	r0,r0
8000287e:	00 f0       	st.b	--r0,r0
80002880:	00 00       	add	r0,r0
80002882:	00 e1       	st.h	--r0,r1
80002884:	00 00       	add	r0,r0
80002886:	00 e0       	st.h	--r0,r0

80002888 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80002888:	eb cd 40 e0 	pushm	r5-r7,lr
8000288c:	20 1d       	sub	sp,4
8000288e:	18 97       	mov	r7,r12
80002890:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
80002892:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80002896:	4a 19       	lddpc	r9,80002918 <twi_master_init+0x90>
80002898:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
8000289a:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
8000289c:	3f f9       	mov	r9,-1
8000289e:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
800028a0:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
800028a2:	e0 69 00 80 	mov	r9,128
800028a6:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800028a8:	e6 18 00 01 	andh	r8,0x1,COH
800028ac:	c0 21       	brne	800028b0 <twi_master_init+0x28>
      cpu_irq_enable();
800028ae:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
800028b0:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800028b2:	e1 b8 00 00 	mfsr	r8,0x0
800028b6:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800028b8:	d3 03       	ssrf	0x10

	return flags;
800028ba:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
800028bc:	30 3a       	mov	r10,3
800028be:	e0 6b 01 60 	mov	r11,352
800028c2:	49 7c       	lddpc	r12,8000291c <twi_master_init+0x94>
800028c4:	f0 1f 00 17 	mcall	80002920 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800028c8:	e6 16 00 01 	andh	r6,0x1,COH
800028cc:	c0 21       	brne	800028d0 <twi_master_init+0x48>
      cpu_irq_enable();
800028ce:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
800028d0:	6a 19       	ld.w	r9,r5[0x4]
800028d2:	a1 79       	lsl	r9,0x1
800028d4:	6a 08       	ld.w	r8,r5[0x0]
800028d6:	f0 09 0d 08 	divu	r8,r8,r9
800028da:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800028dc:	e0 48 00 ff 	cp.w	r8,255
800028e0:	e0 8b 00 04 	brhi	800028e8 <twi_master_init+0x60>
800028e4:	30 09       	mov	r9,0
800028e6:	c0 f8       	rjmp	80002904 <twi_master_init+0x7c>
800028e8:	30 09       	mov	r9,0
800028ea:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800028ec:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800028ee:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800028f0:	e0 48 00 ff 	cp.w	r8,255
800028f4:	5f bb       	srhi	r11
800028f6:	58 69       	cp.w	r9,6
800028f8:	5f 8a       	srls	r10
800028fa:	f7 ea 00 0a 	and	r10,r11,r10
800028fe:	f8 0a 18 00 	cp.b	r10,r12
80002902:	cf 51       	brne	800028ec <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
80002904:	b1 69       	lsl	r9,0x10
80002906:	f3 e8 10 89 	or	r9,r9,r8<<0x8
8000290a:	f3 e8 10 08 	or	r8,r9,r8
8000290e:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80002910:	2f fd       	sub	sp,-4
80002912:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002916:	00 00       	add	r0,r0
80002918:	00 00       	add	r0,r0
8000291a:	00 ec       	st.h	--r0,r12
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	27 cc       	sub	r12,124
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	21 54       	sub	r4,21

80002924 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002924:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002928:	fe c0 ed 28 	sub	r0,pc,-4824

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
8000292c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002930:	d5 53       	csrf	0x15
  cp      r0, r1
80002932:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80002934:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80002936:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002938:	c0 72       	brcc	80002946 <idata_load_loop_end>
  st.d    r0++, r4
8000293a:	fe c2 b6 8a 	sub	r2,pc,-18806

8000293e <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
8000293e:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002940:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80002942:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002944:	cf d3       	brcs	8000293e <idata_load_loop>

80002946 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002946:	30 80       	mov	r0,8
  mov     r2, 0
80002948:	e0 61 01 08 	mov	r1,264
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
8000294c:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000294e:	c0 62       	brcc	8000295a <udata_clear_loop_end>
  brlo    udata_clear_loop
80002950:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002952:	30 03       	mov	r3,0

80002954 <udata_clear_loop>:
80002954:	a1 22       	st.d	r0++,r2
80002956:	02 30       	cp.w	r0,r1
80002958:	cf e3       	brcs	80002954 <udata_clear_loop>

8000295a <udata_clear_loop_end>:
8000295a:	fe cf ee da 	sub	pc,pc,-4390
8000295e:	d7 03       	nop

80002960 <_setOutput>:
 *
 * Created 06.11.17 MLN
 * Last modified 08.11.17 MLN
 */

void _setOutput (uint16_t inputA, uint16_t inputB){
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
80002964:	18 96       	mov	r6,r12
80002966:	16 97       	mov	r7,r11
	// First we update DA0-9 parallel inputs
	
	// Output is masked to only affect PB0-9 in case of input error
	uint32_t output = inputA & AUDIOOUTPUTMASK;
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
80002968:	e0 6b 03 ff 	mov	r11,1023
8000296c:	30 1c       	mov	r12,1
8000296e:	f0 1f 00 1f 	mcall	800029e8 <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
80002972:	f7 d6 c0 0a 	bfextu	r11,r6,0x0,0xa
80002976:	30 1c       	mov	r12,1
80002978:	f0 1f 00 1d 	mcall	800029ec <_setOutput+0x8c>
	output = inputB & AUDIOOUTPUTMASK;
	
	
	
	// Then we enable the DAC by setting active-low clear and power-down
	gpio_set_gpio_pin(DAC_PD_PIN);
8000297c:	32 ac       	mov	r12,42
8000297e:	f0 1f 00 1d 	mcall	800029f0 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CLR_PIN);
80002982:	32 fc       	mov	r12,47
80002984:	f0 1f 00 1b 	mcall	800029f0 <_setOutput+0x90>
	
	
	// Then we load the data in DAC channel A
	
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
80002988:	32 cc       	mov	r12,44
8000298a:	f0 1f 00 1b 	mcall	800029f4 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
8000298e:	32 dc       	mov	r12,45
80002990:	f0 1f 00 19 	mcall	800029f4 <_setOutput+0x94>
	// Selecting channel A
	gpio_set_gpio_pin(DAC_A0_PIN);
80002994:	32 bc       	mov	r12,43
80002996:	f0 1f 00 17 	mcall	800029f0 <_setOutput+0x90>
	// Loading data in Channel A
	gpio_clr_gpio_pin(DAC_LDAC_PIN);
8000299a:	32 ec       	mov	r12,46
8000299c:	f0 1f 00 16 	mcall	800029f4 <_setOutput+0x94>
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
800029a0:	32 dc       	mov	r12,45
800029a2:	f0 1f 00 14 	mcall	800029f0 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
800029a6:	32 cc       	mov	r12,44
800029a8:	f0 1f 00 12 	mcall	800029f0 <_setOutput+0x90>
	
	
	// We update the parallel input
	
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
800029ac:	e0 6b 03 ff 	mov	r11,1023
800029b0:	30 1c       	mov	r12,1
800029b2:	f0 1f 00 0e 	mcall	800029e8 <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
800029b6:	f7 d7 c0 0a 	bfextu	r11,r7,0x0,0xa
800029ba:	30 1c       	mov	r12,1
800029bc:	f0 1f 00 0c 	mcall	800029ec <_setOutput+0x8c>
	
	
	// We load input in channel B
	
	// Selecting channel B
	gpio_clr_gpio_pin(DAC_A0_PIN);
800029c0:	32 bc       	mov	r12,43
800029c2:	f0 1f 00 0d 	mcall	800029f4 <_setOutput+0x94>
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
800029c6:	32 cc       	mov	r12,44
800029c8:	f0 1f 00 0b 	mcall	800029f4 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
800029cc:	32 dc       	mov	r12,45
800029ce:	f0 1f 00 0a 	mcall	800029f4 <_setOutput+0x94>
	// Data is loaded in channel B
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
800029d2:	32 dc       	mov	r12,45
800029d4:	f0 1f 00 07 	mcall	800029f0 <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
800029d8:	32 cc       	mov	r12,44
800029da:	f0 1f 00 06 	mcall	800029f0 <_setOutput+0x90>
	
	
	
	// Final refresh
	gpio_set_gpio_pin(DAC_LDAC_PIN);
800029de:	32 ec       	mov	r12,46
800029e0:	f0 1f 00 04 	mcall	800029f0 <_setOutput+0x90>
}
800029e4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029e8:	80 00       	ld.sh	r0,r0[0x0]
800029ea:	21 46       	sub	r6,20
800029ec:	80 00       	ld.sh	r0,r0[0x0]
800029ee:	21 1e       	sub	lr,17
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	21 02       	sub	r2,16
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	21 2a       	sub	r10,18

800029f8 <tc1_irq>:
/* Timer 1 interruption
 *
 * This interruption occurs at 44.1 kHz for .wav playback
 *
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
800029f8:	d4 01       	pushm	lr
	_setOutput(audioR, audioL);
800029fa:	48 68       	lddpc	r8,80002a10 <tc1_irq+0x18>
800029fc:	90 8b       	ld.uh	r11,r8[0x0]
800029fe:	48 68       	lddpc	r8,80002a14 <tc1_irq+0x1c>
80002a00:	90 8c       	ld.uh	r12,r8[0x0]
80002a02:	f0 1f 00 06 	mcall	80002a18 <tc1_irq+0x20>
	nextSample = 1;
80002a06:	30 19       	mov	r9,1
80002a08:	48 58       	lddpc	r8,80002a1c <tc1_irq+0x24>
80002a0a:	b0 89       	st.b	r8[0x0],r9
}
80002a0c:	d4 02       	popm	lr
80002a0e:	d6 03       	rete
80002a10:	00 00       	add	r0,r0
80002a12:	00 fc       	st.b	--r0,r12
80002a14:	00 00       	add	r0,r0
80002a16:	01 00       	ld.w	r0,r0++
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	29 60       	sub	r0,-106
80002a1c:	00 00       	add	r0,r0
80002a1e:	00 fe       	st.b	--r0,lr

80002a20 <gfx_DrawCircle>:

void gfx_DrawPixel(Vector2 position, Color color){
	screen_SetPixel(position,color);
}

void gfx_DrawCircle(Vector2 center, uint16_t radius, uint8_t width, Color color){
80002a20:	d4 31       	pushm	r0-r7,lr
80002a22:	fa cd 00 80 	sub	sp,sp,128
80002a26:	fa c4 ff 5c 	sub	r4,sp,-164
80002a2a:	50 7c       	stdsp	sp[0x1c],r12
80002a2c:	50 3b       	stdsp	sp[0xc],r11
80002a2e:	88 0a       	ld.sh	r10,r4[0x0]
80002a30:	50 4a       	stdsp	sp[0x10],r10
80002a32:	09 a5       	ld.ub	r5,r4[0x2]
	int16_t x, y, e;
	x = 0;
	y = radius;
80002a34:	18 97       	mov	r7,r12
80002a36:	5c 87       	casts.h	r7
	e = 1 - radius;
80002a38:	f8 00 11 01 	rsub	r0,r12,1
80002a3c:	5c 80       	casts.h	r0
80002a3e:	14 91       	mov	r1,r10
80002a40:	5c 81       	casts.h	r1
80002a42:	50 21       	stdsp	sp[0x8],r1
80002a44:	30 06       	mov	r6,0
	
	do
	{
		if(width == radius)
80002a46:	50 6b       	stdsp	sp[0x18],r11
80002a48:	40 38       	lddsp	r8,sp[0xc]
80002a4a:	40 7a       	lddsp	r10,sp[0x1c]
80002a4c:	f4 08 19 00 	cp.h	r8,r10
80002a50:	c5 d1       	brne	80002b0a <gfx_DrawCircle+0xea>
		{
			screen_SetPixels(Rect(center.x -x, center.y +y, center.x+x, center.y +y),color);
80002a52:	40 22       	lddsp	r2,sp[0x8]
80002a54:	5c 72       	castu.h	r2
80002a56:	0e 93       	mov	r3,r7
80002a58:	e6 05 00 0a 	add	r10,r3,r5
80002a5c:	5c 5a       	castu.b	r10
80002a5e:	f3 d1 c0 10 	bfextu	r9,r1,0x0,0x10
80002a62:	50 09       	stdsp	sp[0x0],r9
80002a64:	14 98       	mov	r8,r10
80002a66:	04 99       	mov	r9,r2
80002a68:	40 0b       	lddsp	r11,sp[0x0]
80002a6a:	fa cc ff e0 	sub	r12,sp,-32
80002a6e:	f0 1f 00 93 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002a72:	68 18       	ld.w	r8,r4[0x4]
80002a74:	1a d8       	st.w	--sp,r8
80002a76:	fa e8 00 24 	ld.d	r8,sp[36]
80002a7a:	bb 29       	st.d	--sp,r8
80002a7c:	f0 1f 00 90 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x -x, center.y -y, center.x+x, center.y -y),color);
80002a80:	ea 03 01 03 	sub	r3,r5,r3
80002a84:	f5 d3 c0 08 	bfextu	r10,r3,0x0,0x8
80002a88:	14 98       	mov	r8,r10
80002a8a:	04 99       	mov	r9,r2
80002a8c:	40 3b       	lddsp	r11,sp[0xc]
80002a8e:	fa cc ff cc 	sub	r12,sp,-52
80002a92:	f0 1f 00 8a 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002a96:	68 18       	ld.w	r8,r4[0x4]
80002a98:	1a d8       	st.w	--sp,r8
80002a9a:	fa e8 00 38 	ld.d	r8,sp[56]
80002a9e:	bb 29       	st.d	--sp,r8
80002aa0:	f0 1f 00 87 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x -y, center.y +x, center.x+y, center.y +x),color);
80002aa4:	0e 92       	mov	r2,r7
80002aa6:	fb 08 00 2a 	ld.sh	r8,sp[42]
80002aaa:	10 02       	add	r2,r8
80002aac:	5c 72       	castu.h	r2

void gfx_DrawPixel(Vector2 position, Color color){
	screen_SetPixel(position,color);
}

void gfx_DrawCircle(Vector2 center, uint16_t radius, uint8_t width, Color color){
80002aae:	e7 d6 c0 08 	bfextu	r3,r6,0x0,0x8
	{
		if(width == radius)
		{
			screen_SetPixels(Rect(center.x -x, center.y +y, center.x+x, center.y +y),color);
			screen_SetPixels(Rect(center.x -x, center.y -y, center.x+x, center.y -y),color);
			screen_SetPixels(Rect(center.x -y, center.y +x, center.x+y, center.y +x),color);
80002ab2:	e6 05 00 0a 	add	r10,r3,r5
80002ab6:	5c 5a       	castu.b	r10
80002ab8:	fb 08 00 2a 	ld.sh	r8,sp[42]
80002abc:	0e 99       	mov	r9,r7
80002abe:	12 18       	sub	r8,r9
80002ac0:	5c 78       	castu.h	r8
80002ac2:	50 68       	stdsp	sp[0x18],r8
80002ac4:	14 98       	mov	r8,r10
80002ac6:	04 99       	mov	r9,r2
80002ac8:	40 6b       	lddsp	r11,sp[0x18]
80002aca:	fa cc ff b8 	sub	r12,sp,-72
80002ace:	f0 1f 00 7b 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002ad2:	68 18       	ld.w	r8,r4[0x4]
80002ad4:	1a d8       	st.w	--sp,r8
80002ad6:	fa e8 00 4c 	ld.d	r8,sp[76]
80002ada:	bb 29       	st.d	--sp,r8
80002adc:	f0 1f 00 78 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x -y, center.y -x, center.x+y, center.y -x),color);
80002ae0:	ea 03 01 03 	sub	r3,r5,r3
80002ae4:	f5 d3 c0 08 	bfextu	r10,r3,0x0,0x8
80002ae8:	2f 7d       	sub	sp,-36
80002aea:	14 98       	mov	r8,r10
80002aec:	04 99       	mov	r9,r2
80002aee:	40 0b       	lddsp	r11,sp[0x0]
80002af0:	fa cc ff c8 	sub	r12,sp,-56
80002af4:	f0 1f 00 71 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002af8:	68 18       	ld.w	r8,r4[0x4]
80002afa:	1a d8       	st.w	--sp,r8
80002afc:	fa e8 00 3c 	ld.d	r8,sp[60]
80002b00:	bb 29       	st.d	--sp,r8
80002b02:	f0 1f 00 6f 	mcall	80002cbc <gfx_DrawCircle+0x29c>
80002b06:	2f dd       	sub	sp,-12
80002b08:	cb 78       	rjmp	80002c76 <gfx_DrawCircle+0x256>
			Screen_SetPixel(Vector2_Add((Vector2){ y, x },center),color);
			Screen_SetPixel(Vector2_Add((Vector2){-y, x },center),color);
			Screen_SetPixel(Vector2_Add((Vector2){ y, -x},center),color);
			Screen_SetPixel(Vector2_Add((Vector2){-y, -x},center),color);*/
				
			screen_SetPixels(Rect(center.x + x, center.y + y - width, center.x + x, center.y + y),color);
80002b0a:	0e 98       	mov	r8,r7
80002b0c:	5c 58       	castu.b	r8
80002b0e:	50 08       	stdsp	sp[0x0],r8
80002b10:	10 92       	mov	r2,r8
80002b12:	0a 02       	add	r2,r5
80002b14:	5c 52       	castu.b	r2
80002b16:	40 3a       	lddsp	r10,sp[0xc]
80002b18:	e4 0a 01 08 	sub	r8,r2,r10
80002b1c:	5c 58       	castu.b	r8
80002b1e:	50 58       	stdsp	sp[0x14],r8
80002b20:	40 23       	lddsp	r3,sp[0x8]
80002b22:	5c 73       	castu.h	r3
80002b24:	04 98       	mov	r8,r2
80002b26:	06 99       	mov	r9,r3
80002b28:	40 5a       	lddsp	r10,sp[0x14]
80002b2a:	06 9b       	mov	r11,r3
80002b2c:	fa cc ff c0 	sub	r12,sp,-64
80002b30:	f0 1f 00 62 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002b34:	68 18       	ld.w	r8,r4[0x4]
80002b36:	1a d8       	st.w	--sp,r8
80002b38:	fa e8 00 44 	ld.d	r8,sp[68]
80002b3c:	bb 29       	st.d	--sp,r8
80002b3e:	f0 1f 00 60 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x + x, center.y - y, center.x + x, center.y - y + width),color);
80002b42:	fb 39 00 0f 	ld.ub	r9,sp[15]
80002b46:	ea 09 01 08 	sub	r8,r5,r9
80002b4a:	5c 58       	castu.b	r8
80002b4c:	50 38       	stdsp	sp[0xc],r8
80002b4e:	fb 38 00 0f 	ld.ub	r8,sp[15]
80002b52:	fb 3a 00 1b 	ld.ub	r10,sp[27]
80002b56:	14 08       	add	r8,r10
80002b58:	5c 58       	castu.b	r8
80002b5a:	50 48       	stdsp	sp[0x10],r8
80002b5c:	06 99       	mov	r9,r3
80002b5e:	40 3a       	lddsp	r10,sp[0xc]
80002b60:	06 9b       	mov	r11,r3
80002b62:	fa cc ff ac 	sub	r12,sp,-84
80002b66:	f0 1f 00 55 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002b6a:	68 18       	ld.w	r8,r4[0x4]
80002b6c:	1a d8       	st.w	--sp,r8
80002b6e:	fa e8 00 58 	ld.d	r8,sp[88]
80002b72:	bb 29       	st.d	--sp,r8
80002b74:	f0 1f 00 52 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x - x, center.y + y - width, center.x - x, center.y + y),color);
80002b78:	e7 d1 c0 10 	bfextu	r3,r1,0x0,0x10
80002b7c:	04 98       	mov	r8,r2
80002b7e:	06 99       	mov	r9,r3
80002b80:	40 ba       	lddsp	r10,sp[0x2c]
80002b82:	06 9b       	mov	r11,r3
80002b84:	fa cc ff 98 	sub	r12,sp,-104
80002b88:	f0 1f 00 4c 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002b8c:	68 18       	ld.w	r8,r4[0x4]
80002b8e:	1a d8       	st.w	--sp,r8
80002b90:	fa e8 00 6c 	ld.d	r8,sp[108]
80002b94:	bb 29       	st.d	--sp,r8
80002b96:	f0 1f 00 4a 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x - x, center.y - y, center.x - x, center.y - y + width),color);
80002b9a:	2f 7d       	sub	sp,-36
80002b9c:	40 18       	lddsp	r8,sp[0x4]
80002b9e:	06 99       	mov	r9,r3
80002ba0:	40 0a       	lddsp	r10,sp[0x0]
80002ba2:	06 9b       	mov	r11,r3
80002ba4:	fa cc ff a8 	sub	r12,sp,-88
80002ba8:	f0 1f 00 44 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002bac:	68 18       	ld.w	r8,r4[0x4]
80002bae:	1a d8       	st.w	--sp,r8
80002bb0:	fa e8 00 5c 	ld.d	r8,sp[92]
80002bb4:	bb 29       	st.d	--sp,r8
80002bb6:	f0 1f 00 42 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			
			screen_SetPixels(Rect(center.x + y - width, center.y + x, center.x + y, center.y + x),color);
80002bba:	0e 98       	mov	r8,r7
80002bbc:	fb 09 00 1e 	ld.sh	r9,sp[30]
80002bc0:	12 08       	add	r8,r9
80002bc2:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80002bc6:	50 3a       	stdsp	sp[0xc],r10

void gfx_DrawPixel(Vector2 position, Color color){
	screen_SetPixel(position,color);
}

void gfx_DrawCircle(Vector2 center, uint16_t radius, uint8_t width, Color color){
80002bc8:	e5 d6 c0 08 	bfextu	r2,r6,0x0,0x8
			screen_SetPixels(Rect(center.x + x, center.y + y - width, center.x + x, center.y + y),color);
			screen_SetPixels(Rect(center.x + x, center.y - y, center.x + x, center.y - y + width),color);
			screen_SetPixels(Rect(center.x - x, center.y + y - width, center.x - x, center.y + y),color);
			screen_SetPixels(Rect(center.x - x, center.y - y, center.x - x, center.y - y + width),color);
			
			screen_SetPixels(Rect(center.x + y - width, center.y + x, center.x + y, center.y + x),color);
80002bcc:	e4 05 00 03 	add	r3,r2,r5
80002bd0:	5c 53       	castu.b	r3
80002bd2:	fb 09 00 26 	ld.sh	r9,sp[38]
80002bd6:	12 18       	sub	r8,r9
80002bd8:	5c 78       	castu.h	r8
80002bda:	50 48       	stdsp	sp[0x10],r8
80002bdc:	06 98       	mov	r8,r3
80002bde:	14 99       	mov	r9,r10
80002be0:	06 9a       	mov	r10,r3
80002be2:	40 4b       	lddsp	r11,sp[0x10]
80002be4:	fa cc ff 94 	sub	r12,sp,-108
80002be8:	f0 1f 00 34 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002bec:	68 18       	ld.w	r8,r4[0x4]
80002bee:	1a d8       	st.w	--sp,r8
80002bf0:	fa e8 00 70 	ld.d	r8,sp[112]
80002bf4:	bb 29       	st.d	--sp,r8
80002bf6:	f0 1f 00 32 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x + y - width, center.y - x, center.x + y, center.y - x),color);
80002bfa:	ea 02 01 02 	sub	r2,r5,r2
80002bfe:	5c 52       	castu.b	r2
80002c00:	04 98       	mov	r8,r2
80002c02:	40 69       	lddsp	r9,sp[0x18]
80002c04:	04 9a       	mov	r10,r2
80002c06:	40 7b       	lddsp	r11,sp[0x1c]
80002c08:	fa cc ff 80 	sub	r12,sp,-128
80002c0c:	f0 1f 00 2b 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002c10:	68 18       	ld.w	r8,r4[0x4]
80002c12:	1a d8       	st.w	--sp,r8
80002c14:	fa e8 00 84 	ld.d	r8,sp[132]
80002c18:	bb 29       	st.d	--sp,r8
80002c1a:	f0 1f 00 29 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x - y, center.y + x, center.x - y + width, center.y + x),color);
80002c1e:	fb 08 00 36 	ld.sh	r8,sp[54]
80002c22:	0e 9a       	mov	r10,r7
80002c24:	14 18       	sub	r8,r10
80002c26:	fb 0a 00 3e 	ld.sh	r10,sp[62]
80002c2a:	f0 0a 00 09 	add	r9,r8,r10
80002c2e:	5c 79       	castu.h	r9
80002c30:	50 a9       	stdsp	sp[0x28],r9
80002c32:	5c 78       	castu.h	r8
80002c34:	50 98       	stdsp	sp[0x24],r8
80002c36:	2f 7d       	sub	sp,-36
80002c38:	06 98       	mov	r8,r3
80002c3a:	40 19       	lddsp	r9,sp[0x4]
80002c3c:	06 9a       	mov	r10,r3
80002c3e:	40 0b       	lddsp	r11,sp[0x0]
80002c40:	fa cc ff 90 	sub	r12,sp,-112
80002c44:	f0 1f 00 1d 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002c48:	68 18       	ld.w	r8,r4[0x4]
80002c4a:	1a d8       	st.w	--sp,r8
80002c4c:	fa e8 00 74 	ld.d	r8,sp[116]
80002c50:	bb 29       	st.d	--sp,r8
80002c52:	f0 1f 00 1b 	mcall	80002cbc <gfx_DrawCircle+0x29c>
			screen_SetPixels(Rect(center.x - y, center.y - x, center.x - y + width, center.y - x),color);
80002c56:	04 98       	mov	r8,r2
80002c58:	40 49       	lddsp	r9,sp[0x10]
80002c5a:	04 9a       	mov	r10,r2
80002c5c:	40 3b       	lddsp	r11,sp[0xc]
80002c5e:	fa cc ff 7c 	sub	r12,sp,-132
80002c62:	f0 1f 00 16 	mcall	80002cb8 <gfx_DrawCircle+0x298>
80002c66:	68 18       	ld.w	r8,r4[0x4]
80002c68:	1a d8       	st.w	--sp,r8
80002c6a:	fa e8 00 88 	ld.d	r8,sp[136]
80002c6e:	bb 29       	st.d	--sp,r8
80002c70:	f0 1f 00 13 	mcall	80002cbc <gfx_DrawCircle+0x29c>
80002c74:	2f ad       	sub	sp,-24
		}

		if(e < 0)
80002c76:	30 08       	mov	r8,0
80002c78:	f0 00 19 00 	cp.h	r0,r8
80002c7c:	c0 74       	brge	80002c8a <gfx_DrawCircle+0x26a>
			e += 3 + 2 * x;
80002c7e:	ec 08 15 01 	lsl	r8,r6,0x1
80002c82:	2f d0       	sub	r0,-3
80002c84:	10 00       	add	r0,r8
80002c86:	5c 80       	casts.h	r0
80002c88:	c0 98       	rjmp	80002c9a <gfx_DrawCircle+0x27a>
		else
			e += 5 + 2 * (x - y--);
80002c8a:	2f b0       	sub	r0,-5
80002c8c:	ec 07 01 08 	sub	r8,r6,r7
80002c90:	a1 78       	lsl	r8,0x1
80002c92:	10 00       	add	r0,r8
80002c94:	5c 80       	casts.h	r0
80002c96:	20 17       	sub	r7,1
80002c98:	5c 87       	casts.h	r7
		x++;
80002c9a:	2f f6       	sub	r6,-1
80002c9c:	5c 86       	casts.h	r6
80002c9e:	40 28       	lddsp	r8,sp[0x8]
80002ca0:	2f f8       	sub	r8,-1
80002ca2:	5c 88       	casts.h	r8
80002ca4:	50 28       	stdsp	sp[0x8],r8
80002ca6:	20 11       	sub	r1,1
80002ca8:	5c 81       	casts.h	r1
	} while(x  <= y);
80002caa:	ec 07 19 00 	cp.h	r7,r6
80002cae:	fe 94 fe cd 	brge	80002a48 <gfx_DrawCircle+0x28>
}
80002cb2:	2e 0d       	sub	sp,-128
80002cb4:	d8 32       	popm	r0-r7,pc
80002cb6:	00 00       	add	r0,r0
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	32 04       	mov	r4,32
80002cbc:	80 00       	ld.sh	r0,r0[0x0]
80002cbe:	33 78       	mov	r8,55

80002cc0 <gfx_Label>:
void gfx_FillScreen(Color color){


}

void gfx_Label(Vector2 position, char *content, uint8_t contentSize,TextSize textSize, Color color){
80002cc0:	d4 31       	pushm	r0-r7,lr
80002cc2:	20 cd       	sub	sp,48
80002cc4:	fa c1 ff ac 	sub	r1,sp,-84
80002cc8:	18 90       	mov	r0,r12
80002cca:	50 7b       	stdsp	sp[0x1c],r11
80002ccc:	50 0a       	stdsp	sp[0x0],r10
	if(*content == '\0' || contentSize == 0)
80002cce:	19 89       	ld.ub	r9,r12[0x0]
80002cd0:	30 08       	mov	r8,0
80002cd2:	f0 09 18 00 	cp.b	r9,r8
80002cd6:	5f 09       	sreq	r9
80002cd8:	f0 0b 18 00 	cp.b	r11,r8
80002cdc:	5f 0a       	sreq	r10
80002cde:	f3 ea 10 0a 	or	r10,r9,r10
80002ce2:	f0 0a 18 00 	cp.b	r10,r8
80002ce6:	e0 81 00 a3 	brne	80002e2c <gfx_Label+0x16c>
		return;
	Vector2 fontSize = {8,8};
	if(textSize == Medium){
80002cea:	40 0a       	lddsp	r10,sp[0x0]
80002cec:	58 1a       	cp.w	r10,1
80002cee:	f9 b8 00 14 	moveq	r8,20
80002cf2:	fb f8 0a 02 	st.weq	sp[0x8],r8
80002cf6:	f9 b2 00 10 	moveq	r2,16
80002cfa:	f9 b2 01 08 	movne	r2,8
80002cfe:	58 12       	cp.w	r2,1
80002d00:	fb f2 1a 02 	st.wne	sp[0x8],r2
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80002d04:	40 78       	lddsp	r8,sp[0x1c]
80002d06:	58 08       	cp.w	r8,0
80002d08:	e0 80 00 92 	breq	80002e2c <gfx_Label+0x16c>
		if(*content == '\0')
80002d0c:	58 09       	cp.w	r9,0
80002d0e:	e0 81 00 8f 	brne	80002e2c <gfx_Label+0x16c>
80002d12:	30 8a       	mov	r10,8
80002d14:	50 5a       	stdsp	sp[0x14],r10
80002d16:	31 09       	mov	r9,16
80002d18:	50 39       	stdsp	sp[0xc],r9
80002d1a:	30 08       	mov	r8,0
80002d1c:	50 68       	stdsp	sp[0x18],r8
80002d1e:	c0 f8       	rjmp	80002d3c <gfx_Label+0x7c>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80002d20:	2f f0       	sub	r0,-1
80002d22:	40 38       	lddsp	r8,sp[0xc]
80002d24:	2f 28       	sub	r8,-14
80002d26:	5c 88       	casts.h	r8
80002d28:	50 38       	stdsp	sp[0xc],r8
80002d2a:	40 58       	lddsp	r8,sp[0x14]
80002d2c:	2f 68       	sub	r8,-10
80002d2e:	5c 88       	casts.h	r8
80002d30:	50 58       	stdsp	sp[0x14],r8
		if(*content == '\0')
80002d32:	01 89       	ld.ub	r9,r0[0x0]
80002d34:	30 08       	mov	r8,0
80002d36:	f0 09 18 00 	cp.b	r9,r8
80002d3a:	c7 90       	breq	80002e2c <gfx_Label+0x16c>
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80002d3c:	40 2a       	lddsp	r10,sp[0x8]
80002d3e:	58 0a       	cp.w	r10,0
80002d40:	c6 d0       	breq	80002e1a <gfx_Label+0x15a>
80002d42:	30 03       	mov	r3,0
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80002d44:	40 59       	lddsp	r9,sp[0x14]
80002d46:	5c 89       	casts.h	r9
80002d48:	50 49       	stdsp	sp[0x10],r9
80002d4a:	c5 a8       	rjmp	80002dfe <gfx_Label+0x13e>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
				}
				mask <<= 1;
80002d4c:	a1 74       	lsl	r4,0x1
80002d4e:	5c 84       	casts.h	r4
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
80002d50:	40 08       	lddsp	r8,sp[0x0]
80002d52:	58 18       	cp.w	r8,1
80002d54:	c2 61       	brne	80002da0 <gfx_Label+0xe0>
					if(FONT16x12[*content - 31][x] & mask)
80002d56:	01 88       	ld.ub	r8,r0[0x0]
80002d58:	f0 08 00 28 	add	r8,r8,r8<<0x2
80002d5c:	e6 08 00 28 	add	r8,r3,r8<<0x2
80002d60:	f0 c8 02 6c 	sub	r8,r8,620
80002d64:	4b 3a       	lddpc	r10,80002e30 <gfx_Label+0x170>
80002d66:	f4 08 04 18 	ld.sh	r8,r10[r8<<0x1]
80002d6a:	e9 e8 00 08 	and	r8,r4,r8
80002d6e:	30 09       	mov	r9,0
80002d70:	f2 08 19 00 	cp.h	r8,r9
80002d74:	c3 60       	breq	80002de0 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80002d76:	fb 55 00 20 	st.h	sp[32],r5
80002d7a:	1b f8       	ld.ub	r8,sp[0x7]
80002d7c:	fb 68 00 22 	st.b	sp[34],r8
80002d80:	40 88       	lddsp	r8,sp[0x20]
80002d82:	1a d8       	st.w	--sp,r8
80002d84:	62 08       	ld.w	r8,r1[0x0]
80002d86:	1a d8       	st.w	--sp,r8
80002d88:	fa cc ff d4 	sub	r12,sp,-44
80002d8c:	f0 1f 00 2a 	mcall	80002e34 <gfx_Label+0x174>
80002d90:	62 18       	ld.w	r8,r1[0x4]
80002d92:	1a d8       	st.w	--sp,r8
80002d94:	40 c8       	lddsp	r8,sp[0x30]
80002d96:	1a d8       	st.w	--sp,r8
80002d98:	f0 1f 00 28 	mcall	80002e38 <gfx_Label+0x178>
80002d9c:	2f cd       	sub	sp,-16
80002d9e:	c2 18       	rjmp	80002de0 <gfx_Label+0x120>
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
80002da0:	01 88       	ld.ub	r8,r0[0x0]
80002da2:	21 f8       	sub	r8,31
80002da4:	e6 08 00 38 	add	r8,r3,r8<<0x3
80002da8:	4a 5a       	lddpc	r10,80002e3c <gfx_Label+0x17c>
80002daa:	f4 08 07 08 	ld.ub	r8,r10[r8]
80002dae:	f0 07 08 48 	asr	r8,r8,r7
80002db2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002db6:	c1 50       	breq	80002de0 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80002db8:	fb 56 00 28 	st.h	sp[40],r6
80002dbc:	1b e9       	ld.ub	r9,sp[0x6]
80002dbe:	fb 69 00 2a 	st.b	sp[42],r9
80002dc2:	40 a8       	lddsp	r8,sp[0x28]
80002dc4:	1a d8       	st.w	--sp,r8
80002dc6:	62 08       	ld.w	r8,r1[0x0]
80002dc8:	1a d8       	st.w	--sp,r8
80002dca:	fa cc ff cc 	sub	r12,sp,-52
80002dce:	f0 1f 00 1a 	mcall	80002e34 <gfx_Label+0x174>
80002dd2:	62 18       	ld.w	r8,r1[0x4]
80002dd4:	1a d8       	st.w	--sp,r8
80002dd6:	40 e8       	lddsp	r8,sp[0x38]
80002dd8:	1a d8       	st.w	--sp,r8
80002dda:	f0 1f 00 18 	mcall	80002e38 <gfx_Label+0x178>
80002dde:	2f cd       	sub	sp,-16
80002de0:	2f f7       	sub	r7,-1
80002de2:	20 15       	sub	r5,1
80002de4:	5c 85       	casts.h	r5
80002de6:	20 16       	sub	r6,1
80002de8:	5c 86       	casts.h	r6
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80002dea:	ee 02 18 00 	cp.b	r2,r7
80002dee:	fe 9b ff af 	brhi	80002d4c <gfx_Label+0x8c>
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80002df2:	2f f3       	sub	r3,-1
80002df4:	5c 53       	castu.b	r3
80002df6:	40 2a       	lddsp	r10,sp[0x8]
80002df8:	f4 03 19 00 	cp.h	r3,r10
80002dfc:	c0 f2       	brcc	80002e1a <gfx_Label+0x15a>
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80002dfe:	58 02       	cp.w	r2,0
80002e00:	cf 90       	breq	80002df2 <gfx_Label+0x132>
80002e02:	40 46       	lddsp	r6,sp[0x10]
80002e04:	40 35       	lddsp	r5,sp[0xc]
80002e06:	5c 85       	casts.h	r5
80002e08:	30 07       	mov	r7,0
80002e0a:	30 14       	mov	r4,1
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
80002e0c:	e6 09 11 08 	rsub	r9,r3,8
80002e10:	ba e9       	st.b	sp[0x6],r9
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
80002e12:	e6 08 11 0c 	rsub	r8,r3,12
80002e16:	ba f8       	st.b	sp[0x7],r8
80002e18:	c9 cb       	rjmp	80002d50 <gfx_Label+0x90>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
80002e1a:	40 68       	lddsp	r8,sp[0x18]
80002e1c:	2f f8       	sub	r8,-1
80002e1e:	5c 58       	castu.b	r8
80002e20:	50 68       	stdsp	sp[0x18],r8
80002e22:	40 7a       	lddsp	r10,sp[0x1c]
80002e24:	f0 0a 18 00 	cp.b	r10,r8
80002e28:	fe 9b ff 7c 	brhi	80002d20 <gfx_Label+0x60>
				}
				mask <<= 1;
			}
		}
	}
}
80002e2c:	2f 4d       	sub	sp,-48
80002e2e:	d8 32       	popm	r0-r7,pc
80002e30:	80 00       	ld.sh	r0,r0[0x0]
80002e32:	41 a8       	lddsp	r8,sp[0x68]
80002e34:	80 00       	ld.sh	r0,r0[0x0]
80002e36:	38 30       	mov	r0,-125
80002e38:	80 00       	ld.sh	r0,r0[0x0]
80002e3a:	34 18       	mov	r8,65
80002e3c:	80 00       	ld.sh	r0,r0[0x0]
80002e3e:	3e a0       	mov	r0,-22

80002e40 <gfx_DrawLine>:
#include "fonts.h"
#include <string.h>

static Vector2 newLinePosition = {0,0};

void gfx_DrawLine(Vector2 start, Vector2 end, Color color, uint8_t width){
80002e40:	d4 31       	pushm	r0-r7,lr
80002e42:	20 bd       	sub	sp,44
80002e44:	fa c4 ff b0 	sub	r4,sp,-80
80002e48:	50 0c       	stdsp	sp[0x0],r12
80002e4a:	88 05       	ld.sh	r5,r4[0x0]
80002e4c:	09 a8       	ld.ub	r8,r4[0x2]
80002e4e:	09 e9       	ld.ub	r9,r4[0x6]
	// Compute deltas, ie. "width" and "height" of line, then
	// compute x and y direction, and make deltas positive for later use.
	S16 xinc = 1; // Start off assuming direction is positive, ie. right.
	S16 dx = end.x - start.x;
80002e50:	88 20       	ld.sh	r0,r4[0x4]
80002e52:	0a 10       	sub	r0,r5
80002e54:	5c 80       	casts.h	r0
	if (dx < 0){xinc = -1; dx = -dx; }
80002e56:	30 0a       	mov	r10,0
80002e58:	f4 00 19 00 	cp.h	r0,r10
80002e5c:	c0 45       	brlt	80002e64 <gfx_DrawLine+0x24>
80002e5e:	30 1a       	mov	r10,1
80002e60:	50 5a       	stdsp	sp[0x14],r10
80002e62:	c0 58       	rjmp	80002e6c <gfx_DrawLine+0x2c>
80002e64:	5c 30       	neg	r0
80002e66:	5c 80       	casts.h	r0
80002e68:	3f fa       	mov	r10,-1
80002e6a:	50 5a       	stdsp	sp[0x14],r10

	S16 yinc = 1; // Start off assuming direction is positive, ie. down.
	S16 dy = end.y - start.y;
80002e6c:	10 96       	mov	r6,r8
80002e6e:	f2 08 01 08 	sub	r8,r9,r8
80002e72:	50 38       	stdsp	sp[0xc],r8
	if (dy < 0){yinc = -1; dy = -dy; }
80002e74:	30 08       	mov	r8,0
80002e76:	40 39       	lddsp	r9,sp[0xc]
80002e78:	f0 09 19 00 	cp.h	r9,r8
80002e7c:	c0 45       	brlt	80002e84 <gfx_DrawLine+0x44>
80002e7e:	30 18       	mov	r8,1
80002e80:	50 48       	stdsp	sp[0x10],r8
80002e82:	c0 78       	rjmp	80002e90 <gfx_DrawLine+0x50>
80002e84:	40 38       	lddsp	r8,sp[0xc]
80002e86:	5c 38       	neg	r8
80002e88:	5c 88       	casts.h	r8
80002e8a:	50 38       	stdsp	sp[0xc],r8
80002e8c:	3f fa       	mov	r10,-1
80002e8e:	50 4a       	stdsp	sp[0x10],r10
	uint16_t x = start.x;
	uint16_t y = start.y;
	uint16_t i, j, k;

	// A "flat" line (dx>dy) is handled differently from a "steep" line (dx<dy).
	if (dx > dy) {
80002e90:	40 39       	lddsp	r9,sp[0xc]
80002e92:	f2 00 19 00 	cp.h	r0,r9
80002e96:	e0 8a 00 53 	brle	80002f3c <gfx_DrawLine+0xfc>
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
		for ( i = 0; i <= dx; ++i) {
80002e9a:	50 10       	stdsp	sp[0x4],r0
80002e9c:	58 00       	cp.w	r0,0
80002e9e:	e0 85 00 9b 	brlt	80002fd4 <gfx_DrawLine+0x194>
	uint16_t i, j, k;

	// A "flat" line (dx>dy) is handled differently from a "steep" line (dx<dy).
	if (dx > dy) {
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
80002ea2:	e0 02 14 01 	asr	r2,r0,0x1
80002ea6:	5c 85       	casts.h	r5
80002ea8:	30 01       	mov	r1,0
		for ( i = 0; i <= dx; ++i) {
			for (j=width ; j>0 ; j--)
80002eaa:	40 08       	lddsp	r8,sp[0x0]
80002eac:	50 28       	stdsp	sp[0x8],r8
				k = (U16) (j / 2);
				if ((j & 0x0001)) { screen_SetPixel((Vector2){x,y+k},color); }
				else { screen_SetPixel((Vector2){x,y-k},color); }
			}
			// Sub-pixel "error" overflowed, so we step Y and reset the "error".
			if (e <= 0){
80002eae:	0c 93       	mov	r3,r6
80002eb0:	50 60       	stdsp	sp[0x18],r0
80002eb2:	40 50       	lddsp	r0,sp[0x14]
	// A "flat" line (dx>dy) is handled differently from a "steep" line (dx<dy).
	if (dx > dy) {
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
		for ( i = 0; i <= dx; ++i) {
			for (j=width ; j>0 ; j--)
80002eb4:	40 27       	lddsp	r7,sp[0x8]
80002eb6:	40 0a       	lddsp	r10,sp[0x0]
80002eb8:	58 0a       	cp.w	r10,0
80002eba:	c2 70       	breq	80002f08 <gfx_DrawLine+0xc8>
			{
				k = (U16) (j / 2);
				if ((j & 0x0001)) { screen_SetPixel((Vector2){x,y+k},color); }
80002ebc:	06 96       	mov	r6,r3
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
		for ( i = 0; i <= dx; ++i) {
			for (j=width ; j>0 ; j--)
			{
				k = (U16) (j / 2);
80002ebe:	0e 98       	mov	r8,r7
80002ec0:	5c 78       	castu.h	r8
80002ec2:	f0 09 16 01 	lsr	r9,r8,0x1
				if ((j & 0x0001)) { screen_SetPixel((Vector2){x,y+k},color); }
80002ec6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002eca:	c0 f0       	breq	80002ee8 <gfx_DrawLine+0xa8>
80002ecc:	fb 55 00 1c 	st.h	sp[28],r5
80002ed0:	ec 09 00 09 	add	r9,r6,r9
80002ed4:	fb 69 00 1e 	st.b	sp[30],r9
80002ed8:	68 28       	ld.w	r8,r4[0x8]
80002eda:	1a d8       	st.w	--sp,r8
80002edc:	40 88       	lddsp	r8,sp[0x20]
80002ede:	1a d8       	st.w	--sp,r8
80002ee0:	f0 1f 00 3e 	mcall	80002fd8 <gfx_DrawLine+0x198>
80002ee4:	2f ed       	sub	sp,-8
80002ee6:	c0 e8       	rjmp	80002f02 <gfx_DrawLine+0xc2>
				else { screen_SetPixel((Vector2){x,y-k},color); }
80002ee8:	fb 55 00 20 	st.h	sp[32],r5
80002eec:	ec 09 01 09 	sub	r9,r6,r9
80002ef0:	fb 69 00 22 	st.b	sp[34],r9
80002ef4:	68 28       	ld.w	r8,r4[0x8]
80002ef6:	1a d8       	st.w	--sp,r8
80002ef8:	40 98       	lddsp	r8,sp[0x24]
80002efa:	1a d8       	st.w	--sp,r8
80002efc:	f0 1f 00 37 	mcall	80002fd8 <gfx_DrawLine+0x198>
80002f00:	2f ed       	sub	sp,-8
	// A "flat" line (dx>dy) is handled differently from a "steep" line (dx<dy).
	if (dx > dy) {
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
		for ( i = 0; i <= dx; ++i) {
			for (j=width ; j>0 ; j--)
80002f02:	20 17       	sub	r7,1
80002f04:	5c 87       	casts.h	r7
80002f06:	cd c1       	brne	80002ebe <gfx_DrawLine+0x7e>
				k = (U16) (j / 2);
				if ((j & 0x0001)) { screen_SetPixel((Vector2){x,y+k},color); }
				else { screen_SetPixel((Vector2){x,y-k},color); }
			}
			// Sub-pixel "error" overflowed, so we step Y and reset the "error".
			if (e <= 0){
80002f08:	30 09       	mov	r9,0
80002f0a:	f2 02 19 00 	cp.h	r2,r9
80002f0e:	e0 89 00 08 	brgt	80002f1e <gfx_DrawLine+0xde>
				e += dx;
80002f12:	40 68       	lddsp	r8,sp[0x18]
80002f14:	10 02       	add	r2,r8
80002f16:	5c 82       	casts.h	r2
				y += yinc;
80002f18:	40 4a       	lddsp	r10,sp[0x10]
80002f1a:	14 03       	add	r3,r10
80002f1c:	5c 83       	casts.h	r3

	// A "flat" line (dx>dy) is handled differently from a "steep" line (dx<dy).
	if (dx > dy) {
		// Walk along X, draw pixel, and step Y when required.
		S16 e = dx >> 1;
		for ( i = 0; i <= dx; ++i) {
80002f1e:	2f f1       	sub	r1,-1
80002f20:	5c 81       	casts.h	r1
80002f22:	f1 d1 c0 10 	bfextu	r8,r1,0x0,0x10
80002f26:	40 19       	lddsp	r9,sp[0x4]
80002f28:	12 38       	cp.w	r8,r9
80002f2a:	e0 89 00 55 	brgt	80002fd4 <gfx_DrawLine+0x194>
			if (e <= 0){
				e += dx;
				y += yinc;
			}
			// Walk one step along X.
			e -= dy;
80002f2e:	40 38       	lddsp	r8,sp[0xc]
80002f30:	10 12       	sub	r2,r8
80002f32:	5c 82       	casts.h	r2
80002f34:	e0 05 00 05 	add	r5,r0,r5
80002f38:	5c 85       	casts.h	r5
80002f3a:	cb db       	rjmp	80002eb4 <gfx_DrawLine+0x74>
			x += xinc;
		}
		} else {
		// Walk along Y, draw pixel, and step X when required.
		S16 e = dy >> 1;
		for (i = 0; i <= dy; ++i) {
80002f3c:	40 3a       	lddsp	r10,sp[0xc]
80002f3e:	50 1a       	stdsp	sp[0x4],r10
80002f40:	58 0a       	cp.w	r10,0
80002f42:	c4 95       	brlt	80002fd4 <gfx_DrawLine+0x194>
			e -= dy;
			x += xinc;
		}
		} else {
		// Walk along Y, draw pixel, and step X when required.
		S16 e = dy >> 1;
80002f44:	14 93       	mov	r3,r10
80002f46:	a1 53       	asr	r3,0x1
80002f48:	5c 85       	casts.h	r5
80002f4a:	30 02       	mov	r2,0
		for (i = 0; i <= dy; ++i) {
			for (j=width ; j>0 ; j--)
80002f4c:	40 09       	lddsp	r9,sp[0x0]
80002f4e:	50 29       	stdsp	sp[0x8],r9
				k = (U16) (j / 2);
				if ((j & 0x0001)){ screen_SetPixel((Vector2){x+k,y},color); }
				else { screen_SetPixel((Vector2){x-k,y},color); }
			}
			// Sub-pixel "error" overflowed, so we step X and reset the "error".
			if (e <= 0){
80002f50:	30 01       	mov	r1,0
		}
		} else {
		// Walk along Y, draw pixel, and step X when required.
		S16 e = dy >> 1;
		for (i = 0; i <= dy; ++i) {
			for (j=width ; j>0 ; j--)
80002f52:	40 27       	lddsp	r7,sp[0x8]
80002f54:	40 08       	lddsp	r8,sp[0x0]
80002f56:	58 08       	cp.w	r8,0
80002f58:	c2 50       	breq	80002fa2 <gfx_DrawLine+0x162>
			{
				k = (U16) (j / 2);
80002f5a:	0e 98       	mov	r8,r7
80002f5c:	5c 78       	castu.h	r8
80002f5e:	f0 09 16 01 	lsr	r9,r8,0x1
				if ((j & 0x0001)){ screen_SetPixel((Vector2){x+k,y},color); }
80002f62:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002f66:	c0 e0       	breq	80002f82 <gfx_DrawLine+0x142>
80002f68:	0a 09       	add	r9,r5
80002f6a:	fb 59 00 24 	st.h	sp[36],r9
80002f6e:	fb 66 00 26 	st.b	sp[38],r6
80002f72:	68 28       	ld.w	r8,r4[0x8]
80002f74:	1a d8       	st.w	--sp,r8
80002f76:	40 a8       	lddsp	r8,sp[0x28]
80002f78:	1a d8       	st.w	--sp,r8
80002f7a:	f0 1f 00 18 	mcall	80002fd8 <gfx_DrawLine+0x198>
80002f7e:	2f ed       	sub	sp,-8
80002f80:	c0 e8       	rjmp	80002f9c <gfx_DrawLine+0x15c>
				else { screen_SetPixel((Vector2){x-k,y},color); }
80002f82:	ea 09 01 09 	sub	r9,r5,r9
80002f86:	fb 59 00 28 	st.h	sp[40],r9
80002f8a:	fb 66 00 2a 	st.b	sp[42],r6
80002f8e:	68 28       	ld.w	r8,r4[0x8]
80002f90:	1a d8       	st.w	--sp,r8
80002f92:	40 b8       	lddsp	r8,sp[0x2c]
80002f94:	1a d8       	st.w	--sp,r8
80002f96:	f0 1f 00 11 	mcall	80002fd8 <gfx_DrawLine+0x198>
80002f9a:	2f ed       	sub	sp,-8
		}
		} else {
		// Walk along Y, draw pixel, and step X when required.
		S16 e = dy >> 1;
		for (i = 0; i <= dy; ++i) {
			for (j=width ; j>0 ; j--)
80002f9c:	20 17       	sub	r7,1
80002f9e:	5c 87       	casts.h	r7
80002fa0:	cd d1       	brne	80002f5a <gfx_DrawLine+0x11a>
				k = (U16) (j / 2);
				if ((j & 0x0001)){ screen_SetPixel((Vector2){x+k,y},color); }
				else { screen_SetPixel((Vector2){x-k,y},color); }
			}
			// Sub-pixel "error" overflowed, so we step X and reset the "error".
			if (e <= 0){
80002fa2:	e2 03 19 00 	cp.h	r3,r1
80002fa6:	e0 89 00 08 	brgt	80002fb6 <gfx_DrawLine+0x176>
				e += dy;
80002faa:	40 3a       	lddsp	r10,sp[0xc]
80002fac:	14 03       	add	r3,r10
80002fae:	5c 83       	casts.h	r3
				x += xinc;
80002fb0:	40 59       	lddsp	r9,sp[0x14]
80002fb2:	12 05       	add	r5,r9
80002fb4:	5c 85       	casts.h	r5
			x += xinc;
		}
		} else {
		// Walk along Y, draw pixel, and step X when required.
		S16 e = dy >> 1;
		for (i = 0; i <= dy; ++i) {
80002fb6:	2f f2       	sub	r2,-1
80002fb8:	5c 82       	casts.h	r2
80002fba:	f1 d2 c0 10 	bfextu	r8,r2,0x0,0x10
80002fbe:	40 1a       	lddsp	r10,sp[0x4]
80002fc0:	14 38       	cp.w	r8,r10
80002fc2:	e0 89 00 09 	brgt	80002fd4 <gfx_DrawLine+0x194>
			if (e <= 0){
				e += dy;
				x += xinc;
			}
			// Walk one step along Y.
			e -= dx;
80002fc6:	00 13       	sub	r3,r0
80002fc8:	5c 83       	casts.h	r3
80002fca:	40 49       	lddsp	r9,sp[0x10]
80002fcc:	f2 06 00 06 	add	r6,r9,r6
80002fd0:	5c 86       	casts.h	r6
80002fd2:	cc 0b       	rjmp	80002f52 <gfx_DrawLine+0x112>
			y += yinc;
		}
	}
}
80002fd4:	2f 5d       	sub	sp,-44
80002fd6:	d8 32       	popm	r0-r7,pc
80002fd8:	80 00       	ld.sh	r0,r0[0x0]
80002fda:	34 18       	mov	r8,65

80002fdc <gui_loadingScreen>:
	gpio_enable_pin_interrupt(PIN_SWITCH3, GPIO_RISING_EDGE);
	
	INTC_register_interrupt(&switchISR, AVR32_GPIO_IRQ7, AVR32_INTC_INT0);
}

void gui_loadingScreen(void){
80002fdc:	d4 21       	pushm	r4-r7,lr
80002fde:	21 bd       	sub	sp,108
	screen_SetPixels(Rect(0,0,320,240), (Color){RED});
80002fe0:	30 07       	mov	r7,0
80002fe2:	50 47       	stdsp	sp[0x10],r7
80002fe4:	31 f4       	mov	r4,31
80002fe6:	fb 54 00 10 	st.h	sp[16],r4
80002fea:	e0 68 00 f0 	mov	r8,240
80002fee:	e0 69 01 40 	mov	r9,320
80002ff2:	0e 9a       	mov	r10,r7
80002ff4:	0e 9b       	mov	r11,r7
80002ff6:	fa cc ff ec 	sub	r12,sp,-20
80002ffa:	f0 1f 00 5c 	mcall	80003168 <gui_loadingScreen+0x18c>
80002ffe:	40 48       	lddsp	r8,sp[0x10]
80003000:	1a d8       	st.w	--sp,r8
80003002:	fa e8 00 18 	ld.d	r8,sp[24]
80003006:	bb 29       	st.d	--sp,r8
80003008:	f0 1f 00 59 	mcall	8000316c <gui_loadingScreen+0x190>
	screen_SetPixels((Rectangle){.bottomLeft={10,10},.topRight={310,230}}, (Color){BLACK});
8000300c:	50 a7       	stdsp	sp[0x28],r7
8000300e:	30 8a       	mov	r10,8
80003010:	4d 8b       	lddpc	r11,80003170 <gui_loadingScreen+0x194>
80003012:	fa cc ff d4 	sub	r12,sp,-44
80003016:	f0 1f 00 58 	mcall	80003174 <gui_loadingScreen+0x198>
8000301a:	40 a8       	lddsp	r8,sp[0x28]
8000301c:	1a d8       	st.w	--sp,r8
8000301e:	fa e8 00 30 	ld.d	r8,sp[48]
80003022:	bb 29       	st.d	--sp,r8
80003024:	f0 1f 00 52 	mcall	8000316c <gui_loadingScreen+0x190>

	gfx_DrawCircle((Vector2){150,129},58,1,(Color){WHITE});
80003028:	51 07       	stdsp	sp[0x40],r7
8000302a:	3f f5       	mov	r5,-1
8000302c:	fb 55 00 40 	st.h	sp[64],r5
80003030:	30 46       	mov	r6,4
80003032:	0c 9a       	mov	r10,r6
80003034:	4d 1b       	lddpc	r11,80003178 <gui_loadingScreen+0x19c>
80003036:	fa cc ff bc 	sub	r12,sp,-68
8000303a:	f0 1f 00 4f 	mcall	80003174 <gui_loadingScreen+0x198>
8000303e:	41 08       	lddsp	r8,sp[0x40]
80003040:	1a d8       	st.w	--sp,r8
80003042:	41 28       	lddsp	r8,sp[0x48]
80003044:	1a d8       	st.w	--sp,r8
80003046:	30 1b       	mov	r11,1
80003048:	33 ac       	mov	r12,58
8000304a:	f0 1f 00 4d 	mcall	8000317c <gui_loadingScreen+0x1a0>
	gfx_DrawCircle((Vector2){200,100},50,50,(Color){RED});
8000304e:	51 47       	stdsp	sp[0x50],r7
80003050:	fb 54 00 50 	st.h	sp[80],r4
80003054:	2f 8d       	sub	sp,-32
80003056:	0c 9a       	mov	r10,r6
80003058:	4c ab       	lddpc	r11,80003180 <gui_loadingScreen+0x1a4>
8000305a:	fa cc ff cc 	sub	r12,sp,-52
8000305e:	f0 1f 00 46 	mcall	80003174 <gui_loadingScreen+0x198>
80003062:	40 c8       	lddsp	r8,sp[0x30]
80003064:	1a d8       	st.w	--sp,r8
80003066:	40 e8       	lddsp	r8,sp[0x38]
80003068:	1a d8       	st.w	--sp,r8
8000306a:	33 2b       	mov	r11,50
8000306c:	16 9c       	mov	r12,r11
8000306e:	f0 1f 00 44 	mcall	8000317c <gui_loadingScreen+0x1a0>
	gfx_DrawLine((Vector2){100,100}, (Vector2){200,100}, (Color){WHITE}, 3);
80003072:	51 07       	stdsp	sp[0x40],r7
80003074:	fb 55 00 40 	st.h	sp[64],r5
80003078:	0c 9a       	mov	r10,r6
8000307a:	4c 3b       	lddpc	r11,80003184 <gui_loadingScreen+0x1a8>
8000307c:	fa cc ff bc 	sub	r12,sp,-68
80003080:	f0 1f 00 3d 	mcall	80003174 <gui_loadingScreen+0x198>
80003084:	0c 9a       	mov	r10,r6
80003086:	4c 1b       	lddpc	r11,80003188 <gui_loadingScreen+0x1ac>
80003088:	fa cc ff b8 	sub	r12,sp,-72
8000308c:	f0 1f 00 3a 	mcall	80003174 <gui_loadingScreen+0x198>
80003090:	41 08       	lddsp	r8,sp[0x40]
80003092:	1a d8       	st.w	--sp,r8
80003094:	41 28       	lddsp	r8,sp[0x48]
80003096:	1a d8       	st.w	--sp,r8
80003098:	41 48       	lddsp	r8,sp[0x50]
8000309a:	1a d8       	st.w	--sp,r8
8000309c:	30 3c       	mov	r12,3
8000309e:	f0 1f 00 3c 	mcall	8000318c <gui_loadingScreen+0x1b0>
	gfx_DrawLine((Vector2){150, 186}, (Vector2){200,100}, (Color){WHITE}, 1);
800030a2:	51 67       	stdsp	sp[0x58],r7
800030a4:	fb 55 00 58 	st.h	sp[88],r5
800030a8:	0c 9a       	mov	r10,r6
800030aa:	4b ab       	lddpc	r11,80003190 <gui_loadingScreen+0x1b4>
800030ac:	fa cc ff a4 	sub	r12,sp,-92
800030b0:	f0 1f 00 31 	mcall	80003174 <gui_loadingScreen+0x198>
800030b4:	0c 9a       	mov	r10,r6
800030b6:	4b 8b       	lddpc	r11,80003194 <gui_loadingScreen+0x1b8>
800030b8:	fa cc ff a0 	sub	r12,sp,-96
800030bc:	f0 1f 00 2e 	mcall	80003174 <gui_loadingScreen+0x198>
800030c0:	41 68       	lddsp	r8,sp[0x58]
800030c2:	1a d8       	st.w	--sp,r8
800030c4:	41 88       	lddsp	r8,sp[0x60]
800030c6:	1a d8       	st.w	--sp,r8
800030c8:	41 a8       	lddsp	r8,sp[0x68]
800030ca:	1a d8       	st.w	--sp,r8
800030cc:	30 1c       	mov	r12,1
800030ce:	f0 1f 00 30 	mcall	8000318c <gui_loadingScreen+0x1b0>
	gfx_DrawCircle((Vector2){100,100},40,5,(Color){RED});
800030d2:	51 c7       	stdsp	sp[0x70],r7
800030d4:	fb 54 00 70 	st.h	sp[112],r4
800030d8:	2f 8d       	sub	sp,-32
800030da:	0c 9a       	mov	r10,r6
800030dc:	4a fb       	lddpc	r11,80003198 <gui_loadingScreen+0x1bc>
800030de:	fa cc ff ac 	sub	r12,sp,-84
800030e2:	f0 1f 00 25 	mcall	80003174 <gui_loadingScreen+0x198>
800030e6:	41 48       	lddsp	r8,sp[0x50]
800030e8:	1a d8       	st.w	--sp,r8
800030ea:	41 68       	lddsp	r8,sp[0x58]
800030ec:	1a d8       	st.w	--sp,r8
800030ee:	30 5b       	mov	r11,5
800030f0:	32 8c       	mov	r12,40
800030f2:	f0 1f 00 23 	mcall	8000317c <gui_loadingScreen+0x1a0>
	gfx_DrawLine((Vector2){99,99}, (Vector2){150, 186}, (Color){WHITE}, 15);
800030f6:	51 87       	stdsp	sp[0x60],r7
800030f8:	fb 55 00 60 	st.h	sp[96],r5
800030fc:	0c 9a       	mov	r10,r6
800030fe:	4a 8b       	lddpc	r11,8000319c <gui_loadingScreen+0x1c0>
80003100:	fa cc ff 9c 	sub	r12,sp,-100
80003104:	f0 1f 00 1c 	mcall	80003174 <gui_loadingScreen+0x198>
80003108:	0c 9a       	mov	r10,r6
8000310a:	4a 6b       	lddpc	r11,800031a0 <gui_loadingScreen+0x1c4>
8000310c:	fa cc ff 98 	sub	r12,sp,-104
80003110:	f0 1f 00 19 	mcall	80003174 <gui_loadingScreen+0x198>
80003114:	41 88       	lddsp	r8,sp[0x60]
80003116:	1a d8       	st.w	--sp,r8
80003118:	41 a8       	lddsp	r8,sp[0x68]
8000311a:	1a d8       	st.w	--sp,r8
8000311c:	41 c8       	lddsp	r8,sp[0x70]
8000311e:	1a d8       	st.w	--sp,r8
80003120:	30 fc       	mov	r12,15
80003122:	f0 1f 00 1b 	mcall	8000318c <gui_loadingScreen+0x1b0>
	char text[] = "LogoRetro.pixel";
80003126:	4a 08       	lddpc	r8,800031a4 <gui_loadingScreen+0x1c8>
80003128:	fa c4 ff ec 	sub	r4,sp,-20
8000312c:	f0 ea 00 00 	ld.d	r10,r8[0]
80003130:	e8 eb 00 00 	st.d	r4[0],r10
80003134:	f0 e8 00 08 	ld.d	r8,r8[8]
80003138:	e8 e9 00 08 	st.d	r4[8],r8
	gfx_Label((Vector2){40,40}, text, sizeof(text)/sizeof(*text), Small, (Color){WHITE});
8000313c:	51 e7       	stdsp	sp[0x78],r7
8000313e:	fb 55 00 78 	st.h	sp[120],r5
80003142:	0c 9a       	mov	r10,r6
80003144:	49 9b       	lddpc	r11,800031a8 <gui_loadingScreen+0x1cc>
80003146:	fa cc ff 84 	sub	r12,sp,-124
8000314a:	f0 1f 00 0b 	mcall	80003174 <gui_loadingScreen+0x198>
8000314e:	41 e8       	lddsp	r8,sp[0x78]
80003150:	1a d8       	st.w	--sp,r8
80003152:	42 08       	lddsp	r8,sp[0x80]
80003154:	1a d8       	st.w	--sp,r8
80003156:	0e 9a       	mov	r10,r7
80003158:	31 0b       	mov	r11,16
8000315a:	08 9c       	mov	r12,r4
8000315c:	f0 1f 00 14 	mcall	800031ac <gui_loadingScreen+0x1d0>
80003160:	2f 9d       	sub	sp,-28
}
80003162:	2e 5d       	sub	sp,-108
80003164:	d8 22       	popm	r4-r7,pc
80003166:	00 00       	add	r0,r0
80003168:	80 00       	ld.sh	r0,r0[0x0]
8000316a:	32 04       	mov	r4,32
8000316c:	80 00       	ld.sh	r0,r0[0x0]
8000316e:	33 78       	mov	r8,55
80003170:	80 00       	ld.sh	r0,r0[0x0]
80003172:	72 1c       	ld.w	r12,r9[0x4]
80003174:	80 00       	ld.sh	r0,r0[0x0]
80003176:	3a 8c       	mov	r12,-88
80003178:	80 00       	ld.sh	r0,r0[0x0]
8000317a:	70 8c       	ld.w	r12,r8[0x20]
8000317c:	80 00       	ld.sh	r0,r0[0x0]
8000317e:	2a 20       	sub	r0,-94
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	70 94       	ld.w	r4,r8[0x24]
80003184:	80 00       	ld.sh	r0,r0[0x0]
80003186:	72 24       	ld.w	r4,r9[0x8]
80003188:	80 00       	ld.sh	r0,r0[0x0]
8000318a:	70 90       	ld.w	r0,r8[0x24]
8000318c:	80 00       	ld.sh	r0,r0[0x0]
8000318e:	2e 40       	sub	r0,-28
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	70 98       	ld.w	r8,r8[0x24]
80003194:	80 00       	ld.sh	r0,r0[0x0]
80003196:	72 10       	ld.w	r0,r9[0x4]
80003198:	80 00       	ld.sh	r0,r0[0x0]
8000319a:	72 18       	ld.w	r8,r9[0x4]
8000319c:	80 00       	ld.sh	r0,r0[0x0]
8000319e:	70 88       	ld.w	r8,r8[0x20]
800031a0:	80 00       	ld.sh	r0,r0[0x0]
800031a2:	72 14       	ld.w	r4,r9[0x4]
800031a4:	80 00       	ld.sh	r0,r0[0x0]
800031a6:	71 fc       	ld.w	r12,r8[0x7c]
800031a8:	80 00       	ld.sh	r0,r0[0x0]
800031aa:	72 0c       	ld.w	r12,r9[0x0]
800031ac:	80 00       	ld.sh	r0,r0[0x0]
800031ae:	2c c0       	sub	r0,-52

800031b0 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
800031b0:	eb cd 00 10 	pushm	r4
800031b4:	20 1d       	sub	sp,4
800031b6:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
800031ba:	09 e9       	ld.ub	r9,r4[0x6]
800031bc:	2f f9       	sub	r9,-1
800031be:	09 aa       	ld.ub	r10,r4[0x2]
800031c0:	14 19       	sub	r9,r10
800031c2:	88 a8       	ld.uh	r8,r4[0x4]
800031c4:	2f f8       	sub	r8,-1
800031c6:	88 8a       	ld.uh	r10,r4[0x0]
800031c8:	14 18       	sub	r8,r10
800031ca:	f2 08 02 48 	mul	r8,r9,r8
800031ce:	50 08       	stdsp	sp[0x0],r8
	return value;
800031d0:	40 0c       	lddsp	r12,sp[0x0]
}
800031d2:	2f fd       	sub	sp,-4
800031d4:	e3 cd 00 10 	ldm	sp++,r4
800031d8:	5e fc       	retal	r12

800031da <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
800031da:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
800031dc:	f6 08 19 00 	cp.h	r8,r11
800031e0:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
800031e4:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
800031e6:	f6 08 19 00 	cp.h	r8,r11
800031ea:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
800031ee:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
800031f0:	f4 08 18 00 	cp.b	r8,r10
800031f4:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
800031f8:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
800031fa:	f4 08 18 00 	cp.b	r8,r10
800031fe:	f9 fa be 06 	st.bhi	r12[0x6],r10
80003202:	5e fc       	retal	r12

80003204 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
80003204:	d4 01       	pushm	lr
80003206:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
80003208:	b8 0b       	st.h	r12[0x0],r11
8000320a:	b8 aa       	st.b	r12[0x2],r10
8000320c:	b8 29       	st.h	r12[0x4],r9
8000320e:	b8 e8       	st.b	r12[0x6],r8
80003210:	d8 02       	popm	pc
80003212:	d7 03       	nop

80003214 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80003214:	eb cd 40 c0 	pushm	r6-r7,lr
80003218:	18 96       	mov	r6,r12
8000321a:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
8000321c:	30 0b       	mov	r11,0
8000321e:	fe 7c 24 00 	mov	r12,-56320
80003222:	f0 1f 00 1a 	mcall	80003288 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003226:	37 0b       	mov	r11,112
80003228:	fe 7c 24 00 	mov	r12,-56320
8000322c:	f0 1f 00 18 	mcall	8000328c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80003230:	30 0b       	mov	r11,0
80003232:	fe 7c 24 00 	mov	r12,-56320
80003236:	f0 1f 00 16 	mcall	8000328c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
8000323a:	0c 9b       	mov	r11,r6
8000323c:	fe 7c 24 00 	mov	r12,-56320
80003240:	f0 1f 00 13 	mcall	8000328c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003244:	30 0b       	mov	r11,0
80003246:	fe 7c 24 00 	mov	r12,-56320
8000324a:	f0 1f 00 12 	mcall	80003290 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
8000324e:	30 0b       	mov	r11,0
80003250:	fe 7c 24 00 	mov	r12,-56320
80003254:	f0 1f 00 0d 	mcall	80003288 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003258:	37 2b       	mov	r11,114
8000325a:	fe 7c 24 00 	mov	r12,-56320
8000325e:	f0 1f 00 0c 	mcall	8000328c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
80003262:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
80003266:	fe 7c 24 00 	mov	r12,-56320
8000326a:	f0 1f 00 09 	mcall	8000328c <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
8000326e:	0e 9b       	mov	r11,r7
80003270:	5c 5b       	castu.b	r11
80003272:	fe 7c 24 00 	mov	r12,-56320
80003276:	f0 1f 00 06 	mcall	8000328c <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000327a:	30 0b       	mov	r11,0
8000327c:	fe 7c 24 00 	mov	r12,-56320
80003280:	f0 1f 00 04 	mcall	80003290 <_writeRegister+0x7c>
}
80003284:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003288:	80 00       	ld.sh	r0,r0[0x0]
8000328a:	24 96       	sub	r6,73
8000328c:	80 00       	ld.sh	r0,r0[0x0]
8000328e:	25 c6       	sub	r6,92
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	24 e2       	sub	r2,78

80003294 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80003294:	eb cd 40 10 	pushm	r4,lr
80003298:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
8000329c:	09 ab       	ld.ub	r11,r4[0x2]
8000329e:	32 0c       	mov	r12,32
800032a0:	f0 1f 00 04 	mcall	800032b0 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
800032a4:	88 8b       	ld.uh	r11,r4[0x0]
800032a6:	32 1c       	mov	r12,33
800032a8:	f0 1f 00 02 	mcall	800032b0 <_setStart+0x1c>
}
800032ac:	e3 cd 80 10 	ldm	sp++,r4,pc
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	32 14       	mov	r4,33

800032b4 <_setLimits>:

static void _setLimits(Rectangle rect){
800032b4:	eb cd 40 10 	pushm	r4,lr
800032b8:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
800032bc:	09 ab       	ld.ub	r11,r4[0x2]
800032be:	35 0c       	mov	r12,80
800032c0:	f0 1f 00 08 	mcall	800032e0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
800032c4:	09 eb       	ld.ub	r11,r4[0x6]
800032c6:	35 1c       	mov	r12,81
800032c8:	f0 1f 00 06 	mcall	800032e0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
800032cc:	88 8b       	ld.uh	r11,r4[0x0]
800032ce:	35 2c       	mov	r12,82
800032d0:	f0 1f 00 04 	mcall	800032e0 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
800032d4:	88 ab       	ld.uh	r11,r4[0x4]
800032d6:	35 2c       	mov	r12,82
800032d8:	f0 1f 00 02 	mcall	800032e0 <_setLimits+0x2c>
}
800032dc:	e3 cd 80 10 	ldm	sp++,r4,pc
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	32 14       	mov	r4,33

800032e4 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
800032e4:	eb cd 40 80 	pushm	r7,lr
800032e8:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800032ea:	30 0b       	mov	r11,0
800032ec:	fe 7c 24 00 	mov	r12,-56320
800032f0:	f0 1f 00 0c 	mcall	80003320 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800032f4:	37 0b       	mov	r11,112
800032f6:	fe 7c 24 00 	mov	r12,-56320
800032fa:	f0 1f 00 0b 	mcall	80003324 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
800032fe:	30 0b       	mov	r11,0
80003300:	fe 7c 24 00 	mov	r12,-56320
80003304:	f0 1f 00 08 	mcall	80003324 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
80003308:	0e 9b       	mov	r11,r7
8000330a:	fe 7c 24 00 	mov	r12,-56320
8000330e:	f0 1f 00 06 	mcall	80003324 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003312:	30 0b       	mov	r11,0
80003314:	fe 7c 24 00 	mov	r12,-56320
80003318:	f0 1f 00 04 	mcall	80003328 <_selectRegister+0x44>
}
8000331c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003320:	80 00       	ld.sh	r0,r0[0x0]
80003322:	24 96       	sub	r6,73
80003324:	80 00       	ld.sh	r0,r0[0x0]
80003326:	25 c6       	sub	r6,92
80003328:	80 00       	ld.sh	r0,r0[0x0]
8000332a:	24 e2       	sub	r2,78

8000332c <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
8000332c:	eb cd 40 80 	pushm	r7,lr
80003330:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003332:	30 0b       	mov	r11,0
80003334:	fe 7c 24 00 	mov	r12,-56320
80003338:	f0 1f 00 0d 	mcall	8000336c <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
8000333c:	37 2b       	mov	r11,114
8000333e:	fe 7c 24 00 	mov	r12,-56320
80003342:	f0 1f 00 0c 	mcall	80003370 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
80003346:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000334a:	fe 7c 24 00 	mov	r12,-56320
8000334e:	f0 1f 00 09 	mcall	80003370 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
80003352:	0e 9b       	mov	r11,r7
80003354:	5c 5b       	castu.b	r11
80003356:	fe 7c 24 00 	mov	r12,-56320
8000335a:	f0 1f 00 06 	mcall	80003370 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000335e:	30 0b       	mov	r11,0
80003360:	fe 7c 24 00 	mov	r12,-56320
80003364:	f0 1f 00 04 	mcall	80003374 <_writeRAM+0x48>
}
80003368:	e3 cd 80 80 	ldm	sp++,r7,pc
8000336c:	80 00       	ld.sh	r0,r0[0x0]
8000336e:	24 96       	sub	r6,73
80003370:	80 00       	ld.sh	r0,r0[0x0]
80003372:	25 c6       	sub	r6,92
80003374:	80 00       	ld.sh	r0,r0[0x0]
80003376:	24 e2       	sub	r2,78

80003378 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80003378:	eb cd 40 d0 	pushm	r4,r6-r7,lr
8000337c:	20 3d       	sub	sp,12
8000337e:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80003382:	e0 6a 00 f0 	mov	r10,240
80003386:	e0 6b 01 40 	mov	r11,320
8000338a:	08 9c       	mov	r12,r4
8000338c:	f0 1f 00 1b 	mcall	800033f8 <screen_SetPixels+0x80>

	_setLimits(rect);
80003390:	e8 e8 00 00 	ld.d	r8,r4[0]
80003394:	bb 29       	st.d	--sp,r8
80003396:	f0 1f 00 1a 	mcall	800033fc <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
8000339a:	68 08       	ld.w	r8,r4[0x0]
8000339c:	1a d8       	st.w	--sp,r8
8000339e:	f0 1f 00 19 	mcall	80003400 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
800033a2:	32 2c       	mov	r12,34
800033a4:	f0 1f 00 18 	mcall	80003404 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
800033a8:	e8 e8 00 00 	ld.d	r8,r4[0]
800033ac:	bb 29       	st.d	--sp,r8
800033ae:	f0 1f 00 17 	mcall	80003408 <screen_SetPixels+0x90>
800033b2:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
800033b4:	40 57       	lddsp	r7,sp[0x14]
800033b6:	2f bd       	sub	sp,-20
800033b8:	58 07       	cp.w	r7,0
800033ba:	c0 70       	breq	800033c8 <screen_SetPixels+0x50>
		_writeRAM(color.value);
800033bc:	88 c6       	ld.uh	r6,r4[0x8]
800033be:	0c 9c       	mov	r12,r6
800033c0:	f0 1f 00 13 	mcall	8000340c <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
800033c4:	20 17       	sub	r7,1
800033c6:	cf c1       	brne	800033be <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800033c8:	30 0b       	mov	r11,0
800033ca:	fe 7c 24 00 	mov	r12,-56320
800033ce:	f0 1f 00 11 	mcall	80003410 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
800033d2:	e0 68 00 f0 	mov	r8,240
800033d6:	e0 69 01 40 	mov	r9,320
800033da:	30 0a       	mov	r10,0
800033dc:	14 9b       	mov	r11,r10
800033de:	fa cc ff fc 	sub	r12,sp,-4
800033e2:	f0 1f 00 0d 	mcall	80003414 <screen_SetPixels+0x9c>
800033e6:	fa e8 00 04 	ld.d	r8,sp[4]
800033ea:	bb 29       	st.d	--sp,r8
800033ec:	f0 1f 00 04 	mcall	800033fc <screen_SetPixels+0x84>
800033f0:	2f ed       	sub	sp,-8
}
800033f2:	2f dd       	sub	sp,-12
800033f4:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	31 da       	mov	r10,29
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	32 b4       	mov	r4,43
80003400:	80 00       	ld.sh	r0,r0[0x0]
80003402:	32 94       	mov	r4,41
80003404:	80 00       	ld.sh	r0,r0[0x0]
80003406:	32 e4       	mov	r4,46
80003408:	80 00       	ld.sh	r0,r0[0x0]
8000340a:	31 b0       	mov	r0,27
8000340c:	80 00       	ld.sh	r0,r0[0x0]
8000340e:	33 2c       	mov	r12,50
80003410:	80 00       	ld.sh	r0,r0[0x0]
80003412:	24 e2       	sub	r2,78
80003414:	80 00       	ld.sh	r0,r0[0x0]
80003416:	32 04       	mov	r4,32

80003418 <screen_SetPixel>:
void screen_TouchZone(Rectangle rect, void *callback(void)){


}

void screen_SetPixel(Vector2 position, Color color){
80003418:	eb cd 40 10 	pushm	r4,lr
8000341c:	fa c4 ff f8 	sub	r4,sp,-8
	_setStart(position);
80003420:	68 08       	ld.w	r8,r4[0x0]
80003422:	1a d8       	st.w	--sp,r8
80003424:	f0 1f 00 08 	mcall	80003444 <screen_SetPixel+0x2c>
	_selectRegister(R61580_DATA_WRITE);
80003428:	32 2c       	mov	r12,34
8000342a:	f0 1f 00 08 	mcall	80003448 <screen_SetPixel+0x30>
	_writeRAM(color.value);
8000342e:	88 ac       	ld.uh	r12,r4[0x4]
80003430:	f0 1f 00 07 	mcall	8000344c <screen_SetPixel+0x34>
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
80003434:	30 0b       	mov	r11,0
80003436:	fe 7c 24 00 	mov	r12,-56320
8000343a:	f0 1f 00 06 	mcall	80003450 <screen_SetPixel+0x38>
8000343e:	2f fd       	sub	sp,-4
}
80003440:	e3 cd 80 10 	ldm	sp++,r4,pc
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	32 94       	mov	r4,41
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	32 e4       	mov	r4,46
8000344c:	80 00       	ld.sh	r0,r0[0x0]
8000344e:	33 2c       	mov	r12,50
80003450:	80 00       	ld.sh	r0,r0[0x0]
80003452:	24 e2       	sub	r2,78

80003454 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003454:	eb cd 40 80 	pushm	r7,lr
80003458:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
8000345a:	fe f8 03 a2 	ld.w	r8,pc[930]
8000345e:	fa cc ff c0 	sub	r12,sp,-64
80003462:	f0 ea 00 00 	ld.d	r10,r8[0]
80003466:	f8 eb 00 00 	st.d	r12[0],r10
8000346a:	f0 ea 00 08 	ld.d	r10,r8[8]
8000346e:	f8 eb 00 08 	st.d	r12[8],r10
80003472:	f0 ea 00 10 	ld.d	r10,r8[16]
80003476:	f8 eb 00 10 	st.d	r12[16],r10
8000347a:	f0 e8 00 18 	ld.d	r8,r8[24]
8000347e:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003482:	fe f8 03 7e 	ld.w	r8,pc[894]
80003486:	fa c7 ff d0 	sub	r7,sp,-48
8000348a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000348e:	ee eb 00 00 	st.d	r7[0],r10
80003492:	f0 e8 00 08 	ld.d	r8,r8[8]
80003496:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
8000349a:	30 4b       	mov	r11,4
8000349c:	f0 1f 00 da 	mcall	80003804 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
800034a0:	0e 9b       	mov	r11,r7
800034a2:	fe 7c 24 00 	mov	r12,-56320
800034a6:	f0 1f 00 d9 	mcall	80003808 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
800034aa:	fe 7c 24 00 	mov	r12,-56320
800034ae:	f0 1f 00 d8 	mcall	8000380c <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
800034b2:	e0 6a 90 00 	mov	r10,36864
800034b6:	ea 1a 03 d0 	orh	r10,0x3d0
800034ba:	0e 9b       	mov	r11,r7
800034bc:	fe 7c 24 00 	mov	r12,-56320
800034c0:	f0 1f 00 d4 	mcall	80003810 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
800034c4:	30 ec       	mov	r12,14
800034c6:	f0 1f 00 d4 	mcall	80003814 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800034ca:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800034ce:	e0 6a a8 00 	mov	r10,43008
800034d2:	ea 1a 00 61 	orh	r10,0x61
800034d6:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800034da:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800034de:	14 38       	cp.w	r8,r10
800034e0:	e0 88 00 08 	brls	800034f0 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800034e4:	12 38       	cp.w	r8,r9
800034e6:	fe 98 ff fa 	brls	800034da <screen_Init+0x86>
800034ea:	12 3a       	cp.w	r10,r9
800034ec:	c4 e3       	brcs	80003588 <screen_Init+0x134>
800034ee:	cf 6b       	rjmp	800034da <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800034f0:	12 38       	cp.w	r8,r9
800034f2:	e0 8b 00 4b 	brhi	80003588 <screen_Init+0x134>
800034f6:	12 3a       	cp.w	r10,r9
800034f8:	c4 83       	brcs	80003588 <screen_Init+0x134>
800034fa:	cf 0b       	rjmp	800034da <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800034fc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003500:	14 38       	cp.w	r8,r10
80003502:	e0 88 00 08 	brls	80003512 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003506:	12 38       	cp.w	r8,r9
80003508:	fe 98 ff fa 	brls	800034fc <screen_Init+0xa8>
8000350c:	12 3a       	cp.w	r10,r9
8000350e:	c4 73       	brcs	8000359c <screen_Init+0x148>
80003510:	cf 6b       	rjmp	800034fc <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003512:	12 38       	cp.w	r8,r9
80003514:	e0 8b 00 44 	brhi	8000359c <screen_Init+0x148>
80003518:	12 3a       	cp.w	r10,r9
8000351a:	c4 13       	brcs	8000359c <screen_Init+0x148>
8000351c:	cf 0b       	rjmp	800034fc <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000351e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003522:	14 38       	cp.w	r8,r10
80003524:	e0 88 00 08 	brls	80003534 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003528:	12 38       	cp.w	r8,r9
8000352a:	fe 98 ff fa 	brls	8000351e <screen_Init+0xca>
8000352e:	12 3a       	cp.w	r10,r9
80003530:	c4 73       	brcs	800035be <screen_Init+0x16a>
80003532:	cf 6b       	rjmp	8000351e <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003534:	12 38       	cp.w	r8,r9
80003536:	e0 8b 00 44 	brhi	800035be <screen_Init+0x16a>
8000353a:	12 3a       	cp.w	r10,r9
8000353c:	c4 13       	brcs	800035be <screen_Init+0x16a>
8000353e:	cf 0b       	rjmp	8000351e <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003540:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003544:	14 38       	cp.w	r8,r10
80003546:	e0 88 00 08 	brls	80003556 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000354a:	12 38       	cp.w	r8,r9
8000354c:	fe 98 ff fa 	brls	80003540 <screen_Init+0xec>
80003550:	12 3a       	cp.w	r10,r9
80003552:	c5 43       	brcs	800035fa <screen_Init+0x1a6>
80003554:	cf 6b       	rjmp	80003540 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003556:	12 38       	cp.w	r8,r9
80003558:	e0 8b 00 51 	brhi	800035fa <screen_Init+0x1a6>
8000355c:	12 3a       	cp.w	r10,r9
8000355e:	c4 e3       	brcs	800035fa <screen_Init+0x1a6>
80003560:	cf 0b       	rjmp	80003540 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003562:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003566:	14 38       	cp.w	r8,r10
80003568:	e0 88 00 09 	brls	8000357a <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000356c:	12 38       	cp.w	r8,r9
8000356e:	fe 98 ff fa 	brls	80003562 <screen_Init+0x10e>
80003572:	12 3a       	cp.w	r10,r9
80003574:	e0 83 00 a0 	brlo	800036b4 <screen_Init+0x260>
80003578:	cf 5b       	rjmp	80003562 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000357a:	12 38       	cp.w	r8,r9
8000357c:	e0 8b 00 9c 	brhi	800036b4 <screen_Init+0x260>
80003580:	12 3a       	cp.w	r10,r9
80003582:	e0 83 00 99 	brlo	800036b4 <screen_Init+0x260>
80003586:	ce eb       	rjmp	80003562 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80003588:	30 ec       	mov	r12,14
8000358a:	f0 1f 00 a4 	mcall	80003818 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000358e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003592:	e4 69 e2 00 	mov	r9,320000
80003596:	f0 09 00 0a 	add	r10,r8,r9
8000359a:	cb 1b       	rjmp	800034fc <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000359c:	30 0b       	mov	r11,0
8000359e:	16 9c       	mov	r12,r11
800035a0:	f0 1f 00 9f 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800035a4:	30 0b       	mov	r11,0
800035a6:	16 9c       	mov	r12,r11
800035a8:	f0 1f 00 9d 	mcall	8000381c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800035ac:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800035b0:	e0 6a a8 00 	mov	r10,43008
800035b4:	ea 1a 00 61 	orh	r10,0x61
800035b8:	f0 0a 00 0a 	add	r10,r8,r10
800035bc:	cb 1b       	rjmp	8000351e <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800035be:	30 0b       	mov	r11,0
800035c0:	16 9c       	mov	r12,r11
800035c2:	f0 1f 00 97 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800035c6:	30 0b       	mov	r11,0
800035c8:	16 9c       	mov	r12,r11
800035ca:	f0 1f 00 95 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800035ce:	30 0b       	mov	r11,0
800035d0:	16 9c       	mov	r12,r11
800035d2:	f0 1f 00 93 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800035d6:	30 0b       	mov	r11,0
800035d8:	16 9c       	mov	r12,r11
800035da:	f0 1f 00 91 	mcall	8000381c <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
800035de:	30 1b       	mov	r11,1
800035e0:	e0 6c 00 a4 	mov	r12,164
800035e4:	f0 1f 00 8e 	mcall	8000381c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800035e8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800035ec:	e0 6a a8 00 	mov	r10,43008
800035f0:	ea 1a 00 61 	orh	r10,0x61
800035f4:	f0 0a 00 0a 	add	r10,r8,r10
800035f8:	ca 4b       	rjmp	80003540 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
800035fa:	e0 6b a7 00 	mov	r11,42752
800035fe:	36 0c       	mov	r12,96
80003600:	f0 1f 00 87 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
80003604:	e0 6b 08 08 	mov	r11,2056
80003608:	30 8c       	mov	r12,8
8000360a:	f0 1f 00 85 	mcall	8000381c <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
8000360e:	e0 6b 02 03 	mov	r11,515
80003612:	33 0c       	mov	r12,48
80003614:	f0 1f 00 82 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80003618:	e0 6b 08 0f 	mov	r11,2063
8000361c:	33 1c       	mov	r12,49
8000361e:	f0 1f 00 80 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80003622:	e0 6b 04 01 	mov	r11,1025
80003626:	33 2c       	mov	r12,50
80003628:	f0 1f 00 7d 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
8000362c:	e0 6b 05 0b 	mov	r11,1291
80003630:	33 3c       	mov	r12,51
80003632:	f0 1f 00 7b 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80003636:	e0 6b 33 30 	mov	r11,13104
8000363a:	33 4c       	mov	r12,52
8000363c:	f0 1f 00 78 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80003640:	e0 6b 0b 05 	mov	r11,2821
80003644:	33 5c       	mov	r12,53
80003646:	f0 1f 00 76 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
8000364a:	30 5b       	mov	r11,5
8000364c:	33 6c       	mov	r12,54
8000364e:	f0 1f 00 74 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003652:	e0 6b 0f 08 	mov	r11,3848
80003656:	33 7c       	mov	r12,55
80003658:	f0 1f 00 71 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
8000365c:	e0 6b 03 02 	mov	r11,770
80003660:	33 8c       	mov	r12,56
80003662:	f0 1f 00 6f 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80003666:	e0 6b 30 33 	mov	r11,12339
8000366a:	33 9c       	mov	r12,57
8000366c:	f0 1f 00 6c 	mcall	8000381c <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003670:	31 8b       	mov	r11,24
80003672:	e0 6c 00 90 	mov	r12,144
80003676:	f0 1f 00 6a 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
8000367a:	e0 6b 05 30 	mov	r11,1328
8000367e:	31 0c       	mov	r12,16
80003680:	f0 1f 00 67 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003684:	e0 6b 02 37 	mov	r11,567
80003688:	31 1c       	mov	r12,17
8000368a:	f0 1f 00 65 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
8000368e:	e0 6b 01 bf 	mov	r11,447
80003692:	31 2c       	mov	r12,18
80003694:	f0 1f 00 62 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80003698:	e0 6b 10 00 	mov	r11,4096
8000369c:	31 3c       	mov	r12,19
8000369e:	f0 1f 00 60 	mcall	8000381c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036a2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036a6:	e0 6a 50 00 	mov	r10,20480
800036aa:	ea 1a 00 c3 	orh	r10,0xc3
800036ae:	f0 0a 00 0a 	add	r10,r8,r10
800036b2:	c5 8b       	rjmp	80003562 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
800036b4:	e0 6b 01 00 	mov	r11,256
800036b8:	30 1c       	mov	r12,1
800036ba:	f0 1f 00 59 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
800036be:	e0 6b 02 00 	mov	r11,512
800036c2:	30 2c       	mov	r12,2
800036c4:	f0 1f 00 56 	mcall	8000381c <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
800036c8:	33 0b       	mov	r11,48
800036ca:	30 3c       	mov	r12,3
800036cc:	f0 1f 00 54 	mcall	8000381c <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
800036d0:	30 1b       	mov	r11,1
800036d2:	30 9c       	mov	r12,9
800036d4:	f0 1f 00 52 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
800036d8:	30 8b       	mov	r11,8
800036da:	30 ac       	mov	r12,10
800036dc:	f0 1f 00 50 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
800036e0:	30 0b       	mov	r11,0
800036e2:	30 cc       	mov	r12,12
800036e4:	f0 1f 00 4e 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
800036e8:	e0 6b d0 00 	mov	r11,53248
800036ec:	30 dc       	mov	r12,13
800036ee:	f0 1f 00 4c 	mcall	8000381c <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
800036f2:	33 0b       	mov	r11,48
800036f4:	30 ec       	mov	r12,14
800036f6:	f0 1f 00 4a 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
800036fa:	30 0b       	mov	r11,0
800036fc:	30 fc       	mov	r12,15
800036fe:	f0 1f 00 48 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
80003702:	30 0b       	mov	r11,0
80003704:	32 0c       	mov	r12,32
80003706:	f0 1f 00 46 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
8000370a:	30 0b       	mov	r11,0
8000370c:	32 1c       	mov	r12,33
8000370e:	f0 1f 00 44 	mcall	8000381c <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80003712:	32 eb       	mov	r11,46
80003714:	32 9c       	mov	r12,41
80003716:	f0 1f 00 42 	mcall	8000381c <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
8000371a:	30 0b       	mov	r11,0
8000371c:	35 0c       	mov	r12,80
8000371e:	f0 1f 00 40 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80003722:	e0 6b 00 f0 	mov	r11,240
80003726:	35 1c       	mov	r12,81
80003728:	f0 1f 00 3d 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
8000372c:	30 0b       	mov	r11,0
8000372e:	35 2c       	mov	r12,82
80003730:	f0 1f 00 3b 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80003734:	e0 6b 01 40 	mov	r11,320
80003738:	35 2c       	mov	r12,82
8000373a:	f0 1f 00 39 	mcall	8000381c <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
8000373e:	30 1b       	mov	r11,1
80003740:	36 1c       	mov	r12,97
80003742:	f0 1f 00 37 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80003746:	30 0b       	mov	r11,0
80003748:	36 ac       	mov	r12,106
8000374a:	f0 1f 00 35 	mcall	8000381c <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
8000374e:	30 0b       	mov	r11,0
80003750:	e0 6c 00 80 	mov	r12,128
80003754:	f0 1f 00 32 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80003758:	30 0b       	mov	r11,0
8000375a:	e0 6c 00 81 	mov	r12,129
8000375e:	f0 1f 00 30 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003762:	35 fb       	mov	r11,95
80003764:	e0 6c 00 82 	mov	r12,130
80003768:	f0 1f 00 2d 	mcall	8000381c <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
8000376c:	e0 6b 07 01 	mov	r11,1793
80003770:	e0 6c 00 93 	mov	r12,147
80003774:	f0 1f 00 2a 	mcall	8000381c <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80003778:	e0 6b 01 00 	mov	r11,256
8000377c:	30 7c       	mov	r12,7
8000377e:	f0 1f 00 28 	mcall	8000381c <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003782:	30 08       	mov	r8,0
80003784:	50 88       	stdsp	sp[0x20],r8
80003786:	50 98       	stdsp	sp[0x24],r8
80003788:	50 a8       	stdsp	sp[0x28],r8
8000378a:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
8000378c:	30 0a       	mov	r10,0
8000378e:	30 0b       	mov	r11,0
80003790:	fa eb 00 00 	st.d	sp[0],r10
80003794:	fa c9 ff f8 	sub	r9,sp,-8
80003798:	f2 eb 00 00 	st.d	r9[0],r10
8000379c:	fa c9 ff f0 	sub	r9,sp,-16
800037a0:	f2 eb 00 00 	st.d	r9[0],r10
800037a4:	fa c9 ff e8 	sub	r9,sp,-24
800037a8:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
800037ac:	30 1b       	mov	r11,1
800037ae:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
800037b0:	31 49       	mov	r9,20
800037b2:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
800037b4:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
800037b6:	40 09       	lddsp	r9,sp[0x0]
800037b8:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
800037bc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
800037be:	40 09       	lddsp	r9,sp[0x0]
800037c0:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
800037c4:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
800037c6:	40 09       	lddsp	r9,sp[0x0]
800037c8:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
800037cc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
800037ce:	40 08       	lddsp	r8,sp[0x0]
800037d0:	30 57       	mov	r7,5
800037d2:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
800037d6:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
800037d8:	33 cc       	mov	r12,60
800037da:	f0 1f 00 12 	mcall	80003820 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
800037de:	fa cc ff e0 	sub	r12,sp,-32
800037e2:	f0 1f 00 11 	mcall	80003824 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
800037e6:	1a 9b       	mov	r11,sp
800037e8:	0e 9c       	mov	r12,r7
800037ea:	f0 1f 00 10 	mcall	80003828 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
800037ee:	32 0c       	mov	r12,32
800037f0:	f0 1f 00 0f 	mcall	8000382c <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
800037f4:	2e 8d       	sub	sp,-96
800037f6:	e3 cd 80 80 	ldm	sp++,r7,pc
800037fa:	00 00       	add	r0,r0
800037fc:	80 00       	ld.sh	r0,r0[0x0]
800037fe:	72 28       	ld.w	r8,r9[0x8]
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	72 48       	ld.w	r8,r9[0x10]
80003804:	80 00       	ld.sh	r0,r0[0x0]
80003806:	20 64       	sub	r4,6
80003808:	80 00       	ld.sh	r0,r0[0x0]
8000380a:	24 5e       	sub	lr,69
8000380c:	80 00       	ld.sh	r0,r0[0x0]
8000380e:	25 c0       	sub	r0,92
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	25 08       	sub	r8,80
80003814:	80 00       	ld.sh	r0,r0[0x0]
80003816:	21 2a       	sub	r10,18
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	21 02       	sub	r2,16
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	32 14       	mov	r4,33
80003820:	80 00       	ld.sh	r0,r0[0x0]
80003822:	20 12       	sub	r2,1
80003824:	80 00       	ld.sh	r0,r0[0x0]
80003826:	23 f8       	sub	r8,63
80003828:	80 00       	ld.sh	r0,r0[0x0]
8000382a:	23 b0       	sub	r0,59
8000382c:	80 00       	ld.sh	r0,r0[0x0]
8000382e:	23 e6       	sub	r6,62

80003830 <vector2_Add>:
 *  Author: voletqu
 */ 

#include "vector2.h"

Vector2 vector2_Add(Vector2 v1, Vector2 v2){
80003830:	eb cd 00 10 	pushm	r4
80003834:	fa c4 ff fc 	sub	r4,sp,-4
	return (Vector2){.x = v1.x + v2.x,
80003838:	09 ea       	ld.ub	r10,r4[0x6]
8000383a:	09 a9       	ld.ub	r9,r4[0x2]
8000383c:	f4 09 00 09 	add	r9,r10,r9
80003840:	88 2b       	ld.sh	r11,r4[0x4]
80003842:	88 0a       	ld.sh	r10,r4[0x0]
80003844:	f6 0a 00 0a 	add	r10,r11,r10
80003848:	b8 0a       	st.h	r12[0x0],r10
8000384a:	b8 a9       	st.b	r12[0x2],r9
					 .y = v1.y + v2.y};
8000384c:	e3 cd 00 10 	ldm	sp++,r4
80003850:	5e fc       	retal	r12
80003852:	d7 03       	nop

80003854 <twi_init>:
	INTC_register_interrupt (&tc0_irq, AVR32_TC_IRQ0, AVR32_INTC_INT1);
}


// RTC TWI configuration
void twi_init(void){
80003854:	eb cd 40 80 	pushm	r7,lr
80003858:	20 7d       	sub	sp,28
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
8000385a:	49 08       	lddpc	r8,80003898 <twi_init+0x44>
8000385c:	fa c7 ff f0 	sub	r7,sp,-16
80003860:	f0 ea 00 00 	ld.d	r10,r8[0]
80003864:	ee eb 00 00 	st.d	r7[0],r10
80003868:	70 28       	ld.w	r8,r8[0x8]
8000386a:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
8000386c:	48 c8       	lddpc	r8,8000389c <twi_init+0x48>
8000386e:	1a 9c       	mov	r12,sp
80003870:	f0 ea 00 00 	ld.d	r10,r8[0]
80003874:	fa eb 00 00 	st.d	sp[0],r10
80003878:	f0 e8 00 08 	ld.d	r8,r8[8]
8000387c:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
80003880:	30 2b       	mov	r11,2
80003882:	f0 1f 00 08 	mcall	800038a0 <twi_init+0x4c>
	twi_master_init (&AVR32_TWI, &i2c_options);
80003886:	0e 9b       	mov	r11,r7
80003888:	fe 7c 2c 00 	mov	r12,-54272
8000388c:	f0 1f 00 06 	mcall	800038a4 <twi_init+0x50>
80003890:	2f 9d       	sub	sp,-28
80003892:	e3 cd 80 80 	ldm	sp++,r7,pc
80003896:	00 00       	add	r0,r0
80003898:	80 00       	ld.sh	r0,r0[0x0]
8000389a:	72 7c       	ld.w	r12,r9[0x1c]
8000389c:	80 00       	ld.sh	r0,r0[0x0]
8000389e:	72 90       	ld.w	r0,r9[0x24]
800038a0:	80 00       	ld.sh	r0,r0[0x0]
800038a2:	20 64       	sub	r4,6
800038a4:	80 00       	ld.sh	r0,r0[0x0]
800038a6:	28 88       	sub	r8,-120

800038a8 <tc1_init>:
	
}


// 32MHz clock input PBA/2, output checked by scope measure
void tc1_init(void){
800038a8:	d4 01       	pushm	lr
	
	gpio_enable_module(T1_GPIO, 1);
	*/
	
	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
800038aa:	49 0b       	lddpc	r11,800038e8 <tc1_init+0x40>
800038ac:	fe 7c 38 00 	mov	r12,-51200
800038b0:	f0 1f 00 0f 	mcall	800038ec <tc1_init+0x44>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value.
800038b4:	e0 6a 00 b5 	mov	r10,181
800038b8:	30 1b       	mov	r11,1
800038ba:	fe 7c 38 00 	mov	r12,-51200
800038be:	f0 1f 00 0d 	mcall	800038f0 <tc1_init+0x48>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
800038c2:	48 da       	lddpc	r10,800038f4 <tc1_init+0x4c>
800038c4:	30 1b       	mov	r11,1
800038c6:	fe 7c 38 00 	mov	r12,-51200
800038ca:	f0 1f 00 0c 	mcall	800038f8 <tc1_init+0x50>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
800038ce:	30 0a       	mov	r10,0
800038d0:	e0 6b 01 c1 	mov	r11,449
800038d4:	48 ac       	lddpc	r12,800038fc <tc1_init+0x54>
800038d6:	f0 1f 00 0b 	mcall	80003900 <tc1_init+0x58>
	tc_start(&AVR32_TC, TC1_CHANNEL);
800038da:	30 1b       	mov	r11,1
800038dc:	fe 7c 38 00 	mov	r12,-51200
800038e0:	f0 1f 00 09 	mcall	80003904 <tc1_init+0x5c>
}
800038e4:	d8 02       	popm	pc
800038e6:	00 00       	add	r0,r0
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	72 88       	ld.w	r8,r9[0x20]
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	25 e2       	sub	r2,94
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	26 90       	sub	r0,105
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	72 58       	ld.w	r8,r9[0x14]
800038f8:	80 00       	ld.sh	r0,r0[0x0]
800038fa:	26 c4       	sub	r4,108
800038fc:	80 00       	ld.sh	r0,r0[0x0]
800038fe:	29 f8       	sub	r8,-97
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	21 54       	sub	r4,21
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	26 7e       	sub	lr,103

80003908 <spi_init>:
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
}



void spi_init(void) {
80003908:	eb cd 40 80 	pushm	r7,lr
8000390c:	20 cd       	sub	sp,48
	{
		{ PIN_NPCS_DA, FCT_NPCS_DA },
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
8000390e:	49 b8       	lddpc	r8,80003978 <spi_init+0x70>
80003910:	fa cc ff f0 	sub	r12,sp,-16
80003914:	f0 ea 00 00 	ld.d	r10,r8[0]
80003918:	f8 eb 00 00 	st.d	r12[0],r10
8000391c:	f0 ea 00 08 	ld.d	r10,r8[8]
80003920:	f8 eb 00 08 	st.d	r12[8],r10
80003924:	f0 ea 00 10 	ld.d	r10,r8[16]
80003928:	f8 eb 00 10 	st.d	r12[16],r10
8000392c:	f0 e8 00 18 	ld.d	r8,r8[24]
80003930:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80003934:	49 28       	lddpc	r8,8000397c <spi_init+0x74>
80003936:	1a 97       	mov	r7,sp
80003938:	f0 ea 00 00 	ld.d	r10,r8[0]
8000393c:	fa eb 00 00 	st.d	sp[0],r10
80003940:	f0 e8 00 08 	ld.d	r8,r8[8]
80003944:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(DA2_SPI1_GPIO_MAP, sizeof (DA2_SPI1_GPIO_MAP)/ sizeof(DA2_SPI1_GPIO_MAP[0]));
80003948:	30 4b       	mov	r11,4
8000394a:	f0 1f 00 0e 	mcall	80003980 <spi_init+0x78>
	
	// Initializing SPI as master
	spi_initMaster((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2);
8000394e:	1a 9b       	mov	r11,sp
80003950:	fe 7c 28 00 	mov	r12,-55296
80003954:	f0 1f 00 0c 	mcall	80003984 <spi_init+0x7c>
	
	// Initializes volume control DAC
	spi_setupChipReg((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2, BOARD_OSC0_HZ);
80003958:	e0 6a 90 00 	mov	r10,36864
8000395c:	ea 1a 03 d0 	orh	r10,0x3d0
80003960:	1a 9b       	mov	r11,sp
80003962:	fe 7c 28 00 	mov	r12,-55296
80003966:	f0 1f 00 09 	mcall	80003988 <spi_init+0x80>
	
	spi_enable((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS);
8000396a:	fe 7c 28 00 	mov	r12,-55296
8000396e:	f0 1f 00 08 	mcall	8000398c <spi_init+0x84>
	
}
80003972:	2f 4d       	sub	sp,-48
80003974:	e3 cd 80 80 	ldm	sp++,r7,pc
80003978:	80 00       	ld.sh	r0,r0[0x0]
8000397a:	72 5c       	ld.w	r12,r9[0x14]
8000397c:	80 00       	ld.sh	r0,r0[0x0]
8000397e:	72 a0       	ld.w	r0,r9[0x28]
80003980:	80 00       	ld.sh	r0,r0[0x0]
80003982:	20 64       	sub	r4,6
80003984:	80 00       	ld.sh	r0,r0[0x0]
80003986:	24 5e       	sub	lr,69
80003988:	80 00       	ld.sh	r0,r0[0x0]
8000398a:	25 08       	sub	r8,80
8000398c:	80 00       	ld.sh	r0,r0[0x0]
8000398e:	25 c0       	sub	r0,92

80003990 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80003990:	d4 01       	pushm	lr
	sysclk_init();
80003992:	f0 1f 00 0a 	mcall	800039b8 <board_init+0x28>
	
	Disable_global_interrupt();
80003996:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80003998:	f0 1f 00 09 	mcall	800039bc <board_init+0x2c>
	cpu_irq_enable();
8000399c:	d5 03       	csrf	0x10
	
	twi_init();
8000399e:	f0 1f 00 09 	mcall	800039c0 <board_init+0x30>
	spi_init();
800039a2:	f0 1f 00 09 	mcall	800039c4 <board_init+0x34>
	//tc0_init();
	tc1_init();
800039a6:	f0 1f 00 09 	mcall	800039c8 <board_init+0x38>
	// Configuring PB0-15
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
800039aa:	30 1a       	mov	r10,1
800039ac:	e0 6b ff ff 	mov	r11,65535
800039b0:	14 9c       	mov	r12,r10
800039b2:	f0 1f 00 07 	mcall	800039cc <board_init+0x3c>
}
800039b6:	d8 02       	popm	pc
800039b8:	80 00       	ld.sh	r0,r0[0x0]
800039ba:	39 ec       	mov	r12,-98
800039bc:	80 00       	ld.sh	r0,r0[0x0]
800039be:	21 d4       	sub	r4,29
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	38 54       	mov	r4,-123
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	39 08       	mov	r8,-112
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	38 a8       	mov	r8,-118
800039cc:	80 00       	ld.sh	r0,r0[0x0]
800039ce:	20 94       	sub	r4,9

800039d0 <mainGauche>:
#include "RTC/rtc.h"
#include "mainGauche.h"

//volatile uint32_t ram = 0;

void mainGauche(void){
800039d0:	d4 01       	pushm	lr
	
	board_init();
800039d2:	f0 1f 00 04 	mcall	800039e0 <mainGauche+0x10>
	screen_Init();
800039d6:	f0 1f 00 04 	mcall	800039e4 <mainGauche+0x14>
	gui_loadingScreen();
800039da:	f0 1f 00 04 	mcall	800039e8 <mainGauche+0x18>
800039de:	c0 08       	rjmp	800039de <mainGauche+0xe>
800039e0:	80 00       	ld.sh	r0,r0[0x0]
800039e2:	39 90       	mov	r0,-103
800039e4:	80 00       	ld.sh	r0,r0[0x0]
800039e6:	34 54       	mov	r4,69
800039e8:	80 00       	ld.sh	r0,r0[0x0]
800039ea:	2f dc       	sub	r12,-3

800039ec <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
800039ec:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
800039ee:	30 3a       	mov	r10,3
800039f0:	e0 6b 90 00 	mov	r11,36864
800039f4:	ea 1b 03 d0 	orh	r11,0x3d0
800039f8:	fe 7c 0c 00 	mov	r12,-62464
800039fc:	f0 1f 00 19 	mcall	80003a60 <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
80003a00:	31 08       	mov	r8,16
80003a02:	1a d8       	st.w	--sp,r8
80003a04:	30 08       	mov	r8,0
80003a06:	30 19       	mov	r9,1
80003a08:	30 7a       	mov	r10,7
80003a0a:	10 9b       	mov	r11,r8
80003a0c:	fe 7c 0c 00 	mov	r12,-62464
80003a10:	f0 1f 00 15 	mcall	80003a64 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80003a14:	30 08       	mov	r8,0
80003a16:	30 19       	mov	r9,1
80003a18:	12 9a       	mov	r10,r9
80003a1a:	10 9b       	mov	r11,r8
80003a1c:	fe 7c 0c 00 	mov	r12,-62464
80003a20:	f0 1f 00 12 	mcall	80003a68 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80003a24:	30 0b       	mov	r11,0
80003a26:	fe 7c 0c 00 	mov	r12,-62464
80003a2a:	f0 1f 00 11 	mcall	80003a6c <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
80003a2e:	fe 7c 0c 00 	mov	r12,-62464
80003a32:	f0 1f 00 10 	mcall	80003a70 <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
80003a36:	30 0a       	mov	r10,0
80003a38:	1a da       	st.w	--sp,r10
80003a3a:	1a da       	st.w	--sp,r10
80003a3c:	14 98       	mov	r8,r10
80003a3e:	14 99       	mov	r9,r10
80003a40:	30 1b       	mov	r11,1
80003a42:	fe 7c 0c 00 	mov	r12,-62464
80003a46:	f0 1f 00 0c 	mcall	80003a74 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
80003a4a:	30 1c       	mov	r12,1
80003a4c:	f0 1f 00 0b 	mcall	80003a78 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
80003a50:	30 2b       	mov	r11,2
80003a52:	fe 7c 0c 00 	mov	r12,-62464
80003a56:	f0 1f 00 0a 	mcall	80003a7c <sysclk_init+0x90>
80003a5a:	2f dd       	sub	sp,-12
}
80003a5c:	d8 02       	popm	pc
80003a5e:	00 00       	add	r0,r0
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	23 84       	sub	r4,56
80003a64:	80 00       	ld.sh	r0,r0[0x0]
80003a66:	23 26       	sub	r6,50
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	23 48       	sub	r8,52
80003a6c:	80 00       	ld.sh	r0,r0[0x0]
80003a6e:	23 62       	sub	r2,54
80003a70:	80 00       	ld.sh	r0,r0[0x0]
80003a72:	23 70       	sub	r0,55
80003a74:	80 00       	ld.sh	r0,r0[0x0]
80003a76:	22 e0       	sub	r0,46
80003a78:	80 00       	ld.sh	r0,r0[0x0]
80003a7a:	20 04       	sub	r4,0
80003a7c:	80 00       	ld.sh	r0,r0[0x0]
80003a7e:	23 7a       	sub	r10,55

80003a80 <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
80003a80:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
80003a82:	f0 1f 00 02 	mcall	80003a88 <main+0x8>
	#else
		mainCentre();
	#endif
	
}
80003a86:	d8 0a       	popm	pc,r12=0
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	39 d0       	mov	r0,-99

80003a8c <memcpy>:
80003a8c:	58 8a       	cp.w	r10,8
80003a8e:	c2 f5       	brlt	80003aec <memcpy+0x60>
80003a90:	f9 eb 10 09 	or	r9,r12,r11
80003a94:	e2 19 00 03 	andl	r9,0x3,COH
80003a98:	e0 81 00 97 	brne	80003bc6 <memcpy+0x13a>
80003a9c:	e0 4a 00 20 	cp.w	r10,32
80003aa0:	c3 b4       	brge	80003b16 <memcpy+0x8a>
80003aa2:	f4 08 14 02 	asr	r8,r10,0x2
80003aa6:	f0 09 11 08 	rsub	r9,r8,8
80003aaa:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003aae:	76 69       	ld.w	r9,r11[0x18]
80003ab0:	99 69       	st.w	r12[0x18],r9
80003ab2:	76 59       	ld.w	r9,r11[0x14]
80003ab4:	99 59       	st.w	r12[0x14],r9
80003ab6:	76 49       	ld.w	r9,r11[0x10]
80003ab8:	99 49       	st.w	r12[0x10],r9
80003aba:	76 39       	ld.w	r9,r11[0xc]
80003abc:	99 39       	st.w	r12[0xc],r9
80003abe:	76 29       	ld.w	r9,r11[0x8]
80003ac0:	99 29       	st.w	r12[0x8],r9
80003ac2:	76 19       	ld.w	r9,r11[0x4]
80003ac4:	99 19       	st.w	r12[0x4],r9
80003ac6:	76 09       	ld.w	r9,r11[0x0]
80003ac8:	99 09       	st.w	r12[0x0],r9
80003aca:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003ace:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003ad2:	e0 1a 00 03 	andl	r10,0x3
80003ad6:	f4 0a 11 04 	rsub	r10,r10,4
80003ada:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003ade:	17 a9       	ld.ub	r9,r11[0x2]
80003ae0:	b0 a9       	st.b	r8[0x2],r9
80003ae2:	17 99       	ld.ub	r9,r11[0x1]
80003ae4:	b0 99       	st.b	r8[0x1],r9
80003ae6:	17 89       	ld.ub	r9,r11[0x0]
80003ae8:	b0 89       	st.b	r8[0x0],r9
80003aea:	5e fc       	retal	r12
80003aec:	f4 0a 11 09 	rsub	r10,r10,9
80003af0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003af4:	17 f9       	ld.ub	r9,r11[0x7]
80003af6:	b8 f9       	st.b	r12[0x7],r9
80003af8:	17 e9       	ld.ub	r9,r11[0x6]
80003afa:	b8 e9       	st.b	r12[0x6],r9
80003afc:	17 d9       	ld.ub	r9,r11[0x5]
80003afe:	b8 d9       	st.b	r12[0x5],r9
80003b00:	17 c9       	ld.ub	r9,r11[0x4]
80003b02:	b8 c9       	st.b	r12[0x4],r9
80003b04:	17 b9       	ld.ub	r9,r11[0x3]
80003b06:	b8 b9       	st.b	r12[0x3],r9
80003b08:	17 a9       	ld.ub	r9,r11[0x2]
80003b0a:	b8 a9       	st.b	r12[0x2],r9
80003b0c:	17 99       	ld.ub	r9,r11[0x1]
80003b0e:	b8 99       	st.b	r12[0x1],r9
80003b10:	17 89       	ld.ub	r9,r11[0x0]
80003b12:	b8 89       	st.b	r12[0x0],r9
80003b14:	5e fc       	retal	r12
80003b16:	eb cd 40 c0 	pushm	r6-r7,lr
80003b1a:	18 99       	mov	r9,r12
80003b1c:	22 0a       	sub	r10,32
80003b1e:	b7 07       	ld.d	r6,r11++
80003b20:	b3 26       	st.d	r9++,r6
80003b22:	b7 07       	ld.d	r6,r11++
80003b24:	b3 26       	st.d	r9++,r6
80003b26:	b7 07       	ld.d	r6,r11++
80003b28:	b3 26       	st.d	r9++,r6
80003b2a:	b7 07       	ld.d	r6,r11++
80003b2c:	b3 26       	st.d	r9++,r6
80003b2e:	22 0a       	sub	r10,32
80003b30:	cf 74       	brge	80003b1e <memcpy+0x92>
80003b32:	2f 0a       	sub	r10,-16
80003b34:	c0 65       	brlt	80003b40 <memcpy+0xb4>
80003b36:	b7 07       	ld.d	r6,r11++
80003b38:	b3 26       	st.d	r9++,r6
80003b3a:	b7 07       	ld.d	r6,r11++
80003b3c:	b3 26       	st.d	r9++,r6
80003b3e:	21 0a       	sub	r10,16
80003b40:	5c 3a       	neg	r10
80003b42:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003b46:	d7 03       	nop
80003b48:	d7 03       	nop
80003b4a:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003b4e:	f3 66 00 0e 	st.b	r9[14],r6
80003b52:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003b56:	f3 66 00 0d 	st.b	r9[13],r6
80003b5a:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003b5e:	f3 66 00 0c 	st.b	r9[12],r6
80003b62:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003b66:	f3 66 00 0b 	st.b	r9[11],r6
80003b6a:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003b6e:	f3 66 00 0a 	st.b	r9[10],r6
80003b72:	f7 36 00 09 	ld.ub	r6,r11[9]
80003b76:	f3 66 00 09 	st.b	r9[9],r6
80003b7a:	f7 36 00 08 	ld.ub	r6,r11[8]
80003b7e:	f3 66 00 08 	st.b	r9[8],r6
80003b82:	f7 36 00 07 	ld.ub	r6,r11[7]
80003b86:	f3 66 00 07 	st.b	r9[7],r6
80003b8a:	f7 36 00 06 	ld.ub	r6,r11[6]
80003b8e:	f3 66 00 06 	st.b	r9[6],r6
80003b92:	f7 36 00 05 	ld.ub	r6,r11[5]
80003b96:	f3 66 00 05 	st.b	r9[5],r6
80003b9a:	f7 36 00 04 	ld.ub	r6,r11[4]
80003b9e:	f3 66 00 04 	st.b	r9[4],r6
80003ba2:	f7 36 00 03 	ld.ub	r6,r11[3]
80003ba6:	f3 66 00 03 	st.b	r9[3],r6
80003baa:	f7 36 00 02 	ld.ub	r6,r11[2]
80003bae:	f3 66 00 02 	st.b	r9[2],r6
80003bb2:	f7 36 00 01 	ld.ub	r6,r11[1]
80003bb6:	f3 66 00 01 	st.b	r9[1],r6
80003bba:	f7 36 00 00 	ld.ub	r6,r11[0]
80003bbe:	f3 66 00 00 	st.b	r9[0],r6
80003bc2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003bc6:	20 1a       	sub	r10,1
80003bc8:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003bcc:	f8 0a 0b 09 	st.b	r12[r10],r9
80003bd0:	cf b1       	brne	80003bc6 <memcpy+0x13a>
80003bd2:	5e fc       	retal	r12

Disassembly of section .exception:

80003c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80003c00:	c0 08       	rjmp	80003c00 <_evba>
	...

80003c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80003c04:	c0 08       	rjmp	80003c04 <_handle_TLB_Multiple_Hit>
	...

80003c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80003c08:	c0 08       	rjmp	80003c08 <_handle_Bus_Error_Data_Fetch>
	...

80003c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80003c0c:	c0 08       	rjmp	80003c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80003c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80003c10:	c0 08       	rjmp	80003c10 <_handle_NMI>
	...

80003c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80003c14:	c0 08       	rjmp	80003c14 <_handle_Instruction_Address>
	...

80003c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80003c18:	c0 08       	rjmp	80003c18 <_handle_ITLB_Protection>
	...

80003c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80003c1c:	c0 08       	rjmp	80003c1c <_handle_Breakpoint>
	...

80003c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80003c20:	c0 08       	rjmp	80003c20 <_handle_Illegal_Opcode>
	...

80003c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80003c24:	c0 08       	rjmp	80003c24 <_handle_Unimplemented_Instruction>
	...

80003c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80003c28:	c0 08       	rjmp	80003c28 <_handle_Privilege_Violation>
	...

80003c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80003c2c:	c0 08       	rjmp	80003c2c <_handle_Floating_Point>
	...

80003c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80003c30:	c0 08       	rjmp	80003c30 <_handle_Coprocessor_Absent>
	...

80003c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80003c34:	c0 08       	rjmp	80003c34 <_handle_Data_Address_Read>
	...

80003c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80003c38:	c0 08       	rjmp	80003c38 <_handle_Data_Address_Write>
	...

80003c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80003c3c:	c0 08       	rjmp	80003c3c <_handle_DTLB_Protection_Read>
	...

80003c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80003c40:	c0 08       	rjmp	80003c40 <_handle_DTLB_Protection_Write>
	...

80003c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80003c44:	c0 08       	rjmp	80003c44 <_handle_DTLB_Modified>
	...

80003c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80003c50:	c0 08       	rjmp	80003c50 <_handle_ITLB_Miss>
	...

80003c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80003c60:	c0 08       	rjmp	80003c60 <_handle_DTLB_Miss_Read>
	...

80003c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80003c70:	c0 08       	rjmp	80003c70 <_handle_DTLB_Miss_Write>
	...

80003d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80003d00:	c0 08       	rjmp	80003d00 <_handle_Supervisor_Call>
80003d02:	d7 03       	nop

80003d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003d04:	30 0c       	mov	r12,0
80003d06:	fe b0 f2 91 	rcall	80002228 <_get_interrupt_handler>
80003d0a:	58 0c       	cp.w	r12,0
80003d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003d10:	d6 03       	rete

80003d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003d12:	30 1c       	mov	r12,1
80003d14:	fe b0 f2 8a 	rcall	80002228 <_get_interrupt_handler>
80003d18:	58 0c       	cp.w	r12,0
80003d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003d1e:	d6 03       	rete

80003d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003d20:	30 2c       	mov	r12,2
80003d22:	fe b0 f2 83 	rcall	80002228 <_get_interrupt_handler>
80003d26:	58 0c       	cp.w	r12,0
80003d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003d2c:	d6 03       	rete

80003d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003d2e:	30 3c       	mov	r12,3
80003d30:	fe b0 f2 7c 	rcall	80002228 <_get_interrupt_handler>
80003d34:	58 0c       	cp.w	r12,0
80003d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003d3a:	d6 03       	rete
80003d3c:	d7 03       	nop
80003d3e:	d7 03       	nop
80003d40:	d7 03       	nop
80003d42:	d7 03       	nop
80003d44:	d7 03       	nop
80003d46:	d7 03       	nop
80003d48:	d7 03       	nop
80003d4a:	d7 03       	nop
80003d4c:	d7 03       	nop
80003d4e:	d7 03       	nop
80003d50:	d7 03       	nop
80003d52:	d7 03       	nop
80003d54:	d7 03       	nop
80003d56:	d7 03       	nop
80003d58:	d7 03       	nop
80003d5a:	d7 03       	nop
80003d5c:	d7 03       	nop
80003d5e:	d7 03       	nop
80003d60:	d7 03       	nop
80003d62:	d7 03       	nop
80003d64:	d7 03       	nop
80003d66:	d7 03       	nop
80003d68:	d7 03       	nop
80003d6a:	d7 03       	nop
80003d6c:	d7 03       	nop
80003d6e:	d7 03       	nop
80003d70:	d7 03       	nop
80003d72:	d7 03       	nop
80003d74:	d7 03       	nop
80003d76:	d7 03       	nop
80003d78:	d7 03       	nop
80003d7a:	d7 03       	nop
80003d7c:	d7 03       	nop
80003d7e:	d7 03       	nop
80003d80:	d7 03       	nop
80003d82:	d7 03       	nop
80003d84:	d7 03       	nop
80003d86:	d7 03       	nop
80003d88:	d7 03       	nop
80003d8a:	d7 03       	nop
80003d8c:	d7 03       	nop
80003d8e:	d7 03       	nop
80003d90:	d7 03       	nop
80003d92:	d7 03       	nop
80003d94:	d7 03       	nop
80003d96:	d7 03       	nop
80003d98:	d7 03       	nop
80003d9a:	d7 03       	nop
80003d9c:	d7 03       	nop
80003d9e:	d7 03       	nop
80003da0:	d7 03       	nop
80003da2:	d7 03       	nop
80003da4:	d7 03       	nop
80003da6:	d7 03       	nop
80003da8:	d7 03       	nop
80003daa:	d7 03       	nop
80003dac:	d7 03       	nop
80003dae:	d7 03       	nop
80003db0:	d7 03       	nop
80003db2:	d7 03       	nop
80003db4:	d7 03       	nop
80003db6:	d7 03       	nop
80003db8:	d7 03       	nop
80003dba:	d7 03       	nop
80003dbc:	d7 03       	nop
80003dbe:	d7 03       	nop
80003dc0:	d7 03       	nop
80003dc2:	d7 03       	nop
80003dc4:	d7 03       	nop
80003dc6:	d7 03       	nop
80003dc8:	d7 03       	nop
80003dca:	d7 03       	nop
80003dcc:	d7 03       	nop
80003dce:	d7 03       	nop
80003dd0:	d7 03       	nop
80003dd2:	d7 03       	nop
80003dd4:	d7 03       	nop
80003dd6:	d7 03       	nop
80003dd8:	d7 03       	nop
80003dda:	d7 03       	nop
80003ddc:	d7 03       	nop
80003dde:	d7 03       	nop
80003de0:	d7 03       	nop
80003de2:	d7 03       	nop
80003de4:	d7 03       	nop
80003de6:	d7 03       	nop
80003de8:	d7 03       	nop
80003dea:	d7 03       	nop
80003dec:	d7 03       	nop
80003dee:	d7 03       	nop
80003df0:	d7 03       	nop
80003df2:	d7 03       	nop
80003df4:	d7 03       	nop
80003df6:	d7 03       	nop
80003df8:	d7 03       	nop
80003dfa:	d7 03       	nop
80003dfc:	d7 03       	nop
80003dfe:	d7 03       	nop
