INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.1/lab4.1/lab4.1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.1/lab4.1/lab4.1.srcs/sources_1/imports/new/part1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.1/lab4.1/lab4.1.srcs/sim_1/imports/new/part1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_tb
WARNING: [VRFC 10-1195] overwriting previous definition of module part1_tb [C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.1/lab4.1/lab4.1.srcs/sim_1/imports/new/part1_tb.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Desktop/EE 316/Labs/Lab_4/lab4.1/lab4.1/lab4.1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
