
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038408                       # Number of seconds simulated
sim_ticks                                 38408152000                       # Number of ticks simulated
final_tick                                38408152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134296                       # Simulator instruction rate (inst/s)
host_op_rate                                   245819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51580695                       # Simulator tick rate (ticks/s)
host_mem_usage                                2224484                       # Number of bytes of host memory used
host_seconds                                   744.62                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             59008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1760064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1819072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        59008                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           59008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1243136                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1243136                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                922                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27501                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28423                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19424                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19424                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1536341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             45825272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                47361612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1536341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1536341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32366462                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32366462                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32366462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1536341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            45825272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79728074                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24322                       # number of replacements
system.l2.tagsinuse                       3055.888002                       # Cycle average of tags in use
system.l2.total_refs                           249909                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28296                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.831955                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    22084890000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2334.249608                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             376.428792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             345.209603                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.569885                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.091902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.084280                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.746066                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                70747                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                63975                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  134722                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136078                       # number of Writeback hits
system.l2.Writeback_hits::total                136078                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49800                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 70747                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                113775                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184522                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                70747                       # number of overall hits
system.l2.overall_hits::cpu.data               113775                       # number of overall hits
system.l2.overall_hits::total                  184522                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                922                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6527                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7449                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20974                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 922                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27501                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28423                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                922                       # number of overall misses
system.l2.overall_misses::cpu.data              27501                       # number of overall misses
system.l2.overall_misses::total                 28423                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     49374000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    346368000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       395742000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1109251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1109251500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      49374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1455619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1504993500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     49374000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1455619500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1504993500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            71669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142171                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136078                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136078                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70774                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             71669                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               212945                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            71669                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              212945                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.092579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.296352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.296352                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012865                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.194662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133476                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012865                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.194662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133476                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53550.976139                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53066.952658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53126.862666                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52886.979117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52886.979117                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53550.976139                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52929.693466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52949.846955                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53550.976139                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52929.693466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52949.846955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19424                       # number of writebacks
system.l2.writebacks::total                     19424                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7449                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20974                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28423                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38130500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    266345000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    304475500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    855367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    855367000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38130500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1121712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1159842500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38130500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1121712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1159842500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.092579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.296352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.296352                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.194662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.194662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133476                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41356.290672                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40806.649303                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40874.681165                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40782.254220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40782.254220                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41356.290672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40788.044071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40806.477149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41356.290672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40788.044071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40806.477149                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                22543561                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22543561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1201209                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13927184                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12998955                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.335128                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                         76816305                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20965578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      132807264                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22543561                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12998955                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      39765427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7162707                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                9956445                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            85                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  18795813                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                369565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           76647475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.192341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.549277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37901155     49.45%     49.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1735303      2.26%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2302389      3.00%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2699263      3.52%     58.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2394951      3.12%     61.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2597261      3.39%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2965855      3.87%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2524596      3.29%     71.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 21526702     28.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             76647475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.293474                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.728894                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24524828                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8176153                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  36075944                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1910625                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5959925                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              239836273                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                5959925                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26899394                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1403049                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6077                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  35464294                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6914736                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              234457471                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1010770                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3395371                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1439290                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           258396989                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             557500657                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        400667931                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         156832726                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638966                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 56757964                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                116                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19262539                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26855676                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13940140                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2462884                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           281709                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  226227028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 195                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 211206493                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2708096                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        42838987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     50281856                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            109                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      76647475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.755557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.753462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14101734     18.40%     18.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4454447      5.81%     24.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10383759     13.55%     37.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            20962990     27.35%     65.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14928779     19.48%     84.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8152020     10.64%     95.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3100658      4.05%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              488310      0.64%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               74778      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        76647475                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                25188399     67.51%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              11919130     31.95%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 146396      0.39%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 55018      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            472833      0.22%      0.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             124665317     59.03%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            47827640     22.64%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25493965     12.07%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12746738      6.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              211206493                       # Type of FU issued
system.cpu.iq.rate                           2.749501                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37308943                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.176647                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          407259594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         195091743                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    149108631                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           131817903                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73975845                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     59184257                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              176186661                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                71855942                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2710679                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5425556                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        13124                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1384                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2814547                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7436                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          9702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5959925                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104130                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8262                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           226227223                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            623116                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26855676                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13940140                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    682                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1384                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         737636                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       530682                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1268318                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             209169051                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24909359                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2037439                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37458414                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18584959                       # Number of branches executed
system.cpu.iew.exec_stores                   12549055                       # Number of stores executed
system.cpu.iew.exec_rate                     2.722977                       # Inst execution rate
system.cpu.iew.wb_sent                      208606468                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     208292888                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 154102115                       # num instructions producing a value
system.cpu.iew.wb_consumers                 254657779                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.711571                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605134                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        43184875                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1201222                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     70687550                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.589456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.789175                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21977556     31.09%     31.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13082295     18.51%     49.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8446930     11.95%     61.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6896597      9.76%     71.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3374786      4.77%     76.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3430476      4.85%     80.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2071030      2.93%     83.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1964368      2.78%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      9443512     13.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     70687550                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               9443512                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    287471235                       # The number of ROB reads
system.cpu.rob.rob_writes                   458429239                       # The number of ROB writes
system.cpu.timesIdled                           23943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          168830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.768163                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.768163                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.301807                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.301807                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                306765666                       # number of integer regfile reads
system.cpu.int_regfile_writes               173891799                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 101135682                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 54819123                       # number of floating regfile writes
system.cpu.misc_regfile_reads                80229407                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  71168                       # number of replacements
system.cpu.icache.tagsinuse                462.193859                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18716437                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  71669                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 261.151083                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     462.193859                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.902722                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.902722                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18716437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18716437                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18716437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18716437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18716437                       # number of overall hits
system.cpu.icache.overall_hits::total        18716437                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        79376                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         79376                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        79376                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          79376                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        79376                       # number of overall misses
system.cpu.icache.overall_misses::total         79376                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1030994500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1030994500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1030994500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1030994500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1030994500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1030994500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18795813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18795813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18795813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18795813                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18795813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18795813                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004223                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004223                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004223                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004223                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004223                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12988.743449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12988.743449                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12988.743449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12988.743449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12988.743449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12988.743449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7707                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7707                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        71669                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71669                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        71669                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71669                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        71669                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71669                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    828521500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    828521500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    828521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    828521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    828521500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    828521500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003813                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11560.388732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11560.388732                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11560.388732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11560.388732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11560.388732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11560.388732                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 140764                       # number of replacements
system.cpu.dcache.tagsinuse                501.848268                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33160179                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141276                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 234.719124                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             2747948000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     501.848268                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.980172                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.980172                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22105372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22105372                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054807                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33160179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33160179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33160179                       # number of overall hits
system.cpu.dcache.overall_hits::total        33160179                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       102497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        102497                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70783                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       173280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       173280                       # number of overall misses
system.cpu.dcache.overall_misses::total        173280                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1545932500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1545932500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1820485498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1820485498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3366417998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3366417998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3366417998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3366417998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22207869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22207869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33333459                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33333459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33333459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33333459                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004615                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005198                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005198                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15082.709738                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15082.709738                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25719.247531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25719.247531                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19427.620025                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19427.620025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19427.620025                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19427.620025                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        86753                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.310260                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136078                       # number of writebacks
system.cpu.dcache.writebacks::total            136078                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        31995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31995                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        32004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        32004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32004                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70502                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70774                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141276                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141276                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1059288000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1059288000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1678846498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1678846498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2738134498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2738134498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2738134498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2738134498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004238                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15024.935463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15024.935463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23721.232345                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23721.232345                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19381.455435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19381.455435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19381.455435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19381.455435                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
