{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494595450677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494595450677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 15:24:10 2017 " "Processing started: Fri May 12 15:24:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494595450677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494595450677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off modularMultiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494595450678 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494595451133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 12 6 " "Found 12 design units, including 6 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-modMult2 " "Found design unit 1: test-modMult2" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modMultCell-modMult " "Found design unit 2: modMultCell-modMult" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdder-add " "Found design unit 3: fullAdder-add" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 shift_register-shiftRight " "Found design unit 4: shift_register-shiftRight" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ListB-getB " "Found design unit 5: ListB-getB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 246 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 dflipflop-flip " "Found design unit 6: dflipflop-flip" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "2 modMultCell " "Found entity 2: modMultCell" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_register " "Found entity 4: shift_register" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "5 ListB " "Found entity 5: ListB" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""} { "Info" "ISGN_ENTITY_NAME" "6 dflipflop " "Found entity 6: dflipflop" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494595451876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494595451918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMultCell:stCell\"" {  } { { "test.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494595451939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMultCell:stCell\|fullAdder:add1\"" {  } { { "test.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494595451979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMultCell:stCell\|dflipflop:flipS\"" {  } { { "test.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494595452006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ListB ListB:BFF0 A:getb " "Elaborating entity \"ListB\" using architecture \"A:getb\" for hierarchy \"ListB:BFF0\"" {  } { { "test.vhd" "BFF0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494595452040 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LTemp test.vhd(247) " "VHDL Signal Declaration warning at test.vhd(247): used explicit default value for signal \"LTemp\" because signal was never assigned a value" {  } { { "test.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1494595452041 "|test|ListB:BFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:RES0 A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:RES0\"" {  } { { "test.vhd" "RES0" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularMultiplier/test.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494595452060 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494595452524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494595453238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494595453238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494595453364 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494595453364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494595453364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494595453364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494595453425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 15:24:13 2017 " "Processing ended: Fri May 12 15:24:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494595453425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494595453425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494595453425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494595453425 ""}
