vendor_name = ModelSim
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/ULASomaSub.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadorGenerico.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/somadaConstante.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico_entrada1.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorGenerico.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registradorFlag.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/porta_and.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenericoJUMP.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/muxGenerico2x1.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/mux_jump.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaROM.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/logica_de_desvio.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/end_retorno.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/edgeDetector.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador3x8.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador2.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificador.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/cpu.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/aula8.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/memoriaRAM.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/decodificadorSegmentos.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/registrador4.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/State3_8.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/Waveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/ferna/Downloads/design_de_computadores/aula8/aula8_avanco_restored/db/aula8.cbx.xml
design_name = aula8
instance = comp, \LEDR[0]~output\, LEDR[0]~output, aula8, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, aula8, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, aula8, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, aula8, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, aula8, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, aula8, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, aula8, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, aula8, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, aula8, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, aula8, 1
instance = comp, \PC_out[0]~output\, PC_out[0]~output, aula8, 1
instance = comp, \PC_out[1]~output\, PC_out[1]~output, aula8, 1
instance = comp, \PC_out[2]~output\, PC_out[2]~output, aula8, 1
instance = comp, \PC_out[3]~output\, PC_out[3]~output, aula8, 1
instance = comp, \PC_out[4]~output\, PC_out[4]~output, aula8, 1
instance = comp, \PC_out[5]~output\, PC_out[5]~output, aula8, 1
instance = comp, \PC_out[6]~output\, PC_out[6]~output, aula8, 1
instance = comp, \PC_out[7]~output\, PC_out[7]~output, aula8, 1
instance = comp, \PC_out[8]~output\, PC_out[8]~output, aula8, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, aula8, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, aula8, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, aula8, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, aula8, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, aula8, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, aula8, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, aula8, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, aula8, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, aula8, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, aula8, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, aula8, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, aula8, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, aula8, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, aula8, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, aula8, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, aula8, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, aula8, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, aula8, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, aula8, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, aula8, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, aula8, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, aula8, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, aula8, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, aula8, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, aula8, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, aula8, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, aula8, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, aula8, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, aula8, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, aula8, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, aula8, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, aula8, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, aula8, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, aula8, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, aula8, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, aula8, 1
instance = comp, \ROM1|memROM~4\, ROM1|memROM~4, aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~1\, CPU1|SOMACONSTANTE|Add0~1, aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~5\, CPU1|SOMACONSTANTE|Add0~5, aula8, 1
instance = comp, \CPU1|MUXJUMP|saida_MUX[1]~1\, CPU1|MUXJUMP|saida_MUX[1]~1, aula8, 1
instance = comp, \CPU1|PC|DOUT[1]\, CPU1|PC|DOUT[1], aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~9\, CPU1|SOMACONSTANTE|Add0~9, aula8, 1
instance = comp, \CPU1|MUXJUMP|saida_MUX[2]~2\, CPU1|MUXJUMP|saida_MUX[2]~2, aula8, 1
instance = comp, \CPU1|PC|DOUT[2]\, CPU1|PC|DOUT[2], aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~13\, CPU1|SOMACONSTANTE|Add0~13, aula8, 1
instance = comp, \CPU1|PC|DOUT[3]\, CPU1|PC|DOUT[3], aula8, 1
instance = comp, \ROM1|memROM~6\, ROM1|memROM~6, aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~17\, CPU1|SOMACONSTANTE|Add0~17, aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~21\, CPU1|SOMACONSTANTE|Add0~21, aula8, 1
instance = comp, \CPU1|MUXJUMP|saida_MUX[5]~4\, CPU1|MUXJUMP|saida_MUX[5]~4, aula8, 1
instance = comp, \CPU1|PC|DOUT[5]\, CPU1|PC|DOUT[5], aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~25\, CPU1|SOMACONSTANTE|Add0~25, aula8, 1
instance = comp, \CPU1|PC|DOUT[6]\, CPU1|PC|DOUT[6], aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~29\, CPU1|SOMACONSTANTE|Add0~29, aula8, 1
instance = comp, \CPU1|PC|DOUT[7]\, CPU1|PC|DOUT[7], aula8, 1
instance = comp, \CPU1|SOMACONSTANTE|Add0~33\, CPU1|SOMACONSTANTE|Add0~33, aula8, 1
instance = comp, \CPU1|PC|DOUT[8]\, CPU1|PC|DOUT[8], aula8, 1
instance = comp, \CPU1|MUXJUMP|saida_MUX[4]~3\, CPU1|MUXJUMP|saida_MUX[4]~3, aula8, 1
instance = comp, \CPU1|PC|DOUT[4]\, CPU1|PC|DOUT[4], aula8, 1
instance = comp, \CPU1|MUXJUMP|saida_MUX[0]~0\, CPU1|MUXJUMP|saida_MUX[0]~0, aula8, 1
instance = comp, \CPU1|PC|DOUT[0]\, CPU1|PC|DOUT[0], aula8, 1
instance = comp, \ROM1|memROM~8\, ROM1|memROM~8, aula8, 1
instance = comp, \ROM1|memROM~1\, ROM1|memROM~1, aula8, 1
instance = comp, \ROM1|memROM~7\, ROM1|memROM~7, aula8, 1
instance = comp, \ROM1|memROM~5\, ROM1|memROM~5, aula8, 1
instance = comp, \comb~0\, comb~0, aula8, 1
instance = comp, \ROM1|memROM~0\, ROM1|memROM~0, aula8, 1
instance = comp, \ROM1|memROM~2\, ROM1|memROM~2, aula8, 1
instance = comp, \ROM1|memROM~3\, ROM1|memROM~3, aula8, 1
instance = comp, \SW[8]~input\, SW[8]~input, aula8, 1
instance = comp, \SW[9]~input\, SW[9]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~0\, CPU1|MUX1|saida_MUX[0]~0, aula8, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, aula8, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~1\, CPU1|MUX1|saida_MUX[0]~1, aula8, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, aula8, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~2\, CPU1|MUX1|saida_MUX[0]~2, aula8, 1
instance = comp, \AND_HEX4|dataOUT~0\, AND_HEX4|dataOUT~0, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~3\, CPU1|MUX1|saida_MUX[0]~3, aula8, 1
instance = comp, \SW[0]~input\, SW[0]~input, aula8, 1
instance = comp, \comb~1\, comb~1, aula8, 1
instance = comp, \FPGA_RESET~input\, FPGA_RESET~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~4\, CPU1|MUX1|saida_MUX[0]~4, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[0]~5\, CPU1|MUX1|saida_MUX[0]~5, aula8, 1
instance = comp, \ROM1|memROM~9\, ROM1|memROM~9, aula8, 1
instance = comp, \CPU1|ULA1|Add0~34\, CPU1|ULA1|Add0~34, aula8, 1
instance = comp, \CPU1|ULA1|Add0~1\, CPU1|ULA1|Add0~1, aula8, 1
instance = comp, \CPU1|DECODER|PontosDeControle[4]~0\, CPU1|DECODER|PontosDeControle[4]~0, aula8, 1
instance = comp, \CPU1|DECODER|PontosDeControle[4]~1\, CPU1|DECODER|PontosDeControle[4]~1, aula8, 1
instance = comp, \CPU1|DECODER|PontosDeControle[5]~2\, CPU1|DECODER|PontosDeControle[5]~2, aula8, 1
instance = comp, \CPU1|REG1|DOUT[0]\, CPU1|REG1|DOUT[0], aula8, 1
instance = comp, \AND_HEX0|dataOUT~0\, AND_HEX0|dataOUT~0, aula8, 1
instance = comp, \AND3|dataOUT~0\, AND3|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[0]\, REGISTRADOR_LED|DOUT[0], aula8, 1
instance = comp, \SW[1]~input\, SW[1]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[1]~6\, CPU1|MUX1|saida_MUX[1]~6, aula8, 1
instance = comp, \CPU1|ULA1|Add0~5\, CPU1|ULA1|Add0~5, aula8, 1
instance = comp, \CPU1|REG1|DOUT[1]\, CPU1|REG1|DOUT[1], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[1]\, REGISTRADOR_LED|DOUT[1], aula8, 1
instance = comp, \SW[2]~input\, SW[2]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[2]~7\, CPU1|MUX1|saida_MUX[2]~7, aula8, 1
instance = comp, \CPU1|ULA1|Add0~9\, CPU1|ULA1|Add0~9, aula8, 1
instance = comp, \CPU1|REG1|DOUT[2]\, CPU1|REG1|DOUT[2], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[2]\, REGISTRADOR_LED|DOUT[2], aula8, 1
instance = comp, \comb~2\, comb~2, aula8, 1
instance = comp, \SW[3]~input\, SW[3]~input, aula8, 1
instance = comp, \CPU1|ULA1|Add0~13\, CPU1|ULA1|Add0~13, aula8, 1
instance = comp, \RAM_MUX[3]~0\, RAM_MUX[3]~0, aula8, 1
instance = comp, \CPU1|REG1|DOUT[3]\, CPU1|REG1|DOUT[3], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[3]\, REGISTRADOR_LED|DOUT[3], aula8, 1
instance = comp, \SW[4]~input\, SW[4]~input, aula8, 1
instance = comp, \CPU1|ULA1|Add0~17\, CPU1|ULA1|Add0~17, aula8, 1
instance = comp, \RAM_MUX[4]~1\, RAM_MUX[4]~1, aula8, 1
instance = comp, \CPU1|REG1|DOUT[4]\, CPU1|REG1|DOUT[4], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[4]\, REGISTRADOR_LED|DOUT[4], aula8, 1
instance = comp, \SW[5]~input\, SW[5]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[5]~8\, CPU1|MUX1|saida_MUX[5]~8, aula8, 1
instance = comp, \CPU1|ULA1|Add0~21\, CPU1|ULA1|Add0~21, aula8, 1
instance = comp, \CPU1|REG1|DOUT[5]\, CPU1|REG1|DOUT[5], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[5]\, REGISTRADOR_LED|DOUT[5], aula8, 1
instance = comp, \SW[6]~input\, SW[6]~input, aula8, 1
instance = comp, \CPU1|MUX1|saida_MUX[6]~9\, CPU1|MUX1|saida_MUX[6]~9, aula8, 1
instance = comp, \CPU1|ULA1|Add0~25\, CPU1|ULA1|Add0~25, aula8, 1
instance = comp, \CPU1|REG1|DOUT[6]\, CPU1|REG1|DOUT[6], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[6]\, REGISTRADOR_LED|DOUT[6], aula8, 1
instance = comp, \SW[7]~input\, SW[7]~input, aula8, 1
instance = comp, \CPU1|ULA1|Add0~29\, CPU1|ULA1|Add0~29, aula8, 1
instance = comp, \RAM_MUX[7]~2\, RAM_MUX[7]~2, aula8, 1
instance = comp, \CPU1|REG1|DOUT[7]\, CPU1|REG1|DOUT[7], aula8, 1
instance = comp, \REGISTRADOR_LED|DOUT[7]\, REGISTRADOR_LED|DOUT[7], aula8, 1
instance = comp, \AND2|dataOUT~0\, AND2|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_LED8|DOUT~0\, REGISTRADOR_LED8|DOUT~0, aula8, 1
instance = comp, \REGISTRADOR_LED8|DOUT\, REGISTRADOR_LED8|DOUT, aula8, 1
instance = comp, \AND1|dataOUT~0\, AND1|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_LED9|DOUT~0\, REGISTRADOR_LED9|DOUT~0, aula8, 1
instance = comp, \REGISTRADOR_LED9|DOUT\, REGISTRADOR_LED9|DOUT, aula8, 1
instance = comp, \AND_HEX0|dataOUT~1\, AND_HEX0|dataOUT~1, aula8, 1
instance = comp, \REGISTRADOR_HEX0|DOUT[0]\, REGISTRADOR_HEX0|DOUT[0], aula8, 1
instance = comp, \REGISTRADOR_HEX0|DOUT[3]\, REGISTRADOR_HEX0|DOUT[3], aula8, 1
instance = comp, \REGISTRADOR_HEX0|DOUT[2]\, REGISTRADOR_HEX0|DOUT[2], aula8, 1
instance = comp, \REGISTRADOR_HEX0|DOUT[1]\, REGISTRADOR_HEX0|DOUT[1], aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[0]~0\, DECODIFICADOR_HEX0|rascSaida7seg[0]~0, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[1]~1\, DECODIFICADOR_HEX0|rascSaida7seg[1]~1, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[2]~2\, DECODIFICADOR_HEX0|rascSaida7seg[2]~2, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[3]~3\, DECODIFICADOR_HEX0|rascSaida7seg[3]~3, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[4]~4\, DECODIFICADOR_HEX0|rascSaida7seg[4]~4, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[5]~5\, DECODIFICADOR_HEX0|rascSaida7seg[5]~5, aula8, 1
instance = comp, \DECODIFICADOR_HEX0|rascSaida7seg[6]~6\, DECODIFICADOR_HEX0|rascSaida7seg[6]~6, aula8, 1
instance = comp, \AND_HEX1|dataOUT~0\, AND_HEX1|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_HEX1|DOUT[0]\, REGISTRADOR_HEX1|DOUT[0], aula8, 1
instance = comp, \REGISTRADOR_HEX1|DOUT[3]\, REGISTRADOR_HEX1|DOUT[3], aula8, 1
instance = comp, \REGISTRADOR_HEX1|DOUT[2]\, REGISTRADOR_HEX1|DOUT[2], aula8, 1
instance = comp, \REGISTRADOR_HEX1|DOUT[1]\, REGISTRADOR_HEX1|DOUT[1], aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[0]~0\, DECODIFICADOR_HEX1|rascSaida7seg[0]~0, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[1]~1\, DECODIFICADOR_HEX1|rascSaida7seg[1]~1, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[2]~2\, DECODIFICADOR_HEX1|rascSaida7seg[2]~2, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[3]~3\, DECODIFICADOR_HEX1|rascSaida7seg[3]~3, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[4]~4\, DECODIFICADOR_HEX1|rascSaida7seg[4]~4, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[5]~5\, DECODIFICADOR_HEX1|rascSaida7seg[5]~5, aula8, 1
instance = comp, \DECODIFICADOR_HEX1|rascSaida7seg[6]~6\, DECODIFICADOR_HEX1|rascSaida7seg[6]~6, aula8, 1
instance = comp, \AND_HEX2|dataOUT~0\, AND_HEX2|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_HEX2|DOUT[0]\, REGISTRADOR_HEX2|DOUT[0], aula8, 1
instance = comp, \REGISTRADOR_HEX2|DOUT[3]\, REGISTRADOR_HEX2|DOUT[3], aula8, 1
instance = comp, \REGISTRADOR_HEX2|DOUT[2]\, REGISTRADOR_HEX2|DOUT[2], aula8, 1
instance = comp, \REGISTRADOR_HEX2|DOUT[1]\, REGISTRADOR_HEX2|DOUT[1], aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[0]~0\, DECODIFICADOR_HEX2|rascSaida7seg[0]~0, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[1]~1\, DECODIFICADOR_HEX2|rascSaida7seg[1]~1, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[2]~2\, DECODIFICADOR_HEX2|rascSaida7seg[2]~2, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[3]~3\, DECODIFICADOR_HEX2|rascSaida7seg[3]~3, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[4]~4\, DECODIFICADOR_HEX2|rascSaida7seg[4]~4, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[5]~5\, DECODIFICADOR_HEX2|rascSaida7seg[5]~5, aula8, 1
instance = comp, \DECODIFICADOR_HEX2|rascSaida7seg[6]~6\, DECODIFICADOR_HEX2|rascSaida7seg[6]~6, aula8, 1
instance = comp, \AND_HEX3|dataOUT~0\, AND_HEX3|dataOUT~0, aula8, 1
instance = comp, \REGISTRADOR_HEX3|DOUT[0]\, REGISTRADOR_HEX3|DOUT[0], aula8, 1
instance = comp, \REGISTRADOR_HEX3|DOUT[3]\, REGISTRADOR_HEX3|DOUT[3], aula8, 1
instance = comp, \REGISTRADOR_HEX3|DOUT[2]\, REGISTRADOR_HEX3|DOUT[2], aula8, 1
instance = comp, \REGISTRADOR_HEX3|DOUT[1]\, REGISTRADOR_HEX3|DOUT[1], aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[0]~0\, DECODIFICADOR_HEX3|rascSaida7seg[0]~0, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[1]~1\, DECODIFICADOR_HEX3|rascSaida7seg[1]~1, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[2]~2\, DECODIFICADOR_HEX3|rascSaida7seg[2]~2, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[3]~3\, DECODIFICADOR_HEX3|rascSaida7seg[3]~3, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[4]~4\, DECODIFICADOR_HEX3|rascSaida7seg[4]~4, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[5]~5\, DECODIFICADOR_HEX3|rascSaida7seg[5]~5, aula8, 1
instance = comp, \DECODIFICADOR_HEX3|rascSaida7seg[6]~6\, DECODIFICADOR_HEX3|rascSaida7seg[6]~6, aula8, 1
