{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530395940521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530395940521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 30 18:58:59 2018 " "Processing started: Sat Jun 30 18:58:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530395940521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530395940521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS232 -c RS232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530395940521 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530395941597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver.v(32) " "Verilog HDL information at receiver.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530395941706 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receiver.v(45) " "Verilog HDL information at receiver.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530395941706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530395941706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530395941706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "receiver " "Elaborating entity \"receiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530395941769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dados_Prontos receiver.v(14) " "Verilog HDL or VHDL warning at receiver.v(14): object \"Dados_Prontos\" assigned a value but never read" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 receiver.v(37) " "Verilog HDL assignment warning at receiver.v(37): truncated value with size 32 to match size of target (13)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.v(49) " "Verilog HDL assignment warning at receiver.v(49): truncated value with size 32 to match size of target (2)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.v(55) " "Verilog HDL assignment warning at receiver.v(55): truncated value with size 32 to match size of target (2)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 receiver.v(59) " "Verilog HDL assignment warning at receiver.v(59): truncated value with size 32 to match size of target (2)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(62) " "Verilog HDL assignment warning at receiver.v(62): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 receiver.v(63) " "Verilog HDL assignment warning at receiver.v(63): truncated value with size 9 to match size of target (8)" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530395941784 "|receiver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[0\] GND " "Pin \"ShiftRegister\[0\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[1\] GND " "Pin \"ShiftRegister\[1\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[2\] GND " "Pin \"ShiftRegister\[2\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[3\] GND " "Pin \"ShiftRegister\[3\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[4\] GND " "Pin \"ShiftRegister\[4\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[5\] GND " "Pin \"ShiftRegister\[5\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[6\] GND " "Pin \"ShiftRegister\[6\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ShiftRegister\[7\] GND " "Pin \"ShiftRegister\[7\]\" is stuck at GND" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530395942330 "|receiver|ShiftRegister[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530395942330 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530395942346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/RS232/output_files/RS232.map.smsg " "Generated suppressed messages file /Documents/RS232/output_files/RS232.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530395942393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530395942580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530395942580 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530395942674 "|receiver|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530395942674 "|receiver|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rx " "No output dependent on input pin \"Rx\"" {  } { { "receiver.v" "" { Text "//Mac/Home/Documents/RS232/receiver.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530395942674 "|receiver|Rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530395942674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530395942674 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530395942674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530395942674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530395942720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 30 18:59:02 2018 " "Processing ended: Sat Jun 30 18:59:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530395942720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530395942720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530395942720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530395942720 ""}
