/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [27:0] _06_;
  wire [7:0] _07_;
  reg [2:0] _08_;
  wire [20:0] _09_;
  reg [7:0] _10_;
  reg [8:0] _11_;
  wire [3:0] _12_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [18:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire [8:0] celloutsig_0_59z;
  wire [5:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_61z;
  wire [12:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [10:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_2z[8] ? celloutsig_0_8z[7] : celloutsig_0_29z;
  assign celloutsig_0_79z = celloutsig_0_10z ? celloutsig_0_50z : celloutsig_0_55z[1];
  assign celloutsig_1_12z = celloutsig_1_4z[0] ? celloutsig_1_0z[1] : celloutsig_1_9z[15];
  assign celloutsig_0_14z = celloutsig_0_13z[1] ? celloutsig_0_4z : celloutsig_0_9z[5];
  assign celloutsig_0_43z = !(_00_ ? celloutsig_0_34z : celloutsig_0_30z[3]);
  assign celloutsig_0_47z = !(celloutsig_0_2z[8] ? celloutsig_0_22z : celloutsig_0_39z);
  assign celloutsig_0_50z = !(celloutsig_0_43z ? celloutsig_0_33z[1] : celloutsig_0_31z[13]);
  assign celloutsig_1_18z = !(celloutsig_1_11z ? celloutsig_1_1z : celloutsig_1_11z);
  assign celloutsig_0_20z = !(celloutsig_0_9z[3] ? celloutsig_0_3z[3] : in_data[83]);
  assign celloutsig_0_36z = ~(_01_ | celloutsig_0_11z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z[6] | celloutsig_1_1z);
  assign celloutsig_0_24z = ~(_03_ | celloutsig_0_14z);
  assign celloutsig_0_28z = ~(celloutsig_0_9z[4] | celloutsig_0_12z);
  assign celloutsig_0_35z = ~((celloutsig_0_22z | celloutsig_0_10z) & (celloutsig_0_20z | celloutsig_0_21z[0]));
  assign celloutsig_0_78z = ~((celloutsig_0_62z[8] | celloutsig_0_32z) & (celloutsig_0_5z[1] | celloutsig_0_30z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_2z) & (celloutsig_1_5z | celloutsig_1_12z));
  assign celloutsig_0_12z = celloutsig_0_10z | ~(celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_12z ^ celloutsig_0_16z[4]);
  assign celloutsig_0_27z = ~(_05_ ^ celloutsig_0_8z[4]);
  reg [20:0] _32_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 21'h000000;
    else _32_ <= in_data[92:72];
  assign { _09_[20:19], _01_, _09_[17:1], _03_ } = _32_;
  reg [7:0] _33_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _33_ <= 8'h00;
    else _33_ <= celloutsig_0_2z[13:6];
  assign { _07_[7:3], _02_, _07_[1], _04_ } = _33_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _08_ <= 3'h0;
    else _08_ <= { in_data[174], celloutsig_1_2z, celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _10_ <= 8'h00;
    else _10_ <= in_data[13:6];
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 9'h000;
    else _11_ <= { celloutsig_0_9z[6:3], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_11z };
  reg [4:0] _37_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 5'h00;
    else _37_ <= { celloutsig_0_9z[2:0], celloutsig_0_18z, celloutsig_0_22z };
  assign _06_[8:4] = _37_;
  reg [3:0] _38_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 4'h0;
    else _38_ <= celloutsig_0_3z[3:0];
  assign { _12_[3], _05_, _12_[1], _00_ } = _38_;
  assign celloutsig_0_31z = { in_data[33:22], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_24z } & { celloutsig_0_30z, celloutsig_0_9z };
  assign celloutsig_0_33z = _11_ & celloutsig_0_2z[11:3];
  assign celloutsig_0_13z = { celloutsig_0_9z[0], celloutsig_0_12z, celloutsig_0_4z } & celloutsig_0_1z[5:3];
  assign celloutsig_0_3z = celloutsig_0_2z[13:7] / { 1'h1, celloutsig_0_2z[12:8], in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_16z[7:6], celloutsig_0_11z } / { 1'h1, _07_[6], celloutsig_0_18z };
  assign celloutsig_0_6z = celloutsig_0_5z[5:2] / { 1'h1, celloutsig_0_3z[3:2], celloutsig_0_4z };
  assign celloutsig_0_61z = celloutsig_0_51z[4:1] / { 1'h1, celloutsig_0_42z[4:2] };
  assign celloutsig_0_54z = { celloutsig_0_3z[2:0], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_49z, celloutsig_0_28z } == celloutsig_0_37z[16:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[3:1], _08_, _08_, celloutsig_1_2z, celloutsig_1_0z } == { _08_, celloutsig_1_4z };
  assign celloutsig_0_39z = { _01_, _09_[17:9], _06_[8:4], _12_[3], _05_, _12_[1], _00_, celloutsig_0_12z } >= { in_data[62:45], celloutsig_0_32z, celloutsig_0_32z };
  assign celloutsig_0_22z = { celloutsig_0_16z[11:8], celloutsig_0_12z } >= _10_[6:2];
  assign celloutsig_0_29z = { celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_3z } >= { _07_[1], celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_34z = celloutsig_0_25z[15:2] > { celloutsig_0_2z[12:0], celloutsig_0_24z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:2] > { celloutsig_1_0z[3:1], celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[186:177] <= in_data[191:182];
  assign celloutsig_0_4z = _09_[1] & ~(celloutsig_0_2z[0]);
  assign celloutsig_0_30z = { _10_[7:3], celloutsig_0_12z, celloutsig_0_17z } % { 1'h1, celloutsig_0_3z[5:0] };
  assign celloutsig_1_9z = { celloutsig_1_6z[4:2], celloutsig_1_4z } % { 1'h1, in_data[110:96] };
  assign celloutsig_0_9z = { _01_, _09_[17:11] } % { 1'h1, celloutsig_0_5z[4], celloutsig_0_1z };
  assign celloutsig_0_2z = { _09_[20:19], _01_, _09_[17:5] } % { 1'h1, in_data[27:13] };
  assign celloutsig_0_5z = - celloutsig_0_2z[5:0];
  assign celloutsig_0_16z = - { celloutsig_0_9z[4:1], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_0z = ~ in_data[154:149];
  assign celloutsig_0_51z = { celloutsig_0_29z, celloutsig_0_10z, _10_ } | { celloutsig_0_24z, _11_ };
  assign celloutsig_0_60z = { celloutsig_0_1z[3], celloutsig_0_55z } | celloutsig_0_59z[4:0];
  assign celloutsig_0_8z = { celloutsig_0_5z[5:3], _07_[7:3], _02_, _07_[1], _04_ } | { celloutsig_0_3z[2:0], _07_[7:3], _02_, _07_[1], _04_ };
  assign celloutsig_1_4z = { celloutsig_1_0z[2:1], _08_, _08_, celloutsig_1_2z, celloutsig_1_1z, _08_ } | { in_data[185:177], celloutsig_1_1z, _08_ };
  assign celloutsig_1_6z = in_data[112:106] | { _08_[0], celloutsig_1_0z };
  assign celloutsig_0_10z = & { celloutsig_0_9z, in_data[70:49] };
  assign celloutsig_0_11z = & celloutsig_0_8z[10:1];
  assign celloutsig_0_17z = & { celloutsig_0_8z[10:1], celloutsig_0_5z, _09_[13:3] };
  assign celloutsig_0_42z = { _09_[17:9], celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_10z } >> { _06_[8:7], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_20z, celloutsig_0_32z };
  assign celloutsig_0_49z = { celloutsig_0_8z[7:0], celloutsig_0_35z, celloutsig_0_27z } >> { _06_[6:4], celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_0_55z = celloutsig_0_2z[4:1] <<< _10_[6:3];
  assign celloutsig_0_59z = in_data[9:1] <<< { _10_, celloutsig_0_47z };
  assign celloutsig_0_62z = { celloutsig_0_1z[5:2], celloutsig_0_10z, celloutsig_0_54z, celloutsig_0_1z, celloutsig_0_14z } <<< { celloutsig_0_37z[15:14], celloutsig_0_60z, celloutsig_0_61z, celloutsig_0_24z, celloutsig_0_38z };
  assign celloutsig_0_1z = _09_[15:10] <<< _09_[14:9];
  assign celloutsig_0_25z = { _09_[12:2], celloutsig_0_3z, celloutsig_0_10z } <<< { _07_[4:3], _02_, _07_[1], _04_, celloutsig_0_13z, celloutsig_0_21z, _10_ };
  assign celloutsig_0_37z = { celloutsig_0_8z[10:1], _11_ } - { celloutsig_0_32z, _11_, celloutsig_0_33z };
  assign celloutsig_0_32z = ~((celloutsig_0_9z[5] & celloutsig_0_1z[3]) | (celloutsig_0_27z & celloutsig_0_4z));
  assign _06_[27:12] = { celloutsig_0_31z[10:0], celloutsig_0_20z, celloutsig_0_55z };
  assign { _07_[2], _07_[0] } = { _02_, _04_ };
  assign { _09_[18], _09_[0] } = { _01_, _03_ };
  assign { _12_[2], _12_[0] } = { _05_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
