# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v" \
"../../../../../lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v" \
"../../../../../lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v" \
"../../../../../lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v" \
"../../../../lab11_shared_adders.srcs/sources_1/new/Top_Module.v" \
"../../../../lab11_shared_adders.srcs/sources_1/new/full_adder.v" \
"../../../../lab11_shared_adders.srcs/sim_1/new/test_adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
