Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/unvariant/code/digital-electronics/vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto fcc1a36f3472491fb6aca8e0138def3a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestLayer_behav xil_defaultlib.TestLayer xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
