<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1530272979">
  <File Type="PA-TCL" Name="system_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="system_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="system_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="system_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="system_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab_1/lab_1.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1530181075"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../lab_1/lab_1.srcs/sources_1/bd/system/hdl/system_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1530181076"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/lab3/lab3_pynq_z2.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/eashanw/Desktop/Github Workshop Updated material/XIlinx-Workshops/Embedded System Design Flow on Zynq/sources/lab3/lab3_pynq_z2.xdc"/>
        <Attr Name="ImportTime" Val="1530269126"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_0_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_led_ip_0_0"/>
</GenRun>
