INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/forward_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/hazardDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2458] undeclared symbol Extop, assumed default net type wire [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sim_1/new/sim_MIps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MIps
