INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_works/Vivado_Projects/systolic_mm/systolic_mm.srcs/sources_1/new/madd_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module madd_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_works/Vivado_Projects/systolic_mm/systolic_mm.srcs/sources_1/new/mm4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_works/Vivado_Projects/systolic_mm/systolic_mm.srcs/sources_1/new/ram_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_works/Vivado_Projects/systolic_mm/systolic_mm.srcs/sim_1/new/mm4x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm4x4_tb
