Unsigned binary multiplication using shift and add algorithm.  
Latency of 5 cycles.  
Opcode of 2'b01  
Ready gets asserted when the final result comes at the output, it also indicates that multiplier can accept next inputs  

<img width="1838" height="198" alt="image" src="https://github.com/user-attachments/assets/3fe420e2-6b6f-4898-ad81-013d5c9f5185" />

