TimeQuest Timing Analyzer report for top
Tue May 08 15:51:47 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 12. Setup: 'clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'clk'
 18. Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 19. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 20. Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 23. Recovery: 'clk'
 24. Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 28. Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 29. Removal: 'clk'
 30. Removal: 'rs232_rx'
 31. Minimum Pulse Width: 'clk'
 32. Minimum Pulse Width: 'rs232_rx'
 33. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 34. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 35. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 36. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack } ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|scl_clk }                    ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                       ;
; rs232_rx                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                                  ;
; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }                 ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                    ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 63.27 MHz  ; 63.27 MHz       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ;      ;
; 89.29 MHz  ; 89.29 MHz       ; speed_select:speed_select|buad_clk_rx_reg                 ;      ;
; 118.61 MHz ; 118.61 MHz      ; clk                                                       ;      ;
; 224.27 MHz ; 224.27 MHz      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ;      ;
; 442.67 MHz ; 442.67 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Setup Summary                                                                       ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -12.822 ; -633.510      ;
; clk                                                       ; -7.722  ; -967.233      ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -5.100  ; -90.332       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -3.459  ; -25.842       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; -1.259  ; -1.259        ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Hold Summary                                                                       ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -2.592 ; -20.922       ;
; clk                                                       ; -2.159 ; -2.159        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -2.021 ; -2.021        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 1.705  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.949  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Recovery Summary                                                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; rs232_rx                                                  ; -5.063 ; -5.063        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -4.283 ; -184.793      ;
; clk                                                       ; -4.264 ; -413.714      ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -2.010 ; -16.080       ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 2.324  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Removal Summary                                                                    ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -2.378 ; -2.378        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 2.456  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 2.832  ; 0.000         ;
; clk                                                       ; 2.972  ; 0.000         ;
; rs232_rx                                                  ; 5.509  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.289 ; -2.289        ;
; rs232_rx                                                  ; -2.289 ; -2.289        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.234  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.234  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                     ;
+---------+--------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                   ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.822 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.489     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.283     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.546 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.213     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.516 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.183     ;
; -12.180 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.847     ;
; -11.974 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.641     ;
; -11.904 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.571     ;
; -11.874 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.541     ;
; -11.791 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.458     ;
; -11.704 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.371     ;
; -11.585 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.252     ;
; -11.581 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.248     ;
; -11.581 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.248     ;
; -11.515 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.182     ;
; -11.498 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.165     ;
; -11.485 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.152     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.438 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.105     ;
; -11.428 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.095     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.399 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.066     ;
; -11.398 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.065     ;
; -11.375 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.042     ;
; -11.375 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.042     ;
; -11.355 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.022     ;
; -11.305 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.972     ;
; -11.305 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.972     ;
; -11.282 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.949     ;
; -11.275 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.942     ;
; -11.275 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.942     ;
; -11.267 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.934     ;
; -11.238 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.905     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.207 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.874     ;
; -11.175 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.842     ;
; -11.079 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.746     ;
; -11.032 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.699     ;
; -10.969 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.636     ;
; -10.962 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.629     ;
; -10.961 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.628     ;
; -10.932 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.599     ;
; -10.899 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.566     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.896 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.563     ;
; -10.888 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.555     ;
; -10.852 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.519     ;
; -10.796 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.463     ;
; -10.771 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.438     ;
; -10.764 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.431     ;
; -10.757 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.424     ;
; -10.735 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.402     ;
; -10.731 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.398     ;
; -10.705 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.372     ;
; -10.643 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.310     ;
; -10.633 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.300     ;
; -10.631 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.298     ;
; -10.617 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.284     ;
; -10.592 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.259     ;
; -10.565 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda            ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.232     ;
; -10.558 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]         ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.225     ;
; -10.551 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.218     ;
; -10.543 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.210     ;
; -10.540 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.207     ;
; -10.532 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.199     ;
+---------+--------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                          ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -7.722 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                                                 ; Current.S1                                                                       ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.811      ;
; -7.569 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                                                 ; Current.S1                                                                       ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.658      ;
; -7.538 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                                                 ; Current.S1                                                                       ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.627      ;
; -7.483 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                                                 ; Current.SAVE                                                                     ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.572      ;
; -7.431 ; Rx_cmd[1]                                                                            ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.098      ;
; -7.430 ; Rx_cmd[1]                                                                            ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.097      ;
; -7.428 ; Rx_cmd[1]                                                                            ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.095      ;
; -7.423 ; Rx_cmd[1]                                                                            ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.090      ;
; -7.397 ; Rx_cmd[1]                                                                            ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.064      ;
; -7.396 ; Rx_cmd[10]                                                                           ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.063      ;
; -7.395 ; Rx_cmd[10]                                                                           ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.062      ;
; -7.393 ; Rx_cmd[10]                                                                           ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.060      ;
; -7.388 ; Rx_cmd[10]                                                                           ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.055      ;
; -7.366 ; Rx_cmd[1]                                                                            ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.033      ;
; -7.362 ; Rx_cmd[10]                                                                           ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.029      ;
; -7.331 ; Rx_cmd[10]                                                                           ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.998      ;
; -7.330 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                                                 ; Current.SAVE                                                                     ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.419      ;
; -7.299 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                                                 ; Current.SAVE                                                                     ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.388      ;
; -7.282 ; Rx_cmd[1]                                                                            ; WR_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.949      ;
; -7.248 ; Rx_cmd[9]                                                                            ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.915      ;
; -7.247 ; Rx_cmd[9]                                                                            ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.914      ;
; -7.247 ; Rx_cmd[15]                                                                           ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.914      ;
; -7.247 ; Rx_cmd[10]                                                                           ; WR_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.914      ;
; -7.246 ; Rx_cmd[15]                                                                           ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.913      ;
; -7.245 ; Rx_cmd[9]                                                                            ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.912      ;
; -7.244 ; Rx_cmd[15]                                                                           ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.911      ;
; -7.240 ; Rx_cmd[9]                                                                            ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.907      ;
; -7.239 ; Rx_cmd[15]                                                                           ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.906      ;
; -7.214 ; Rx_cmd[9]                                                                            ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.881      ;
; -7.213 ; Rx_cmd[15]                                                                           ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.880      ;
; -7.183 ; Rx_cmd[9]                                                                            ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.850      ;
; -7.182 ; Rx_cmd[15]                                                                           ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.099 ; Rx_cmd[9]                                                                            ; WR_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.766      ;
; -7.098 ; Rx_cmd[15]                                                                           ; WR_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.765      ;
; -7.035 ; Rx_cmd[20]                                                                           ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.702      ;
; -7.034 ; Rx_cmd[20]                                                                           ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.701      ;
; -7.032 ; Rx_cmd[20]                                                                           ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.699      ;
; -7.027 ; Rx_cmd[20]                                                                           ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.694      ;
; -7.014 ; my_uart_rx:my_uart_rx|rx_data_reg[7]                                                 ; Current.S1                                                                       ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 5.103      ;
; -7.001 ; Rx_cmd[20]                                                                           ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.668      ;
; -6.970 ; Rx_cmd[20]                                                                           ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.637      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.907 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.574      ;
; -6.900 ; my_uart_rx:my_uart_rx|rx_data_reg[0]                                                 ; Current.S1                                                                       ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 4.989      ;
; -6.889 ; Rx_cmd[1]                                                                            ; led~reg0                                                                         ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.556      ;
; -6.886 ; Rx_cmd[20]                                                                           ; WR_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.553      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.870 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.537      ;
; -6.862 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.529      ;
; -6.860 ; Rx_cmd[17]                                                                           ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.527      ;
; -6.859 ; Rx_cmd[17]                                                                           ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.526      ;
; -6.857 ; Rx_cmd[17]                                                                           ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.524      ;
; -6.854 ; Rx_cmd[10]                                                                           ; led~reg0                                                                         ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.521      ;
; -6.852 ; Rx_cmd[17]                                                                           ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.519      ;
; -6.844 ; linkIIS                                                                              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.511      ;
; -6.826 ; Rx_cmd[17]                                                                           ; linkIIS                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.493      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.815 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.482      ;
; -6.812 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.539      ;
; -6.812 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.539      ;
; -6.812 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.539      ;
; -6.812 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.539      ;
; -6.812 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.539      ;
; -6.810 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.477      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.807 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]        ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.474      ;
; -6.795 ; Rx_cmd[17]                                                                           ; i2c_rst                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.462      ;
; -6.775 ; my_uart_rx:my_uart_rx|rx_data_reg[7]                                                 ; Current.SAVE                                                                     ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -2.078     ; 4.864      ;
; -6.763 ; linkIIS                                                                              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.430      ;
; -6.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.424      ;
; -6.739 ; Rx_cmd[12]                                                                           ; linkIIW                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.406      ;
; -6.738 ; Rx_cmd[12]                                                                           ; linkIIR                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.405      ;
; -6.736 ; Rx_cmd[12]                                                                           ; i2c_rst_slv                                                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.403      ;
; -6.731 ; Rx_cmd[12]                                                                           ; RD_EN                                                                            ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.398      ;
; -6.727 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.454      ;
; -6.727 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.454      ;
; -6.727 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.454      ;
; -6.727 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.454      ;
; -6.727 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                         ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -0.940     ; 6.454      ;
; -6.721 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.388      ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.100 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.267      ;
; -5.070 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.237      ;
; -5.024 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.191      ;
; -4.859 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.026      ;
; -4.838 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.005      ;
; -4.838 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.005      ;
; -4.794 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.961      ;
; -4.679 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.846      ;
; -4.673 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.840      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.664 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.831      ;
; -4.589 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.756      ;
; -4.589 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.756      ;
; -4.491 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.658      ;
; -4.449 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.616      ;
; -4.423 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.590      ;
; -4.422 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.589      ;
; -4.375 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.542      ;
; -4.372 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.539      ;
; -4.361 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.528      ;
; -4.359 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.526      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.349 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.516      ;
; -4.307 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.474      ;
; -4.299 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.466      ;
; -4.193 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.360      ;
; -4.193 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.360      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.157 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.324      ;
; -4.129 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.296      ;
; -4.121 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.288      ;
; -4.114 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.281      ;
; -3.945 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.112      ;
; -3.925 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.092      ;
; -3.923 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.090      ;
; -3.760 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.927      ;
; -3.757 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.924      ;
; -3.738 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.905      ;
; -3.606 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.273      ;
; -3.602 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.769      ;
; -3.347 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.514      ;
; -3.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.489      ;
; -3.139 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.306      ;
; -2.958 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.625      ;
; -2.534 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.201      ;
; -2.489 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.156      ;
; -2.484 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.151      ;
; -2.291 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.958      ;
; -2.247 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.914      ;
; -2.218 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.385      ;
; -2.206 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.873      ;
; -2.124 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.791      ;
; -2.062 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.729      ;
; -2.024 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.691      ;
; -1.912 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.579      ;
; -1.836 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.503      ;
; -1.832 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.499      ;
; -1.831 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.498      ;
; -1.827 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.494      ;
; -1.812 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.479      ;
; -1.808 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.475      ;
; -1.728 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.395      ;
; -1.714 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.381      ;
; -1.671 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.338      ;
; -1.604 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.271      ;
; -1.592 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.259      ;
; -1.591 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.258      ;
; -1.584 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.251      ;
; -1.562 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.229      ;
; -1.481 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.148      ;
; -1.479 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.146      ;
; -1.320 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.987      ;
; -1.265 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.932      ;
; -1.261 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.928      ;
; -1.260 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.927      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.459 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.126      ;
; -3.459 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.126      ;
; -3.459 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.126      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.305 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.972      ;
; -3.231 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.898      ;
; -3.231 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.898      ;
; -3.231 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.898      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.208 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.875      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.108 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.775      ;
; -3.108 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.775      ;
; -3.108 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.775      ;
; -3.063 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.730      ;
; -3.063 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.730      ;
; -3.063 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.730      ;
; -2.992 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.659      ;
; -2.869 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.536      ;
; -2.764 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.431      ;
; -2.746 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.413      ;
; -2.741 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.408      ;
; -2.641 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.308      ;
; -2.641 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.308      ;
; -2.518 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.185      ;
; -2.518 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.185      ;
; -2.245 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.912      ;
; -2.221 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.888      ;
; -2.121 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.788      ;
; -1.802 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.469      ;
; -1.790 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.457      ;
; -1.785 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.452      ;
; -1.671 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.338      ;
; -1.671 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.338      ;
; -1.503 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.170      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.259 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.926      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.592 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -2.092 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.764      ;
; -0.186 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 5.794      ;
; 0.277  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.257      ;
; 0.314  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 5.794      ;
; 0.431  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.411      ;
; 0.434  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.414      ;
; 0.565  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.545      ;
; 0.565  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.545      ;
; 0.714  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.694      ;
; 0.760  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 6.740      ;
; 0.777  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.257      ;
; 0.931  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.411      ;
; 0.934  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.414      ;
; 1.065  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.545      ;
; 1.065  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.545      ;
; 1.214  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.694      ;
; 1.260  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 6.740      ;
; 1.706  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.927      ;
; 1.707  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.928      ;
; 1.711  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.932      ;
; 1.766  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.987      ;
; 1.925  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.146      ;
; 1.927  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.148      ;
; 2.008  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.229      ;
; 2.030  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.251      ;
; 2.037  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.258      ;
; 2.038  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.259      ;
; 2.050  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.271      ;
; 2.117  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.338      ;
; 2.160  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.381      ;
; 2.174  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.395      ;
; 2.254  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.475      ;
; 2.258  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.479      ;
; 2.273  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.494      ;
; 2.277  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.498      ;
; 2.278  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.499      ;
; 2.282  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.503      ;
; 2.358  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.579      ;
; 2.470  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.691      ;
; 2.508  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.729      ;
; 2.556  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.277      ;
; 2.570  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.791      ;
; 2.652  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.873      ;
; 2.664  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.385      ;
; 2.669  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.390      ;
; 2.693  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.914      ;
; 2.737  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.958      ;
; 2.930  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.151      ;
; 2.935  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.156      ;
; 2.980  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.201      ;
; 3.128  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.849      ;
; 3.174  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.895      ;
; 3.195  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.916      ;
; 3.404  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.625      ;
; 3.482  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.203      ;
; 3.585  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.306      ;
; 3.750  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.471      ;
; 3.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.489      ;
; 3.789  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.510      ;
; 3.793  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.514      ;
; 3.861  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.582      ;
; 3.863  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.584      ;
; 4.041  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.762      ;
; 4.048  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.769      ;
; 4.052  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.273      ;
; 4.203  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.924      ;
; 4.206  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.927      ;
; 4.357  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.078      ;
; 4.369  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.090      ;
; 4.371  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.092      ;
; 4.391  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.112      ;
; 4.440  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.161      ;
; 4.442  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.163      ;
; 4.550  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.271      ;
; 4.567  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.288      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.603  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.324      ;
; 4.753  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.474      ;
; 4.795  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.516      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -2.159 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; 0.000        ; 3.681      ; 2.119      ;
; -1.659 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; -0.500       ; 3.681      ; 2.119      ;
; 1.396  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.617      ;
; 1.403  ; Buff_temp[9]                                                                           ; Rx_cmd[9]                                                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.624      ;
; 1.404  ; Buff_temp[19]                                                                          ; Rx_cmd[19]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.625      ;
; 1.404  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.625      ;
; 1.422  ; Buff_temp[20]                                                                          ; Rx_cmd[20]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.426  ; Buff_temp[15]                                                                          ; Rx_cmd[15]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.647      ;
; 1.426  ; Buff_temp[17]                                                                          ; Rx_cmd[17]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.647      ;
; 1.426  ; flag_reg                                                                               ; Current.WAIT                                                                           ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.782      ; 1.929      ;
; 1.427  ; Buff_temp[11]                                                                          ; Rx_cmd[11]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.431  ; Buff_temp[12]                                                                          ; Rx_cmd[12]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.652      ;
; 1.658  ; Buff_temp[7]                                                                           ; Buff_temp[7]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.658  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; Buff_temp[0]                                                                           ; Buff_temp[0]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.659  ; Buff_temp[23]                                                                          ; Buff_temp[23]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.662  ; i2c_rst_slv                                                                            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n1                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.883      ;
; 1.668  ; Buff_temp[10]                                                                          ; Buff_temp[10]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.670  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.891      ;
; 1.671  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.892      ;
; 1.674  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.675  ; Buff_temp[10]                                                                          ; Buff_temp[18]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.675  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.683  ; Buff_temp[16]                                                                          ; Rx_cmd[16]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.904      ;
; 1.689  ; Buff_temp[13]                                                                          ; Buff_temp[21]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.910      ;
; 1.690  ; Buff_temp[13]                                                                          ; Rx_cmd[13]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.911      ;
; 1.766  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.987      ;
; 1.805  ; Buff_temp[0]                                                                           ; Rx_cmd[0]                                                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.026      ;
; 1.898  ; linkIIW                                                                                ; linkIIW                                                                                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.119      ;
; 1.909  ; Buff_temp[21]                                                                          ; Buff_temp[21]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.130      ;
; 1.915  ; Buff_temp[5]                                                                           ; Buff_temp[13]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.136      ;
; 1.916  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.917  ; Buff_temp[19]                                                                          ; Buff_temp[19]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.917  ; Buff_temp[9]                                                                           ; Buff_temp[9]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.928  ; Buff_temp[2]                                                                           ; Buff_temp[2]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.935  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.935  ; WR_EN                                                                                  ; WR_EN                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.936  ; Buff_temp[6]                                                                           ; Buff_temp[14]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.938  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.159      ;
; 1.941  ; Buff_temp[12]                                                                          ; Buff_temp[12]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.162      ;
; 1.944  ; Buff_temp[11]                                                                          ; Buff_temp[11]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.944  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.945  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.958  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.179      ;
; 1.962  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.183      ;
; 1.964  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.185      ;
; 1.964  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.185      ;
; 1.985  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.206      ;
; 1.994  ; linkIIS                                                                                ; linkIIS                                                                                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.215      ;
; 1.999  ; linkIIS                                                                                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.220      ;
; 2.054  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.275      ;
; 2.108  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.116  ; speed_select:speed_select|cnt_rx[6]                                                    ; speed_select:speed_select|cnt_rx[6]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; Buff_temp[18]                                                                          ; Buff_temp[18]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]          ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]          ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]          ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.129  ; i2c_rst_slv                                                                            ; i2c_rst_slv                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.350      ;
; 2.133  ; Buff_temp[8]                                                                           ; Buff_temp[8]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.135  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                                                    ; speed_select:speed_select|cnt_rx[8]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                                                    ; speed_select:speed_select|cnt_rx[5]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; Buff_temp[3]                                                                           ; Buff_temp[3]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; flag_reg                                                                               ; Flag_temp                                                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.782      ; 2.640      ;
; 2.138  ; Buff_temp[3]                                                                           ; Buff_temp[11]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.359      ;
; 2.139  ; Buff_temp[2]                                                                           ; Buff_temp[10]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.141  ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.142  ; Buff_temp[8]                                                                           ; Buff_temp[16]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.142  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[7]                                                    ; speed_select:speed_select|cnt_rx[7]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; speed_select:speed_select|cnt_rx[3]                                                    ; speed_select:speed_select|cnt_rx[3]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.150  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.371      ;
; 2.151  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.372      ;
; 2.152  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.153  ; linkIIR                                                                                ; linkIIR                                                                                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.156  ; Buff_temp[13]                                                                          ; Buff_temp[13]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.377      ;
; 2.156  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.377      ;
; 2.166  ; Current.WAIT                                                                           ; Buff_temp[9]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.387      ;
; 2.166  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.387      ;
; 2.172  ; Current.WAIT                                                                           ; Buff_temp[11]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.393      ;
; 2.177  ; Current.WAIT                                                                           ; Buff_temp[3]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.398      ;
; 2.179  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.400      ;
; 2.181  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.183  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.404      ;
; 2.184  ; Current.WAIT                                                                           ; Buff_temp[12]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.405      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                              ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.021 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 3.798      ; 2.374      ;
; -1.521 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 3.798      ; 2.374      ;
; 1.390  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.611      ;
; 1.611  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 1.949      ;
; 1.619  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 1.957      ;
; 1.650  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.871      ;
; 1.660  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.881      ;
; 1.678  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.899      ;
; 1.803  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.024      ;
; 1.848  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.186      ;
; 1.853  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.191      ;
; 1.854  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.192      ;
; 1.935  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.156      ;
; 2.034  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.255      ;
; 2.042  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.263      ;
; 2.082  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.303      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.117  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.455      ;
; 2.118  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.339      ;
; 2.123  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.344      ;
; 2.125  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.463      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.143  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.154  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.375      ;
; 2.158  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.379      ;
; 2.159  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.380      ;
; 2.174  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.395      ;
; 2.212  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.212  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.221  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.442      ;
; 2.222  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.233  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.247  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.468      ;
; 2.250  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.282  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.503      ;
; 2.306  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.527      ;
; 2.342  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.563      ;
; 2.356  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.577      ;
; 2.411  ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.749      ;
; 2.418  ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.756      ;
; 2.453  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.791      ;
; 2.622  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.843      ;
; 2.630  ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 2.968      ;
; 2.632  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.853      ;
; 2.636  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.857      ;
; 2.669  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 2.390      ;
; 2.674  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.895      ;
; 2.711  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.932      ;
; 2.717  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.938      ;
; 2.730  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.951      ;
; 2.740  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.961      ;
; 2.740  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.961      ;
; 2.749  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.970      ;
; 2.856  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.194      ;
; 2.867  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.088      ;
; 2.875  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.096      ;
; 2.885  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.106      ;
; 2.887  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.108      ;
; 2.887  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.108      ;
; 3.149  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.370      ;
; 3.150  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.371      ;
; 3.151  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.372      ;
; 3.199  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.420      ;
; 3.200  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.421      ;
; 3.204  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.425      ;
; 3.219  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.440      ;
; 3.241  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.462      ;
; 3.246  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.467      ;
; 3.253  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.474      ;
; 3.254  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.475      ;
; 3.255  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.476      ;
; 3.277  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.498      ;
; 3.284  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.505      ;
; 3.297  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.518      ;
; 3.332  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.553      ;
; 3.345  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.566      ;
; 3.398  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.619      ;
; 3.409  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.630      ;
; 3.429  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.650      ;
; 3.430  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.651      ;
; 3.462  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.683      ;
; 3.474  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.695      ;
; 3.514  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.735      ;
; 3.567  ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.905      ;
; 3.587  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 3.308      ;
; 3.673  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.894      ;
; 3.716  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.937      ;
; 3.763  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.984      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.705 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.926      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.949 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.170      ;
; 2.117 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.338      ;
; 2.231 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.452      ;
; 2.236 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.457      ;
; 2.248 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.469      ;
; 2.258 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.479      ;
; 2.260 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.481      ;
; 2.567 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.788      ;
; 2.666 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.887      ;
; 2.667 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.888      ;
; 2.691 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.912      ;
; 2.949 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.170      ;
; 3.060 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.281      ;
; 3.171 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.392      ;
; 3.176 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.397      ;
; 3.198 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.419      ;
; 3.200 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.421      ;
; 3.287 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.508      ;
; 3.309 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.530      ;
; 3.398 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.619      ;
; 3.509 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.730      ;
; 3.509 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.730      ;
; 3.509 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.730      ;
; 3.529 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.750      ;
; 3.591 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.812      ;
; 3.591 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.812      ;
; 3.591 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.812      ;
; 3.591 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.812      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.640 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.861      ;
; 3.654 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.875      ;
; 3.654 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.875      ;
; 3.654 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.875      ;
; 3.654 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.875      ;
; 3.654 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.875      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.751 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.972      ;
; 3.867 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.088      ;
; 3.867 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.088      ;
; 3.867 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.088      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -5.063 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.787     ; 3.943      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -4.283 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.067      ;
; -4.283 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.067      ;
; -4.283 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.067      ;
; -4.265 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.049      ;
; -4.265 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.049      ;
; -4.241 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.025      ;
; -4.241 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.025      ;
; -4.241 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.025      ;
; -4.241 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.025      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.236 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.020      ;
; -4.227 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.011      ;
; -4.227 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.011      ;
; -4.227 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 5.011      ;
; -4.206 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.500        ; 0.117      ; 4.490      ;
; -4.202 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.986      ;
; -4.202 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.986      ;
; -4.202 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.986      ;
; -4.182 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.966      ;
; -4.182 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.966      ;
; -4.177 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.961      ;
; -4.177 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.961      ;
; -3.867 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.651      ;
; -3.786 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.570      ;
; -3.786 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.570      ;
; -3.756 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.540      ;
; -3.756 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.540      ;
; -3.733 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.517      ;
; -3.733 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.517      ;
; -3.733 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.517      ;
; -3.733 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.517      ;
; -3.733 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.517      ;
; -3.693 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 4.477      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.802 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.586      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
; -2.386 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.117      ; 3.170      ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.264 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.931      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.251 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.918      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.250 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.917      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.244 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.911      ;
; -4.126 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.793      ;
; -4.126 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.793      ;
; -4.126 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.793      ;
; -4.126 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.793      ;
; -4.126 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.793      ;
; -3.873 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.540      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.751 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.418      ;
; -3.751 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.418      ;
; -3.751 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.418      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.738 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.405      ;
; -3.674 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.341      ;
; -3.674 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.341      ;
; -3.674 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.341      ;
; -3.674 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.341      ;
; -3.674 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.341      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.623 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.290      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.547 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.214      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -3.513 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.180      ;
; -2.958 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.625      ;
; -2.958 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.625      ;
; -2.958 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.625      ;
; -2.958 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.625      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
; -2.949 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; clk          ; clk         ; 1.000        ; 0.000      ; 3.616      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
; -2.010 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.940      ; 3.617      ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.324 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.759      ; 3.978      ;
; 2.824 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.759      ; 3.978      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.378 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.759      ; 3.978      ;
; -1.878 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.759      ; 3.978      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
; 2.456 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.940      ; 3.617      ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 2.832 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.170      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 3.248 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 3.586      ;
; 4.139 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.477      ;
; 4.179 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.517      ;
; 4.179 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.517      ;
; 4.179 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.517      ;
; 4.179 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.517      ;
; 4.179 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.517      ;
; 4.202 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.540      ;
; 4.202 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.540      ;
; 4.232 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.570      ;
; 4.232 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.570      ;
; 4.313 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.651      ;
; 4.623 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.961      ;
; 4.623 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.961      ;
; 4.628 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.966      ;
; 4.628 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.966      ;
; 4.648 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.986      ;
; 4.648 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.986      ;
; 4.648 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 4.986      ;
; 4.652 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.117      ; 4.490      ;
; 4.673 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.011      ;
; 4.673 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.011      ;
; 4.673 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.011      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.682 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.020      ;
; 4.687 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.025      ;
; 4.687 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.025      ;
; 4.687 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.025      ;
; 4.687 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.025      ;
; 4.711 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.049      ;
; 4.711 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.049      ;
; 4.729 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.067      ;
; 4.729 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.067      ;
; 4.729 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.117      ; 5.067      ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 2.972 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.193      ;
; 3.365 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.365 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.586      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.395 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.616      ;
; 3.404 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.625      ;
; 3.404 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.625      ;
; 3.404 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.625      ;
; 3.404 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.625      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.959 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.180      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 3.993 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.214      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.069 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.290      ;
; 4.120 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.120 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.120 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.120 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.120 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.341      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.184 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.405      ;
; 4.197 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.418      ;
; 4.197 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.418      ;
; 4.197 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.418      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.319 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.540      ;
; 4.572 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.793      ;
; 4.572 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.793      ;
; 4.572 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.793      ;
; 4.572 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.793      ;
; 4.572 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.793      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.690 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.911      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.696 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.917      ;
; 4.697 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.918      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.509 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.787     ; 3.943      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                                        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23]                              ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23]                              ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT                               ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT                               ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD          ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD          ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR          ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR          ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; RD_EN                                      ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; RD_EN                                      ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 3.299 ; 3.299 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 3.299 ; 3.299 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; 9.287 ; 9.287 ; Rise       ; clk                                       ;
;  BusA[76] ; clk                                       ; 9.287 ; 9.287 ; Rise       ; clk                                       ;
;  BusA[77] ; clk                                       ; 7.308 ; 7.308 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 3.506 ; 3.506 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.314 ; 1.314 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -1.617 ; -1.617 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -1.617 ; -1.617 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; -3.615 ; -3.615 ; Rise       ; clk                                       ;
;  BusA[76] ; clk                                       ; -3.615 ; -3.615 ; Rise       ; clk                                       ;
;  BusA[77] ; clk                                       ; -3.812 ; -3.812 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.298 ; -2.298 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 0.186  ; 0.186  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.131 ; 13.131 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.131 ; 13.131 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.384 ; 12.384 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[76] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.384 ; 12.384 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 16.647 ; 16.647 ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 12.923 ; 12.923 ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 16.647 ; 16.647 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 9.016  ; 9.016  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.752 ; 11.752 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 11.752 ; 11.752 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.384 ; 12.384 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[76] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.384 ; 12.384 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 11.205 ; 11.205 ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 11.205 ; 11.205 ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 15.448 ; 15.448 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 9.016  ; 9.016  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                      ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.305 ;      ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 11.355 ;      ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 10.305 ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                              ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 9.971  ;      ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 9.971  ;      ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 10.305 ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                             ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.305    ;           ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 11.355    ;           ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 10.305    ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                     ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[77] ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 10.048    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 9.971     ;           ; Rise       ; clk                                    ;
;  BusA[76] ; clk                                    ; 9.971     ;           ; Rise       ; clk                                    ;
;  BusA[77] ; clk                                    ; 10.305    ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 1933     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 61       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 84       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 42       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1703     ; 104      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 1933     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 61       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 84       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 42       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1703     ; 104      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 113      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 113      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 186   ; 186  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue May 08 15:51:45 2018
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|scl_clk I2C_MASTER:I2C_MASTER_instance|scl_clk
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.822            -633.510 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -7.722            -967.233 clk 
    Info (332119):    -5.100             -90.332 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -3.459             -25.842 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -1.259              -1.259 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.592             -20.922 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -2.159              -2.159 clk 
    Info (332119):    -2.021              -2.021 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     1.705               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.949               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
Info (332146): Worst-case recovery slack is -5.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.063              -5.063 rs232_rx 
    Info (332119):    -4.283            -184.793 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -4.264            -413.714 clk 
    Info (332119):    -2.010             -16.080 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     2.324               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.378              -2.378 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.456               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     2.832               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     2.972               0.000 clk 
    Info (332119):     5.509               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Tue May 08 15:51:47 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


