###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad12.sjsuad.sjsu.edu)
#  Generated on:      Sat Mar 14 16:48:24 2020
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mf_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \Ldin00_reg[11] /CLK 
Endpoint:   \Ldin00_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[11]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.521
  Slack Time                   -1.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[11] v |       | 0.030 |       |   0.521 |    1.833 | 
     | \Ldin00_reg[11] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.312 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.073 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.751 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.528 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.291 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.003 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.228 | 
     | \Ldin00_reg[11] | CLK ^      | DFFSR   | 0.148 | 0.007 |   1.547 |    0.235 | 
     +-----------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \Ldin00_reg[18] /CLK 
Endpoint:   \Ldin00_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[18]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.521
  Slack Time                   -1.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[18] v |       | 0.030 |       |   0.521 |    1.833 | 
     | \Ldin00_reg[18] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.312 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.073 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.751 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.527 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.291 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.229 | 
     | \Ldin00_reg[18] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.547 |    0.235 | 
     +-----------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \Ldin00_reg[14] /CLK 
Endpoint:   \Ldin00_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[14]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.521
  Slack Time                   -1.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[14] v |       | 0.031 |       |   0.521 |    1.833 | 
     | \Ldin00_reg[14] | D v         | DFFSR | 0.031 | 0.000 |   0.521 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.312 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.073 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.751 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.527 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.291 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.229 | 
     | \Ldin00_reg[14] | CLK ^      | DFFSR   | 0.148 | 0.007 |   1.547 |    0.235 | 
     +-----------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \Lwin00_reg[11] /CLK 
Endpoint:   \Lwin00_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[11]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.521
  Slack Time                   -1.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win00[11] v |       | 0.031 |       |   0.521 |    1.832 | 
     | \Lwin00_reg[11] | D v         | DFFSR | 0.031 | 0.000 |   0.521 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.311 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.072 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.750 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.527 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.290 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.229 | 
     | \Lwin00_reg[11] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.547 |    0.235 | 
     +-----------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \Ldin00_reg[21] /CLK 
Endpoint:   \Ldin00_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[21]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.522
  Slack Time                   -1.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[21] v |       | 0.031 |       |   0.521 |    1.832 | 
     | \Ldin00_reg[21] | D v         | DFFSR | 0.031 | 0.000 |   0.522 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.311 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.072 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.750 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.526 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.290 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.230 | 
     | \Ldin00_reg[21] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.547 |    0.236 | 
     +-----------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \Ldin00_reg[26] /CLK 
Endpoint:   \Ldin00_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.832
  Arrival Time                  0.521
  Slack Time                   -1.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[26] v |       | 0.030 |       |   0.521 |    1.832 | 
     | \Ldin00_reg[26] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.832 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.311 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.072 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.750 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.526 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.290 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.230 | 
     | \Ldin00_reg[26] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.546 |    0.235 | 
     +-----------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \Lwin00_reg[9] /CLK 
Endpoint:   \Lwin00_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[9]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.832
  Arrival Time                  0.522
  Slack Time                   -1.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.522
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[9] v |       | 0.033 |       |   0.522 |    1.832 | 
     | \Lwin00_reg[9] | D v        | DFFSR | 0.033 | 0.000 |   0.522 |    1.832 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.310 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.071 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.749 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.525 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.289 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.001 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.231 | 
     | \Lwin00_reg[9] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.547 |    0.237 | 
     +----------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \Lwin00_reg[8] /CLK 
Endpoint:   \Lwin00_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[8]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.832
  Arrival Time                  0.523
  Slack Time                   -1.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.522
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[8] v |       | 0.032 |       |   0.522 |    1.832 | 
     | \Lwin00_reg[8] | D v        | DFFSR | 0.032 | 0.000 |   0.523 |    1.832 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.310 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.071 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.749 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.525 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.289 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |   -0.000 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.231 | 
     | \Lwin00_reg[8] | CLK ^      | DFFSR   | 0.148 | 0.006 |   1.547 |    0.237 | 
     +----------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \Ldin06_reg[20] /CLK 
Endpoint:   \Ldin06_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[20]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.547
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.833
  Arrival Time                  0.523
  Slack Time                   -1.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.523
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[20] v |       | 0.034 |       |   0.523 |    1.832 | 
     | \Ldin06_reg[20] | D v         | DFFSR | 0.034 | 0.000 |   0.523 |    1.833 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.309 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.070 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.748 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.525 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.288 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.000 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.231 | 
     | \Ldin06_reg[20] | CLK ^      | DFFSR   | 0.148 | 0.007 |   1.547 |    0.238 | 
     +-----------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \Ldin00_reg[19] /CLK 
Endpoint:   \Ldin00_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[19]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.831
  Arrival Time                  0.523
  Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.523
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[19] v |       | 0.034 |       |   0.523 |    1.831 | 
     | \Ldin00_reg[19] | D v         | DFFSR | 0.034 | 0.000 |   0.523 |    1.831 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.308 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.069 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.747 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.524 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.287 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.001 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.232 | 
     | \Ldin00_reg[19] | CLK ^      | DFFSR   | 0.148 | 0.005 |   1.546 |    0.238 | 
     +-----------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \Ldin06_reg[26] /CLK 
Endpoint:   \Ldin06_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.545
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.829
  Arrival Time                  0.521
  Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[26] v |       | 0.031 |       |   0.521 |    1.829 | 
     | \Ldin06_reg[26] | D v         | DFFSR | 0.031 | 0.000 |   0.521 |    1.829 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.308 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.069 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.747 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.523 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.287 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.001 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.230 | 
     | \Ldin06_reg[26] | CLK ^      | DFFSR   | 0.145 | 0.007 |   1.545 |    0.237 | 
     +-----------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \Ldin00_reg[8] /CLK 
Endpoint:   \Ldin00_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[8]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.831
  Arrival Time                  0.524
  Slack Time                   -1.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.523
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | din00[8] v |       | 0.035 |       |   0.523 |    1.831 | 
     | \Ldin00_reg[8] | D v        | DFFSR | 0.035 | 0.000 |   0.524 |    1.831 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.307 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.068 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.746 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.523 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.286 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.002 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.233 | 
     | \Ldin00_reg[8] | CLK ^      | DFFSR   | 0.148 | 0.005 |   1.546 |    0.239 | 
     +----------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \Lwin00_reg[10] /CLK 
Endpoint:   \Lwin00_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[10]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.831
  Arrival Time                  0.524
  Slack Time                   -1.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.523
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win00[10] v |       | 0.035 |       |   0.523 |    1.831 | 
     | \Lwin00_reg[10] | D v         | DFFSR | 0.035 | 0.000 |   0.524 |    1.831 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.307 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.068 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.746 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.523 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.286 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.002 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.233 | 
     | \Lwin00_reg[10] | CLK ^      | DFFSR   | 0.148 | 0.005 |   1.546 |    0.238 | 
     +-----------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \Lwin00_reg[1] /CLK 
Endpoint:   \Lwin00_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[1]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.831
  Arrival Time                  0.524
  Slack Time                   -1.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.524
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[1] v |       | 0.035 |       |   0.524 |    1.831 | 
     | \Lwin00_reg[1] | D v        | DFFSR | 0.035 | 0.000 |   0.524 |    1.831 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.307 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.068 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.746 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.523 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.286 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.002 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.234 | 
     | \Lwin00_reg[1] | CLK ^      | DFFSR   | 0.148 | 0.005 |   1.546 |    0.239 | 
     +----------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \Ldin06_reg[29] /CLK 
Endpoint:   \Ldin06_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[29]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  0.521
  Slack Time                   -1.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[29] v |       | 0.030 |       |   0.521 |    1.828 | 
     | \Ldin06_reg[29] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.828 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.307 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.068 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.746 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.522 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.286 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.003 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.231 | 
     | \Ldin06_reg[29] | CLK ^      | DFFSR   | 0.145 | 0.005 |   1.543 |    0.236 | 
     +-----------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \Ldin08_reg[31] /CLK 
Endpoint:   \Ldin08_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[31]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.521
  Slack Time                   -1.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[31] v |       | 0.030 |       |   0.521 |    1.827 | 
     | \Ldin08_reg[31] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.827 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.306 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.067 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.745 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.522 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.285 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.003 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.232 | 
     | \Ldin08_reg[31] | CLK ^      | DFFSR   | 0.145 | 0.004 |   1.542 |    0.236 | 
     +-----------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \Ldin06_reg[27] /CLK 
Endpoint:   \Ldin06_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[27]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  0.522
  Slack Time                   -1.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.522
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[27] v |       | 0.031 |       |   0.522 |    1.828 | 
     | \Ldin06_reg[27] | D v         | DFFSR | 0.031 | 0.000 |   0.522 |    1.828 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.306 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.067 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.745 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.522 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.285 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.003 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.232 | 
     | \Ldin06_reg[27] | CLK ^      | DFFSR   | 0.145 | 0.005 |   1.543 |    0.237 | 
     +-----------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \Ldin08_reg[23] /CLK 
Endpoint:   \Ldin08_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[23]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.522
  Slack Time                   -1.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.522
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[23] v |       | 0.031 |       |   0.522 |    1.827 | 
     | \Ldin08_reg[23] | D v         | DFFSR | 0.031 | 0.000 |   0.522 |    1.827 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.306 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.067 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.745 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.521 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.284 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.004 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.233 | 
     | \Ldin08_reg[23] | CLK ^      | DFFSR   | 0.145 | 0.005 |   1.543 |    0.237 | 
     +-----------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \Lwin00_reg[13] /CLK 
Endpoint:   \Lwin00_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[13]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.521
  Slack Time                   -1.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win00[13] v |       | 0.029 |       |   0.521 |    1.825 | 
     | \Lwin00_reg[13] | D v         | DFFSR | 0.029 | 0.000 |   0.521 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.304 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.065 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.743 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.520 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.283 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.005 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.233 | 
     | \Lwin00_reg[13] | CLK ^      | DFFSR   | 0.139 | 0.005 |   1.542 |    0.238 | 
     +-----------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \Lwin00_reg[12] /CLK 
Endpoint:   \Lwin00_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[12]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.521
  Slack Time                   -1.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.521
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win00[12] v |       | 0.030 |       |   0.521 |    1.825 | 
     | \Lwin00_reg[12] | D v         | DFFSR | 0.030 | 0.000 |   0.521 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.303 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.064 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.742 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.519 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.282 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.006 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.234 | 
     | \Lwin00_reg[12] | CLK ^      | DFFSR   | 0.139 | 0.005 |   1.542 |    0.238 | 
     +-----------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \Ldin00_reg[23] /CLK 
Endpoint:   \Ldin00_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[23]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  0.524
  Slack Time                   -1.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.524
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[23] v |       | 0.036 |       |   0.524 |    1.827 | 
     | \Ldin00_reg[23] | D v         | DFFSR | 0.036 | 0.000 |   0.524 |    1.828 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.303 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.064 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.742 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.519 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.282 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.006 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.237 | 
     | \Ldin00_reg[23] | CLK ^      | DFFSR   | 0.148 | 0.002 |   1.543 |    0.239 | 
     +-----------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \Ldin06_reg[11] /CLK 
Endpoint:   \Ldin06_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[11]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.545
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  0.525
  Slack Time                   -1.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[11] v |       | 0.038 |       |   0.525 |    1.828 | 
     | \Ldin06_reg[11] | D v         | DFFSR | 0.038 | 0.000 |   0.525 |    1.828 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.303 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.064 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.742 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.518 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.282 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.007 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.235 | 
     | \Ldin06_reg[11] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.545 |    0.242 | 
     +-----------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \Ldin06_reg[23] /CLK 
Endpoint:   \Ldin06_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[23]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.526
  Slack Time                   -1.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[23] v |       | 0.039 |       |   0.525 |    1.827 | 
     | \Ldin06_reg[23] | D v         | DFFSR | 0.039 | 0.000 |   0.526 |    1.827 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.301 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.062 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.740 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.517 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.280 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.008 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.239 | 
     | \Ldin06_reg[23] | CLK ^      | DFFSR   | 0.148 | 0.002 |   1.543 |    0.242 | 
     +-----------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \Ldin00_reg[17] /CLK 
Endpoint:   \Ldin00_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[17]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.526
  Slack Time                   -1.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[17] v |       | 0.038 |       |   0.525 |    1.827 | 
     | \Ldin00_reg[17] | D v         | DFFSR | 0.038 | 0.001 |   0.526 |    1.827 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.301 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.062 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.740 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.517 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.280 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.008 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.239 | 
     | \Ldin00_reg[17] | CLK ^      | DFFSR   | 0.148 | 0.002 |   1.543 |    0.242 | 
     +-----------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \Ldin06_reg[8] /CLK 
Endpoint:   \Ldin06_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[8]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  0.526
  Slack Time                   -1.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | din06[8] v |       | 0.039 |       |   0.525 |    1.826 | 
     | \Ldin06_reg[8] | D v        | DFFSR | 0.039 | 0.001 |   0.526 |    1.826 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.300 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.061 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.739 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.516 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.279 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.009 | 
     | clk__L6_I1     | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.238 | 
     | \Ldin06_reg[8] | CLK ^      | DFFSR   | 0.145 | 0.005 |   1.543 |    0.243 | 
     +----------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \Ldin06_reg[28] /CLK 
Endpoint:   \Ldin06_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[28]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.527
  Slack Time                   -1.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.526
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[28] v |       | 0.040 |       |   0.526 |    1.826 | 
     | \Ldin06_reg[28] | D v         | DFFSR | 0.040 | 0.001 |   0.527 |    1.827 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.300 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.061 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.739 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.516 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.279 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.009 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.238 | 
     | \Ldin06_reg[28] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.244 | 
     +-----------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \Ldin08_reg[24] /CLK 
Endpoint:   \Ldin08_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[24]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.525
  Slack Time                   -1.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[24] v |       | 0.037 |       |   0.525 |    1.824 | 
     | \Ldin08_reg[24] | D v         | DFFSR | 0.037 | 0.001 |   0.525 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.299 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.060 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.738 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.515 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.278 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.010 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.239 | 
     | \Ldin08_reg[24] | CLK ^      | DFFSR   | 0.145 | 0.003 |   1.541 |    0.242 | 
     +-----------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \Ldin08_reg[28] /CLK 
Endpoint:   \Ldin08_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[28]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.526
  Slack Time                   -1.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.526
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[28] v |       | 0.039 |       |   0.526 |    1.825 | 
     | \Ldin08_reg[28] | D v         | DFFSR | 0.039 | 0.001 |   0.526 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.299 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.060 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.738 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.515 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.278 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.010 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.239 | 
     | \Ldin08_reg[28] | CLK ^      | DFFSR   | 0.145 | 0.004 |   1.543 |    0.243 | 
     +-----------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \Lwin00_reg[7] /CLK 
Endpoint:   \Lwin00_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[7]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  0.528
  Slack Time                   -1.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[7] v |       | 0.042 |       |   0.527 |    1.826 | 
     | \Lwin00_reg[7] | D v        | DFFSR | 0.042 | 0.001 |   0.528 |    1.827 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.299 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.060 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.738 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.515 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.278 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.010 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.241 | 
     | \Lwin00_reg[7] | CLK ^      | DFFSR   | 0.148 | 0.003 |   1.543 |    0.244 | 
     +----------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \Lwin00_reg[14] /CLK 
Endpoint:   \Lwin00_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[14]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.824
  Arrival Time                  0.525
  Slack Time                   -1.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.524
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win00[14] v |       | 0.036 |       |   0.524 |    1.823 | 
     | \Lwin00_reg[14] | D v         | DFFSR | 0.036 | 0.001 |   0.525 |    1.824 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.299 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.060 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.738 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.515 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.278 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.010 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.238 | 
     | \Lwin00_reg[14] | CLK ^      | DFFSR   | 0.139 | 0.005 |   1.542 |    0.243 | 
     +-----------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \Lwin00_reg[0] /CLK 
Endpoint:   \Lwin00_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[0]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.545
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  0.530
  Slack Time                   -1.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[0] v |       | 0.046 |       |   0.530 |    1.827 | 
     | \Lwin00_reg[0] | D v        | DFFSR | 0.046 | 0.001 |   0.530 |    1.828 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.297 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.058 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.736 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.513 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.276 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.012 | 
     | clk__L6_I0     | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.243 | 
     | \Lwin00_reg[0] | CLK ^      | DFFSR   | 0.148 | 0.004 |   1.545 |    0.248 | 
     +----------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \Ldin00_reg[22] /CLK 
Endpoint:   \Ldin00_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[22]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.823
  Arrival Time                  0.526
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.526
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[22] v |       | 0.040 |       |   0.526 |    1.822 | 
     | \Ldin00_reg[22] | D v         | DFFSR | 0.040 | 0.000 |   0.526 |    1.823 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.296 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.057 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.735 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.512 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.275 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.013 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.241 | 
     | \Ldin00_reg[22] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.542 |    0.245 | 
     +-----------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \Ldin08_reg[26] /CLK 
Endpoint:   \Ldin08_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.538
+ Hold                          0.033
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  0.525
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.525
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[26] v |       | 0.038 |       |   0.525 |    1.821 | 
     | \Ldin08_reg[26] | D v         | DFFSR | 0.038 | 0.000 |   0.525 |    1.822 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.296 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.057 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.735 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.512 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.275 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.013 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.242 | 
     | \Ldin08_reg[26] | CLK ^      | DFFSR   | 0.145 | 0.000 |   1.538 |    0.242 | 
     +-----------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \Ldin08_reg[30] /CLK 
Endpoint:   \Ldin08_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[30]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.529
  Slack Time                   -1.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[30] v |       | 0.044 |       |   0.528 |    1.824 | 
     | \Ldin08_reg[30] | D v         | DFFSR | 0.044 | 0.001 |   0.529 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.296 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.057 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.735 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.511 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.275 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.014 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.242 | 
     | \Ldin08_reg[30] | CLK ^      | DFFSR   | 0.145 | 0.004 |   1.543 |    0.247 | 
     +-----------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \Lwin06_reg[31] /CLK 
Endpoint:   \Lwin06_reg[31] /D (v) checked with  leading edge of 'clk'
Beginpoint: win06[31]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.530
  Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win06[31] v |       | 0.046 |       |   0.529 |    1.825 | 
     | \Lwin06_reg[31] | D v         | DFFSR | 0.046 | 0.001 |   0.530 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.295 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.056 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.734 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.511 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.274 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.014 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.243 | 
     | \Lwin06_reg[31] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.248 | 
     +-----------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \Ldin08_reg[25] /CLK 
Endpoint:   \Ldin08_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[25]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.529
  Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[25] v |       | 0.045 |       |   0.529 |    1.824 | 
     | \Ldin08_reg[25] | D v         | DFFSR | 0.045 | 0.001 |   0.529 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.295 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.056 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.734 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.511 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.274 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.014 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.243 | 
     | \Ldin08_reg[25] | CLK ^      | DFFSR   | 0.145 | 0.004 |   1.543 |    0.247 | 
     +-----------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \Ldin08_reg[27] /CLK 
Endpoint:   \Ldin08_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: din08[27]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.530
  Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din08[27] v |       | 0.046 |       |   0.529 |    1.825 | 
     | \Ldin08_reg[27] | D v         | DFFSR | 0.046 | 0.001 |   0.530 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.295 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.056 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.734 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.511 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.274 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.014 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.243 | 
     | \Ldin08_reg[27] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.249 | 
     +-----------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \Ldin01_reg[24] /CLK 
Endpoint:   \Ldin01_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[24]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  0.527
  Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[24] v |       | 0.041 |       |   0.527 |    1.822 | 
     | \Ldin01_reg[24] | D v         | DFFSR | 0.041 | 0.001 |   0.527 |    1.822 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.295 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.056 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.734 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.511 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.274 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.014 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.242 | 
     | \Ldin01_reg[24] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.541 |    0.246 | 
     +-----------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \Lwin06_reg[24] /CLK 
Endpoint:   \Lwin06_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: win06[24]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  0.531
  Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.530
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | win06[24] v |       | 0.047 |       |   0.530 |    1.825 | 
     | \Lwin06_reg[24] | D v         | DFFSR | 0.047 | 0.001 |   0.531 |    1.825 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.295 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.056 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.734 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.510 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.274 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.015 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.243 | 
     | \Lwin06_reg[24] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.249 | 
     +-----------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \Ldin00_reg[20] /CLK 
Endpoint:   \Ldin00_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: din00[20]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  0.531
  Slack Time                   -1.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din00[20] v |       | 0.048 |       |   0.531 |    1.825 | 
     | \Ldin00_reg[20] | D v         | DFFSR | 0.048 | 0.001 |   0.531 |    1.826 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.294 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.055 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.733 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.510 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.273 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.015 | 
     | clk__L6_I0      | A ^ -> Y ^ | CLKBUF1 | 0.148 | 0.231 |   1.541 |    0.246 | 
     | \Ldin00_reg[20] | CLK ^      | DFFSR   | 0.148 | 0.003 |   1.543 |    0.249 | 
     +-----------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \Ldin06_reg[19] /CLK 
Endpoint:   \Ldin06_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[19]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  0.532
  Slack Time                   -1.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.031
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[19] v |       | 0.048 |       |   0.531 |    1.825 | 
     | \Ldin06_reg[19] | D v         | DFFSR | 0.048 | 0.001 |   0.532 |    1.826 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.294 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.055 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.733 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.509 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.273 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.016 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.244 | 
     | \Ldin06_reg[19] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.251 | 
     +-----------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \Ldin01_reg[15] /CLK 
Endpoint:   \Ldin01_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[15]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.821
  Arrival Time                  0.528
  Slack Time                   -1.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.527
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[15] v |       | 0.042 |       |   0.527 |    1.820 | 
     | \Ldin01_reg[15] | D v         | DFFSR | 0.042 | 0.001 |   0.528 |    1.821 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.293 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.054 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.732 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.508 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.272 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.016 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.244 | 
     | \Ldin01_reg[15] | CLK ^      | DFFSR   | 0.139 | 0.003 |   1.540 |    0.247 | 
     +-----------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \Ldin01_reg[25] /CLK 
Endpoint:   \Ldin01_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[25]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  0.529
  Slack Time                   -1.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[25] v |       | 0.044 |       |   0.528 |    1.821 | 
     | \Ldin01_reg[25] | D v         | DFFSR | 0.044 | 0.001 |   0.529 |    1.822 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.293 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.054 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.732 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.508 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.272 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.016 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.244 | 
     | \Ldin01_reg[25] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.542 |    0.249 | 
     +-----------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \Ldin01_reg[5] /CLK 
Endpoint:   \Ldin01_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[5]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.821
  Arrival Time                  0.529
  Slack Time                   -1.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | din01[5] v |       | 0.044 |       |   0.528 |    1.821 | 
     | \Ldin01_reg[5] | D v        | DFFSR | 0.044 | 0.001 |   0.529 |    1.821 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.293 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.054 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.732 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.508 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.272 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.017 | 
     | clk__L6_I2     | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.244 | 
     | \Ldin01_reg[5] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.541 |    0.248 | 
     +----------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \Ldin01_reg[19] /CLK 
Endpoint:   \Ldin01_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[19]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.821
  Arrival Time                  0.530
  Slack Time                   -1.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.529
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[19] v |       | 0.046 |       |   0.529 |    1.821 | 
     | \Ldin01_reg[19] | D v         | DFFSR | 0.046 | 0.001 |   0.530 |    1.821 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.291 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.052 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.730 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.507 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.270 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.018 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.246 | 
     | \Ldin01_reg[19] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.541 |    0.250 | 
     +-----------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \Ldin06_reg[14] /CLK 
Endpoint:   \Ldin06_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[14]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.544
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.824
  Arrival Time                  0.534
  Slack Time                   -1.290
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.534
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[14] v |       | 0.052 |       |   0.534 |    1.824 | 
     | \Ldin06_reg[14] | D v         | DFFSR | 0.052 | 0.001 |   0.534 |    1.824 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.290 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.051 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.729 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.506 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.269 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.019 | 
     | clk__L6_I1      | A ^ -> Y ^ | CLKBUF1 | 0.145 | 0.229 |   1.538 |    0.248 | 
     | \Ldin06_reg[14] | CLK ^      | DFFSR   | 0.145 | 0.006 |   1.544 |    0.254 | 
     +-----------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \Lwin00_reg[5] /CLK 
Endpoint:   \Lwin00_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: win00[5]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.538
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.818
  Arrival Time                  0.529
  Slack Time                   -1.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                |            |       |       |       |  Time   |   Time   | 
     |----------------+------------+-------+-------+-------+---------+----------| 
     |                | win00[5] v |       | 0.044 |       |   0.528 |    1.817 | 
     | \Lwin00_reg[5] | D v        | DFFSR | 0.044 | 0.001 |   0.529 |    1.818 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |         |       |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+-------+---------+----------| 
     |                | clk ^      |         | 0.000 |       |   0.000 |   -1.289 | 
     | clk__L1_I0     | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.050 | 
     | clk__L2_I0     | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.728 | 
     | clk__L3_I0     | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.505 | 
     | clk__L4_I0     | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.268 | 
     | clk__L5_I0     | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.020 | 
     | clk__L6_I3     | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.223 |   1.533 |    0.244 | 
     | \Lwin00_reg[5] | CLK ^      | DFFSR   | 0.138 | 0.005 |   1.538 |    0.249 | 
     +----------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \Ldin06_reg[17] /CLK 
Endpoint:   \Ldin06_reg[17] /D (v) checked with  leading edge of 'clk'
Beginpoint: din06[17]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.538
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.817
  Arrival Time                  0.529
  Slack Time                   -1.289
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.528
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din06[17] v |       | 0.044 |       |   0.528 |    1.817 | 
     | \Ldin06_reg[17] | D v         | DFFSR | 0.044 | 0.001 |   0.529 |    1.817 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.289 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.050 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.728 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.504 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.267 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.021 | 
     | clk__L6_I3      | A ^ -> Y ^ | CLKBUF1 | 0.138 | 0.223 |   1.533 |    0.244 | 
     | \Ldin06_reg[17] | CLK ^      | DFFSR   | 0.138 | 0.005 |   1.538 |    0.249 | 
     +-----------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \Ldin01_reg[28] /CLK 
Endpoint:   \Ldin01_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[28]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.819
  Arrival Time                  0.533
  Slack Time                   -1.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.532
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[28] v |       | 0.049 |       |   0.532 |    1.819 | 
     | \Ldin01_reg[28] | D v         | DFFSR | 0.049 | 0.001 |   0.533 |    1.819 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.287 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.048 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.726 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.502 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.266 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.022 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.250 | 
     | \Ldin01_reg[28] | CLK ^      | DFFSR   | 0.139 | 0.003 |   1.540 |    0.254 | 
     +-----------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \Ldin01_reg[22] /CLK 
Endpoint:   \Ldin01_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: din01[22]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.820
  Arrival Time                  0.534
  Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.533
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                 |             |       |       |       |  Time   |   Time   | 
     |-----------------+-------------+-------+-------+-------+---------+----------| 
     |                 | din01[22] v |       | 0.051 |       |   0.533 |    1.819 | 
     | \Ldin01_reg[22] | D v         | DFFSR | 0.051 | 0.001 |   0.534 |    1.820 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | clk ^      |         | 0.000 |       |   0.000 |   -1.286 | 
     | clk__L1_I0      | A ^ -> Y ^ | CLKBUF1 | 0.226 | 0.239 |   0.239 |   -1.047 | 
     | clk__L2_I0      | A ^ -> Y ^ | CLKBUF1 | 0.207 | 0.322 |   0.561 |   -0.725 | 
     | clk__L3_I0      | A ^ -> Y ^ | CLKBUF1 | 0.105 | 0.223 |   0.785 |   -0.502 | 
     | clk__L4_I0      | A ^ -> Y ^ | CLKBUF1 | 0.202 | 0.237 |   1.021 |   -0.265 | 
     | clk__L5_I0      | A ^ -> Y ^ | CLKBUF1 | 0.158 | 0.288 |   1.309 |    0.023 | 
     | clk__L6_I2      | A ^ -> Y ^ | CLKBUF1 | 0.139 | 0.228 |   1.537 |    0.251 | 
     | \Ldin01_reg[22] | CLK ^      | DFFSR   | 0.139 | 0.004 |   1.541 |    0.255 | 
     +-----------------------------------------------------------------------------+ 

