$date
  Mon Jun 14 21:06:00 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module comparator_tb $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # result $end
$scope module uut $end
$var reg 4 $ a[3:0] $end
$var reg 4 % b[3:0] $end
$var reg 1 & result $end
$var reg 4 ' x[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1100 !
b1000 "
0#
b1100 $
b1000 %
0&
bUUUU '
#10000000
b1001 !
b1001 "
1#
b1001 $
b1001 %
1&
#20000000
b0011 !
b0011 "
b0011 $
b0011 %
#30000000
b0000 !
b1000 "
0#
b0000 $
b1000 %
0&
#40000000
