-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 22:06:07 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_1_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
1CM3RcDtBnq4dBTkA0qaGAI4auoyVKkgZoA8g8nMGGKwByOVASQRRVTH/yeQOwPtsO4zyMwQtVJ2
jxyNvPgLrj6n1w5Q6t8mohO+5H8B3tG4SoFKA7vVKE1+sEh3volyko/7YYeIBnC0RcdnVNgZN9bl
NYz2nuZ/NhNERm6pm/pVwVRAYcvHJSPsk7YLT77V8JvFE2R6DoigDZWyP1BOWKZMBtqCvjDB/Q72
xhFJLUaLiosRUabIesepa+kfuA4FFL0GvPJ9FvOyxq7vsIMr24o/WCKCf6bmh9ycDWCIu+ETAdAZ
wqRJ8sw4edbj+FypxJcf68Q3klL4e+Bs/3LSdnEdif2RCALcPaAhxcjxOFWiu61EsxgZMWvKeOBj
mf1PpUT6FLz6bNGpdafJXx258Qy8OhWoTsdpPxqV3cHPspJD1qFyGdxGnoUolvj+7TwkwIiTkU62
0BzeJhB2Rriw9IQFL1E8Bo6gFNmAb8fsBYi0hQ5tdEQexKZHnVH0mhonASA/CNqA+vSWPhgrr7el
dxczGz3K7z0YE4DAABuYie5c5ZPadH222u9BV+8+j2lHjW5qcZWWD3D/BDIwWpFcZdYCDronRrtt
5VwGwdChumiRqVCUsV6YXNpwEGuBM3wRxwbDVSeFbxocgUUE6Ra7X0gVIf7+fL3yKh7ZeNbCrkuI
Xlrqc8TZvWZmsOPPWDNoC+jQAjRu4SFwLtoMRnTtr2q4tKX3pBQBebnwyHs2/dAts8mcPX1A0diR
sxkDeAbuqAjP+tJNIhVWpaRodsxuuzCf6/xE77PJZc5YVmom1xn4Vpn0EdM2Gv0LWxMc2QnusQ0+
RfvLoQKmKjPENTk3NBHZupQpjO/vPq9yKPaGRMKZ7QrWL+Uw5IYBLUK0X7qlTKuulaxc/aHD4umZ
oQcNhuQ4Mz7EZpqZ0V9RnvkInpxhfaHfhyQqyRg+D5xXGacLnpGjm8ZZ5vNyEDcj7U7Ia94qYS7t
e8EzoOOxYPG+T0ODMM0FqXw9ws3v4TM5yuWcgbVk+CHsXINeJbLmOeeG5ZzIZaDDsvirBoEfttOD
4KDkWBe75I4yG6+vyA1a/VJKX/kgYu1mvgX0xlegDPysInozEcSM8pc4YaTGZpvgSmXnEWupqv/F
OXC7j2Xo/QIi7p5A5ReZj1Kdv3/gJVtjHve10A++ld5QkPTrDvk5FL9En/tqR3Nuxc+c0n3b3tOc
5atQCtZfxvhCJld6u7JnjllIfotg9z478NxpcrpJAsDQFylH487bspUPQTONGFXMPT7LX3UkcPnx
IPkxW6CL2SrFI6fk6UUlEKTQZVDuwvve9qxHZ+XgWh8PggOztf15+ll4ms+Kc20pZXuOgiU7z3jF
mIhYNnQjC0bRB2eR/sl//APQG0b0guumEDZq3HKlDswtu1AJeUOtwiJ2yhvDoWDwCVI5umEX+IiK
z8hT9CcBHmDOxUrFf0gWrMTOXwVBaiNwc/ljVk+y7D4PPOjTA8HiXgOG3eYkV6u8sdtOXIzg+fKS
l9LfwWEM6Xup6oPzMobwK1XxRbETsxE2AldEFUVFr8WfLqVrlmj2Rjv7emLKcO3VCKINWoc6RbrB
XulBGDIbbYhFEavoiCfD74Mv8ojYCXa7h/UTvaTtTcOcFn+voAmFLub4H+EhmK3Ugc/dPofRzOVy
bfJUjp8Oon0wzX+rmCt2VCAH/VGEiunhGSYZ4lEkcgh9J7adJmElv++FlMHQFGUQ1VUbkjUKJGY2
FBlSHTK7XVzhl3DhRCBD6qzU7vSsYsZgvElfBEw5iv6u453DOHkjeX61Nc3au42pTWW3kTCI3EI4
qHrVpfh//HstVLRPtXkN9cznSSkUEjKM68eXldv0o7dsx8sAduuZRjZEVqtiym5Y5gRKZNZoB+39
R+HCSUaeI/jBnW7QuLuOKJgxlQutw5FirrCZ8iMqMfO66egi6sbwg+rFEPUOgKn2HYwh8T0drgN3
q/kh0Ucv4+hEgpC6ed8zUm1Tsu0HfAPgug6xgCqchKjAKOzRu7dHjNwvNd4jeaPNXEqQ50czQxxm
1oKWzTxnDMP3TPMB5lkTa6fJyd3mb6Jd6nLbrTIspCn8Q0rX766i6g03mlgv4XaPmWazSndCyhOD
HfNGxWzRa0tC/NZa2Xgu5F84zXKU3sH3oINiJb+FAmfoQ/BiGG9k7LPth0vO02yM6K6HCDVcLlT/
PoQC6rfnSeD4XzDpQPeaM9oDRS85I3p1Rv8H1Y1028qdRSd8G9vdlMzBSOXRl848op2Cttzzl7RR
+CgGtgMLpWShWkn9IgWGJBxljXbe8MMCTg48C0VTfwlfAgvrMyxAOfSbT9++vgF9r8gVm/czWgWv
k72PTCSB0XBO3OnIndZjBB9aPVeqeVmu8Sv/O56S+ZMkVzVdrhCpk0QJ3U+ir6W/7zCaJcbiY2Qr
HrZN4IAx5yKi2P4r6Q2dQcZRGGFf9CISenArL00epaDaCMeqa9yiE9e0uWqCpKCHrwYAMH2Lp53K
PlWFuZoUcNt97DBJ4ks3KhCDgo+clXQy6RpxRZkxHqi1xCn3WSvgSezGaWQvY2ro1+Ywa81i8DsY
MHzw1hx+vKGVnRyRT1mOUeBG8LAqFXAxvdxCHb8qwOppgBRBm12AOWVrOQeeDJNSwLuSO9IBsFL8
Xmg6ZiAOj6ePf2m1P3mamxrHmB4Avf1ZO6Cs555Yy+h3obNi7yxWHeVnRY1GP9MJKvCEjnX9arGz
BANWp/XNHGma2GXlIW2IZveSGdsq9uv7w1rBkzZ8f2vVkvEDqmWktTs5lasNtpkMai1p9+HkArFh
VioxVXFqM60pa61eWAbVZY0xWQBcy9BEMIkMzMkAPN6R/DusY9UJYOKVemAFs725p9l2ScpQBBRH
55uOgqBNK/7lu2Z2TcrYg/3MS8bg4kkM8Yg6ETqMrhlwGrhTuKdSOJclgl3vvMevoObU8w7WiIaQ
K7dOKgI8FeYyNLV/AejJDWBy8qzrvgHdKFyBOdetPHjGBRqi0H7df1Ok7B48ut8o/DmlpkbRCKl3
E2nLYQ6cTwFnlWulg92i9d0FY1n1TJIxpBYWOSvv2LPeeNri12jDJ5+AT5liNThZ2YwAib1oPMam
gCfV/3Z/Ysp5Ax+jIn8zISX0p2uUAY40JvxwXxDsT2PF50IsEY35v4mNrakvs2evHMX/b8FKMawX
kUBiDykoTsrfRTEb6CdeGna8wbUKdJl1GOEIcgCRZTYtqt7kjpwEsQ5IDOwrjZ37/0+CwnX//C8Y
Yd6XjwdoHp2J/0EL2v24m1pckegVcdBSfa9n9riHMFmkROUX/zoSAvhk2D1j0RYl3ZPCRSjd0NYQ
QSDadD7D9rrRyEWaQWlkDiJ084eTV7C8q0oJn9SfnH8lE16XgWtgGK7c1DmRpv/0aBzDU1T2QAKB
t/MuvnQlGrf8rGC0i6KEBuBkFPKkFHznyRiTX7XT5t5/ExUiO6rvuBNYt/4W49ofwM5VFSBAA2W1
PoDDgWr0XUPgBXAU9VbDFrBRTaMA1aLfHhPBmmlLqfg8Fhl1x6HM2S2thSaCOFwqCpYjDy4erPkV
ytyhAHinZKNo0SPq1t8Z/xzCSIf/dRl1Arrxtmdm18Zez920iv5WvWUPXGBgA53Vz08j/0RyC6lO
DmBUJWIJgHnO1tDOOinEVQdiuGPXNWE1LCAMQ8vKvfbEptfj3c8t+FTTs4I2kUSGSAgdNxxAzBeq
we92+VAdu1jdkPEgbqT1lQ69rqcHv4+1X9Rt0rcfz6vdIrp7OmFNKbi9RDpvegtcuSLEdPxL6jzj
vh9kEcs2zjzLCygpKq1nWoG+w48Tgj9pQrDIR/YVgO4O+6pau02G4sTLyRSE1wjP83B/3xM7CRpM
te73rvxObQZmWwXT3dZx42ZUarmbng1bUk6OF67prqGYOkArv5ke/7eF+Wbh3JpCKPNi31lu0ZZu
jZZLXj8GvKqhg7kmjczFU4IVmR9zR9cIt7aE+Q0s9gYp9EKf2Hlo/i3rlSxt5O6RFPrtDT4QIIrl
sEJT//wjk7c4y4U9vGOPzEX+AwpYy/mHkUZpq2INtoy0yjkWz7ii2cJa/h6Jo0on9pvjx0VjdNuF
5lY4Ii2aSOxq2/eRL16xruA/9sFuppCbftqE2i/jEcvI7PoMqXdLzJshk3Og1mNeBT9JjvDtiBJy
mjTQ58MxgexNbI6rR1xA97Vm+j2FJWaezKW+rqXp5amF1oFv7V5TMASA3umHRvSpy0X9pleSiHzA
DzSDaqe4BTzFzIxvwJMO5JGpMX5ZWrMvjvXb48/1fuWeyd11blOxcM7FejziZBHzkodnF5n2JsaZ
Yoc6BqA+6K/iCS8BRLc7H1btkb4n20rOWiWYr3eYAkB/HOZhH4xBxTjudRUoIlgF/DXly00XbZmW
nvDvobGZPabLyMEreM6GM7T9cqZNWFMeJKABsqQHIgHuShX1vNSh54a9U3qlvZ644EKnBF+wuzM/
mb0GI9frfXgUhjJnzmmL7u5r5EQMye4xF1t0yXv27vbj3BWINlAtWwDVjK0uRyzs6gTKLLUZDmkI
AvkDpc2nJ2kcUYbAPws9GMPTh1cJUmjXsmUxiQ95KUPX/Locga6rrGEE0lu6QtjD/m1DeA/Gfr7G
8Fq2xmDJ+UQC2N79RW4PWG40so0rCfkE9S3PKVGW+XZ3ePty4T9UZmEaO7zSjm/Vx/H1VOCRwBwO
PHwZ79k5lTIipFvdCItl5M4nbMdMKzRQ/qu2kqrbgWh6LXdcBUKTt9uVgcg+92TkBkkwow1cGSoA
zB+QpsP91ND4rDTA8AR8e7MrcJdlmBdsQA8T0nu+HWcdDRRXFAVc5PKhtYQILY6EVEJBpp/pMinA
JJMMXBRhiehciW96ZujHFlbG/qLQRNJ2j1VMVX/SPPTNTA9qCMgrE7lM2FgbhU/9GM7mGKvFJJpn
KCGvCo/4EtgY2ZXhyxMZiC4kKx3mhwDZ2gWGkJ1Y6PagMSlsAxxBkbtQLY4zhKQ9Ipky/MPVGKlA
J7dcLUfC4911QyzD0iJRYwG58Cq911HVCLN1gS/8ZNNjo2sxAa3hKOwXWHaEonphDwOIVlu3VVMW
Yi3t0YCSjWho1TncHRPbUjocals/Rbnv1JXoZ9xeUx8rSkBWkmUPyV6pUbk7YeFKpaXrZv78+viA
i9aHHgS7takFuX0+HQRQZAAnAqMGLzFTYsE+PTviwBBZsYHthLDFl1rlPZxcNi1tvcEbhzo5Qc+5
WSh8MzuEbB1bhSp0yN1NBhVLVyZdIa83fnuFQx8HLJzBLmkgOtKsHqCVA+j9WF+GTndLML0bH4ol
7U8+jBc13u6/P41DOoRvwTM80IMX8DDXyEau8L5ZR+XaLNe9arbKD/Q1OsAzHu5+HgSI7pdMJ4Ix
8o8Ggxsrc5DiOog4FslulfTYfThRX34lSVYqthQvd2G4paFfKDklNYxE5YyJIXR5Rx2vfLUwQOkh
Jxl0o0nhzL7hlm8ybvMyyZpw2u1YukG0PZ+Z2dkEYdb22zvUQd4JphnwKAyZh1tmCar0PPb+FIdf
vSpJPXOrQ8+ML5kEhCjnCOowic5NYAb+/b/lhXkOSnuDZM6ROoQut1iZLLnzpr0h+WAjs6mDBIiG
QjnGsZ+14bIrAFfHeJdOY5xVE9hNaRQ1cCeMSTYT6B2xSsf6wRaaXY/c8wqENOJueQCsiS1pA5H6
V//bAHBYQAOwWDV9sAVpbCwYo7oN04VGDrghvfi35kkRtfwb6IfowrYVg3UbhY/iq2glZ/O04bi+
XlERQW4h6FuiYSWK1ILQ9bgk1qX/yqjLn9Egxa3cWOaY6X9sJp4ATDXqlvqXgF/tN/KcBmAEtOVU
knOlKhHeJu6Q7nqF4t7l5WjHWJcc2RpNqhFKRBrox4EOjnvrivs15U9T0Vp4kT9ffgv1leLFE1Ak
sLjXlkYq7v3c27F/54ZY33rT7Tw0PAKij5p8k1evB7p9rtVX35hq9yxjVGXVTPoPkgjNNxgW5w7H
00RNTiZCWrqT+d5+m/Bv8jeK7j0DNwjdt7CP49Dtxow5vduN8dVPVOGc46x6w1L2fyI1CWAVfBh5
Tyn8hNl2YHU4qYIEiN9aw6g3DEFie1bA5snz9uMWwVd94fSj23+frsdayMQQkC0fF2FGnvqG3sXR
uhdF4olREkjOaq3rZ4DPUc4ZE8IMQCF4c0FTuSostnlpYRZa86g4y8kDa2Ku4EaPcEv77tvt0Xdr
Cxwu4omoMmPb5/mYAlhz0j/BfQ5Nkg7Eotl2rVip8ZW9438KLvXdgPWOmVPqOw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_1_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 1;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
