--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MB_top.twx MB_top.ncd -o MB_top.twr MB_top.pcf -ucf
Microblaze_System_top.ucf

Design file:              MB_top.ncd
Physical constraint file: MB_top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X23Y39.DX), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.075ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      4.936ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.371 - 0.415)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y28.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X25Y39.A1      net (fanout=95)       3.595   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X25Y39.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.574   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tdick                 0.063   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.936ns (0.767ns logic, 4.169ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.957ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.DQ      Tcko                  0.447   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X25Y39.A4      net (fanout=1)        1.525   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X25Y39.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.574   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tdick                 0.063   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.823ns logic, 2.099ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.756ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.659ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.279 - 0.281)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y39.DQ      Tcko                  0.408   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X25Y39.A3      net (fanout=2)        0.301   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X25Y39.AMUX    Tilo                  0.313   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.574   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tdick                 0.063   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.784ns logic, 0.875ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X23Y39.DX), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.935ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.113 - 0.097)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y39.DQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X25Y39.A3      net (fanout=2)        0.164   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X25Y39.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.325   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.462ns logic, 0.489ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.750ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y51.DQ      Tcko                  0.234   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
                                                       uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X25Y39.A4      net (fanout=1)        0.929   uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Debug_Rst
    SLICE_X25Y39.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.325   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.496ns logic, 1.254ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.038ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.154 - 0.173)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y28.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_register_data_int_9
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X25Y39.A1      net (fanout=95)       2.234   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset
    SLICE_X25Y39.AMUX    Tilo                  0.203   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_reverse_mem_access
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
    SLICE_X23Y39.DX      net (fanout=1)        0.325   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o
    SLICE_X23Y39.CLK     Tckdi       (-Th)    -0.059   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.460ns logic, 2.559ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X48Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.838ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.838ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp488.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X48Y31.CLK     net (fanout=787)      1.148   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (2.320ns logic, 2.518ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X48Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.838ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.838ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp488.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X48Y31.CLK     net (fanout=787)      1.148   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (2.320ns logic, 2.518ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X48Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.838ns (data path)
  Source:               USER_CLOCK (PAD)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.838ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: USER_CLOCK to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB13.I               Tiopi                 1.310   USER_CLOCK
                                                       USER_CLOCK
                                                       USER_CLOCK_IBUFG
                                                       ProtoComp488.IMUX.9
    BUFIO2_X1Y7.I        net (fanout=9)        0.460   USER_CLOCK_IBUFG
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_2
    PLL_ADV_X0Y0.CLKIN2  net (fanout=1)        0.488   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK           0.690   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
                                                       uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST
    SLICE_X48Y31.CLK     net (fanout=787)      1.148   uBlaze_SPI/MB_SPI_i/clk_100_0000MHz
    -------------------------------------------------  ---------------------------
    Total                                      4.838ns (2.320ns logic, 2.518ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X48Y31.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.482ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AMUX    Tshcko                0.238   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X48Y31.B4      net (fanout=1)        0.123   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X48Y31.CLK     Tah         (-Th)    -0.121   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<0>_rt
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.359ns logic, 0.123ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X48Y31.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.551ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BMUX    Tshcko                0.238   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X48Y31.C5      net (fanout=1)        0.192   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X48Y31.CLK     Tah         (-Th)    -0.121   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync<1>_rt
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.359ns logic, 0.192ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X48Y38.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.562ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.BQ      Tcko                  0.200   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X48Y38.CX      net (fanout=1)        0.314   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X48Y38.CLK     Tckdi       (-Th)    -0.048   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.248ns logic, 0.314ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X24Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.577ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.267 - 0.271)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X24Y39.SR      net (fanout=2)        0.706   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X24Y39.CLK     Tsrck                 0.381   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.772ns logic, 0.706ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X24Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.560ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.574ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.101 - 0.087)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X24Y39.SR      net (fanout=2)        0.370   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X24Y39.CLK     Tcksr       (-Th)    -0.006   uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.204ns logic, 0.370ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X17Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.631ns (data path - clock path skew + uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      2.636ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.371 - 0.271)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.391   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X17Y45.SR      net (fanout=2)        1.866   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X17Y45.CLK     Tsrck                 0.379   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.770ns logic, 1.866ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X17Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.275ns (datapath - clock path skew - uncertainty)
  Source:               uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.205 - 0.087)
  Source Clock:         uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Destination Clock:    uBlaze_SPI/MB_SPI_i/clk_100_0000MHz rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.198   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X17Y45.SR      net (fanout=2)        1.156   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X17Y45.CLK     Tcksr       (-Th)    -0.039   uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst
                                                       uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.237ns logic, 1.156ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    5.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29 paths, 0 nets, and 26 connections

Design statistics:
No global statistics to report.

Analysis completed Mon Jul 24 13:57:49 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 275 MB



