Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ascon_tb_behav xil_defaultlib.Ascon_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'associated_data' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'plain_text' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'random_fault_3' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'random_fault_4' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'cipher_text' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'dec_plain_text' [E:/ascon_debugger/fc2/fc2.srcs/sources_1/new/Ascon.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.roundconstant
Compiling module xil_defaultlib.sub_layer
Compiling module xil_defaultlib.linear_layer
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.RoundCounter
Compiling module xil_defaultlib.Encryption_default
Compiling module xil_defaultlib.Decryption_default
Compiling module xil_defaultlib.FC_default
Compiling module xil_defaultlib.Ascon
Compiling module xil_defaultlib.Ascon_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ascon_tb_behav
