--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/saav9/Documentos/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr
test_cam.pcf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAM_pclk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
CAM_href      |    0.311(R)|      FAST  |    2.665(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<0>|   -0.519(R)|      FAST  |    2.305(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<1>|   -0.440(R)|      FAST  |    2.287(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<2>|   -0.468(R)|      FAST  |    2.266(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<3>|   -0.374(R)|      FAST  |    2.068(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<4>|   -0.346(R)|      FAST  |    2.107(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<5>|   -0.560(R)|      FAST  |    2.358(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<6>|   -0.589(R)|      FAST  |    2.373(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<7>|   -0.733(R)|      FAST  |    2.596(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_vsync     |   -0.878(R)|      FAST  |    2.894(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.854(R)|      FAST  |    1.320(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CAM_pclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
pixel<0>    |        10.259(R)|      SLOW  |         4.086(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<1>    |        10.321(R)|      SLOW  |         4.158(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<2>    |        10.352(R)|      SLOW  |         4.125(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<3>    |        10.232(R)|      SLOW  |         4.078(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<4>    |         9.830(R)|      SLOW  |         3.875(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<5>    |         9.819(R)|      SLOW  |         3.873(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<6>    |        10.448(R)|      SLOW  |         4.216(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
pixel<7>    |        10.229(R)|      SLOW  |         4.073(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<0>      |         9.651(R)|      SLOW  |         3.793(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<1>      |         9.588(R)|      SLOW  |         3.751(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<2>      |         9.487(R)|      SLOW  |         3.702(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<3>      |         9.910(R)|      SLOW  |         3.903(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<4>      |         9.908(R)|      SLOW  |         3.914(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<5>      |         9.578(R)|      SLOW  |         3.742(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<6>      |        10.054(R)|      SLOW  |         3.999(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
row<7>      |         9.962(R)|      SLOW  |         3.965(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        11.450(R)|      SLOW  |         3.980(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        11.578(R)|      SLOW  |         4.103(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        12.205(R)|      SLOW  |         4.179(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        12.277(R)|      SLOW  |         4.260(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        12.022(R)|      SLOW  |         4.083(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        11.047(R)|      SLOW  |         4.163(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        12.031(R)|      SLOW  |         3.955(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        12.290(R)|      SLOW  |         4.083(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        11.754(R)|      SLOW  |         4.025(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        11.522(R)|      SLOW  |         4.417(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CAM_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    3.300|         |         |         |
btnP           |    2.405|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnP           |    0.663|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.216|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.294|
---------------+---------------+---------+


Analysis completed Tue Feb 11 23:24:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 754 MB



