$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_e203_nice $end
   $var wire 1 J! clk $end
   $var wire 1 K! rst_n $end
   $var wire 7 W! CUSTOM_1 [6:0] $end
   $var wire 7 X! MAT_MULT_FUNCT7 [6:0] $end
   $var wire 3 Y! NICE_FUNCT3 [2:0] $end
   $var wire 7 Z! CUSTOM_3 [6:0] $end
   $var wire 3 [! CSRWR_FUNCT3 [2:0] $end
   $var wire 3 \! CSRR_FUNCT3 [2:0] $end
   $scope module nice_if_inst $end
    $var wire 1 J! clk $end
    $var wire 1 K! rst_n $end
    $var wire 1 O! req_valid $end
    $var wire 1 2! req_ready $end
    $var wire 32 8! req_inst [31:0] $end
    $var wire 32 9! req_rs1 [31:0] $end
    $var wire 32 :! req_rs2 [31:0] $end
    $var wire 1 % rsp_valid $end
    $var wire 1 P! rsp_ready $end
    $var wire 32 & rsp_rdat [31:0] $end
    $var wire 1 ]! rsp_err $end
    $var wire 1 $ mem_holdup $end
    $var wire 1 3! icb_cmd_valid $end
    $var wire 1 ^! icb_cmd_ready $end
    $var wire 32 4! icb_cmd_addr [31:0] $end
    $var wire 1 5! icb_cmd_read $end
    $var wire 32 6! icb_cmd_wdata [31:0] $end
    $var wire 4 7! icb_cmd_wmask [3:0] $end
    $var wire 1 , icb_rsp_valid $end
    $var wire 1 V! icb_rsp_ready $end
    $var wire 32 `! icb_rsp_rdata [31:0] $end
    $var wire 1 ]! icb_rsp_err $end
   $upscope $end
   $var wire 32 L! send_csr_read__Vstatic__read_value [31:0] $end
   $var wire 32 M! test_response_backpressure__Vstatic__read_value [31:0] $end
   $var wire 32 N! test_request_backpressure__Vstatic__read_value [31:0] $end
   $scope module u_nice_core $end
    $var wire 1 J! nice_clk $end
    $var wire 1 K! nice_rst_n $end
    $var wire 1 # nice_active $end
    $var wire 1 $ nice_mem_holdup $end
    $var wire 1 O! nice_req_valid $end
    $var wire 1 2! nice_req_ready $end
    $var wire 32 8! nice_req_inst [31:0] $end
    $var wire 32 9! nice_req_rs1 [31:0] $end
    $var wire 32 :! nice_req_rs2 [31:0] $end
    $var wire 1 % nice_rsp_valid $end
    $var wire 1 P! nice_rsp_ready $end
    $var wire 32 & nice_rsp_rdat [31:0] $end
    $var wire 1 ]! nice_rsp_err $end
    $var wire 1 ' nice_icb_cmd_valid $end
    $var wire 1 ^! nice_icb_cmd_ready $end
    $var wire 32 ( nice_icb_cmd_addr [31:0] $end
    $var wire 1 ) nice_icb_cmd_read $end
    $var wire 32 * nice_icb_cmd_wdata [31:0] $end
    $var wire 4 + nice_icb_cmd_wmask [3:0] $end
    $var wire 2 _! nice_icb_cmd_size [1:0] $end
    $var wire 1 , nice_icb_rsp_valid $end
    $var wire 1 ^! nice_icb_rsp_ready $end
    $var wire 32 `! nice_icb_rsp_rdata [31:0] $end
    $var wire 1 ]! nice_icb_rsp_err $end
    $var wire 1 # calc_start $end
    $var wire 1 - cfg_16bits_ia $end
    $var wire 1 . use_per_channel $end
    $var wire 32 / dst_base [31:0] $end
    $var wire 1 0 sa_ready $end
    $var wire 32 1 csr_wdata [31:0] $end
    $var wire 1 2 csr_req $end
    $var wire 1 3 is_csr_read $end
    $var wire 12 4 csr_addr [11:0] $end
    $var wire 1 5 csr_ready $end
    $var wire 32 6 csr_rdata [31:0] $end
    $var wire 32 7 lhs_base [31:0] $end
    $var wire 32 8 rhs_base [31:0] $end
    $var wire 32 9 dst_base_csr [31:0] $end
    $var wire 32 : bias_base [31:0] $end
    $var wire 32 ; lhs_zp [31:0] $end
    $var wire 32 < rhs_zp [31:0] $end
    $var wire 32 = dst_zp [31:0] $end
    $var wire 32 > q_mult_pt [31:0] $end
    $var wire 32 ? q_shift_pt [31:0] $end
    $var wire 32 @ k [31:0] $end
    $var wire 32 A n [31:0] $end
    $var wire 32 B m [31:0] $end
    $var wire 32 C lhs_row_stride_b [31:0] $end
    $var wire 32 D dst_row_stride_b [31:0] $end
    $var wire 32 E rhs_row_stride_b [31:0] $end
    $var wire 32 F act_min [31:0] $end
    $var wire 32 G act_max [31:0] $end
    $var wire 1 H mma_wb_valid $end
    $var wire 1 I mma_wb_ready $end
    $var wire 32 `! mma_wb_data [31:0] $end
    $var wire 1 2 csr_wb_valid $end
    $var wire 1 J csr_wb_ready $end
    $var wire 32 K csr_wb_data [31:0] $end
    $var wire 2 a! mma_err_code [1:0] $end
    $var wire 1 $ retire_mem_holdup $end
    $var wire 1 ]! sa_icb_cmd_valid $end
    $var wire 1 L sa_icb_cmd_ready $end
    $var wire 32 `! sa_icb_cmd_addr [31:0] $end
    $var wire 1 ]! sa_icb_cmd_read $end
    $var wire 3 b! sa_icb_cmd_len [2:0] $end
    $var wire 32 `! sa_icb_cmd_wdata [31:0] $end
    $var wire 4 c! sa_icb_cmd_wmask [3:0] $end
    $var wire 1 ]! sa_icb_w_valid $end
    $var wire 1 M sa_icb_w_ready $end
    $var wire 1 N sa_icb_rsp_valid $end
    $var wire 1 ^! sa_icb_rsp_ready $end
    $var wire 32 O sa_icb_rsp_rdata [31:0] $end
    $var wire 1 ]! sa_icb_rsp_err $end
    $scope module u_csr_unit $end
     $var wire 32 d! REG_WIDTH [31:0] $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 2 csr_req $end
     $var wire 1 3 is_csr_read $end
     $var wire 12 4 csr_addr [11:0] $end
     $var wire 32 1 csr_wdata [31:0] $end
     $var wire 1 5 csr_ready $end
     $var wire 32 6 csr_rdata [31:0] $end
     $var wire 1 2 csr_wb_valid $end
     $var wire 1 J csr_wb_ready $end
     $var wire 32 K csr_wb_data [31:0] $end
     $var wire 32 7 lhs_base [31:0] $end
     $var wire 32 8 rhs_base [31:0] $end
     $var wire 32 9 dst_base [31:0] $end
     $var wire 32 : bias_base [31:0] $end
     $var wire 32 ; lhs_zp [31:0] $end
     $var wire 32 < rhs_zp [31:0] $end
     $var wire 32 = dst_zp [31:0] $end
     $var wire 32 > q_mult_pt [31:0] $end
     $var wire 32 ? q_shift_pt [31:0] $end
     $var wire 32 B m [31:0] $end
     $var wire 32 @ k [31:0] $end
     $var wire 32 A n [31:0] $end
     $var wire 32 C lhs_row_stride_b [31:0] $end
     $var wire 32 D dst_row_stride_b [31:0] $end
     $var wire 32 E rhs_row_stride_b [31:0] $end
     $var wire 32 F act_min [31:0] $end
     $var wire 32 G act_max [31:0] $end
     $var wire 12 e! MULT_LHS_PTR [11:0] $end
     $var wire 12 f! MULT_RHS_PTR [11:0] $end
     $var wire 12 g! MULT_DST_PTR [11:0] $end
     $var wire 12 h! MULT_BIAS_PTR [11:0] $end
     $var wire 12 i! MULT_LHS_ROWS [11:0] $end
     $var wire 12 j! MULT_RHS_COLS [11:0] $end
     $var wire 12 k! MULT_RHS_ROWS [11:0] $end
     $var wire 12 l! MULT_ROW_ADDR_OFFSET [11:0] $end
     $var wire 12 m! MULT_LHS_COLS_OFFSET [11:0] $end
     $var wire 12 n! MULT_RHS_ROW_STRIDE [11:0] $end
     $var wire 12 o! MULT_LHS_OFFSET [11:0] $end
     $var wire 12 p! MULT_RHS_OFFSET [11:0] $end
     $var wire 12 q! MULT_DST_OFFSET [11:0] $end
     $var wire 12 r! MULT_DST_MULT [11:0] $end
     $var wire 12 s! MULT_DST_SHIFT [11:0] $end
     $var wire 12 t! MULT_ACT_MIN [11:0] $end
     $var wire 12 u! MULT_ACT_MAX [11:0] $end
     $var wire 32 7 csr_lhs_base [31:0] $end
     $var wire 32 8 csr_rhs_base [31:0] $end
     $var wire 32 9 csr_dst_base [31:0] $end
     $var wire 32 : csr_bias_base [31:0] $end
     $var wire 32 @ csr_k [31:0] $end
     $var wire 32 A csr_n [31:0] $end
     $var wire 32 B csr_m [31:0] $end
     $var wire 32 D csr_dst_row_stride_b [31:0] $end
     $var wire 32 C csr_lhs_row_stride_b [31:0] $end
     $var wire 32 E csr_rhs_row_stride_b [31:0] $end
     $var wire 32 ; csr_lhs_zp [31:0] $end
     $var wire 32 < csr_rhs_zp [31:0] $end
     $var wire 32 = csr_dst_zp [31:0] $end
     $var wire 32 > csr_q_mult_pt [31:0] $end
     $var wire 32 ? csr_q_shift_pt [31:0] $end
     $var wire 32 F csr_act_min [31:0] $end
     $var wire 32 G csr_act_max [31:0] $end
    $upscope $end
    $scope module u_decode_dispatch $end
     $var wire 32 v! REG_WIDTH [31:0] $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 O! decode_inst_valid $end
     $var wire 1 2! decode_inst_ready $end
     $var wire 32 8! instruction [31:0] $end
     $var wire 32 9! rs1_val [31:0] $end
     $var wire 32 :! rs2_val [31:0] $end
     $var wire 1 0 sa_ready $end
     $var wire 1 5 csr_ready $end
     $var wire 1 ]! id_stall $end
     $var wire 1 # calc_start $end
     $var wire 1 - cfg_16bits_ia $end
     $var wire 1 . use_per_channel $end
     $var wire 32 / dst_base [31:0] $end
     $var wire 32 1 csr_wdata [31:0] $end
     $var wire 1 2 csr_req $end
     $var wire 1 3 is_csr_read $end
     $var wire 12 4 csr_addr [11:0] $end
     $var wire 7 W! OPCODE_CUSTOM_1 [6:0] $end
     $var wire 7 Z! OPCODE_CUSTOM_3 [6:0] $end
     $var wire 7 X! FUNCT7_MAT_MULT_T [6:0] $end
     $var wire 3 Y! FUNCT3_RD_RS1_RS2 [2:0] $end
     $var wire 3 [! FUNCT3_CSR_WR [2:0] $end
     $var wire 3 \! FUNCT3_CSR_RD [2:0] $end
     $var wire 7 ;! opcode [6:0] $end
     $var wire 3 <! funct3 [2:0] $end
     $var wire 7 =! funct7 [6:0] $end
     $var wire 12 >! imm12 [11:0] $end
     $var wire 3 ?! cfg_out_w [2:0] $end
     $var wire 2 @! cfg_bias_w [1:0] $end
     $var wire 2 A! cfg_b_w [1:0] $end
     $var wire 2 B! cfg_a_w [1:0] $end
     $var wire 1 C! cfg_per_ch $end
     $var wire 1 D! is_a_16bits $end
     $var wire 1 E! is_mat_mult_t $end
     $var wire 1 F! is_csr_wr $end
     $var wire 1 G! is_csr_rd $end
     $var wire 1 H! is_valid_inst $end
     $var wire 1 I! is_csr_inst $end
     $var wire 1 2! target_ready $end
     $var wire 1 Q! inst_handshake $end
    $upscope $end
    $scope module u_icb_bridge $end
     $var wire 32 d! WIDTH [31:0] $end
     $var wire 32 d! ADDR_W [31:0] $end
     $var wire 32 w! OUTS_DEPTH [31:0] $end
     $var wire 32 x! ICB_LEN_W [31:0] $end
     $var wire 32 x! DW [31:0] $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 ]! sa_icb_cmd_valid $end
     $var wire 1 L sa_icb_cmd_ready $end
     $var wire 32 `! sa_icb_cmd_addr [31:0] $end
     $var wire 1 ]! sa_icb_cmd_read $end
     $var wire 4 c! sa_icb_cmd_len [3:0] $end
     $var wire 32 `! sa_icb_cmd_wdata [31:0] $end
     $var wire 4 c! sa_icb_cmd_wmask [3:0] $end
     $var wire 1 ]! sa_icb_w_valid $end
     $var wire 1 M sa_icb_w_ready $end
     $var wire 1 N sa_icb_rsp_valid $end
     $var wire 1 ^! sa_icb_rsp_ready $end
     $var wire 32 O sa_icb_rsp_rdata [31:0] $end
     $var wire 1 ]! sa_icb_rsp_err $end
     $var wire 1 ' m_icb_cmd_valid $end
     $var wire 1 ^! m_icb_cmd_ready $end
     $var wire 32 ( m_icb_cmd_addr [31:0] $end
     $var wire 1 ) m_icb_cmd_read $end
     $var wire 32 * m_icb_cmd_wdata [31:0] $end
     $var wire 4 + m_icb_cmd_wmask [3:0] $end
     $var wire 1 , m_icb_rsp_valid $end
     $var wire 1 ^! m_icb_rsp_ready $end
     $var wire 32 `! m_icb_rsp_rdata [31:0] $end
     $var wire 1 ]! m_icb_rsp_err $end
     $var wire 32 w! FIFO_DEPTH [31:0] $end
     $var wire 32 x! PTR_W [31:0] $end
     $var wire 1 ]! cmd_fifo_wen $end
     $var wire 1 P cmd_fifo_ren $end
     $var wire 1 Q cmd_fifo_full $end
     $var wire 1 R cmd_fifo_empty $end
     $var wire 37 y! cmd_fifo_wdata [36:0] $end
     $var wire 37 S cmd_fifo_rdata [36:0] $end
     $var wire 5 U cmd_fifo_wptr [4:0] $end
     $var wire 5 V cmd_fifo_rptr [4:0] $end
     $var wire 37 {! cmd_fifo_mem[0] [36:0] $end
     $var wire 37 }! cmd_fifo_mem[1] [36:0] $end
     $var wire 37 !" cmd_fifo_mem[2] [36:0] $end
     $var wire 37 #" cmd_fifo_mem[3] [36:0] $end
     $var wire 37 %" cmd_fifo_mem[4] [36:0] $end
     $var wire 37 '" cmd_fifo_mem[5] [36:0] $end
     $var wire 37 )" cmd_fifo_mem[6] [36:0] $end
     $var wire 37 +" cmd_fifo_mem[7] [36:0] $end
     $var wire 37 -" cmd_fifo_mem[8] [36:0] $end
     $var wire 37 /" cmd_fifo_mem[9] [36:0] $end
     $var wire 37 1" cmd_fifo_mem[10] [36:0] $end
     $var wire 37 3" cmd_fifo_mem[11] [36:0] $end
     $var wire 37 5" cmd_fifo_mem[12] [36:0] $end
     $var wire 37 7" cmd_fifo_mem[13] [36:0] $end
     $var wire 37 9" cmd_fifo_mem[14] [36:0] $end
     $var wire 37 ;" cmd_fifo_mem[15] [36:0] $end
     $var wire 5 W burst_cycle_1start [4:0] $end
     $var wire 2 X cur_offset [1:0] $end
     $var wire 32 Y cur_base_addr [31:0] $end
     $var wire 1 Z cur_cross_boundary $end
     $var wire 5 [ cur_burst_cnt [4:0] $end
     $var wire 5 \ burst_cnt_nxt [4:0] $end
     $var wire 1 ] fifo_is_read $end
     $var wire 32 ^ fifo_addr [31:0] $end
     $var wire 4 _ fifo_len [3:0] $end
     $var wire 1 ` cur_is_read $end
     $var wire 32 a cur_addr [31:0] $end
     $var wire 4 b cur_len_0start [3:0] $end
     $var wire 5 c rsp_burst_cnt [4:0] $end
     $var wire 5 d rsp_burst_cnt_nxt [4:0] $end
     $var wire 32 e wdata_buf [31:0] $end
     $var wire 4 f wmask_buf [3:0] $end
     $var wire 1 g wdata_buf_valid $end
     $var wire 32 * wdata_aligned [31:0] $end
     $var wire 4 + wmask_aligned [3:0] $end
     $var wire 32 h rdata_buf [31:0] $end
     $var wire 1 i rdata_buf_valid $end
     $var wire 32 j rdata_aligned [31:0] $end
     $var wire 2 k cmd_state [1:0] $end
     $var wire 2 l cmd_state_nxt [1:0] $end
     $var wire 2 m rsp_state [1:0] $end
     $var wire 2 n rsp_state_nxt [1:0] $end
     $var wire 1 o cmd_fire $end
     $var wire 1 , rsp_fire $end
     $var wire 1 p is_last_burst $end
     $var wire 1 q rd_last_burst $end
     $var wire 1 r last_beat_sent $end
     $var wire 1 ) cur_is_read_comb $end
     $var wire 32 s cur_addr_comb [31:0] $end
     $var wire 4 t cur_len_0start_comb [3:0] $end
     $var wire 1 u rsp_cross_boundary $end
     $var wire 5 v rsp_burst_cycle_1start [4:0] $end
     $var wire 1 ]! cmd_fire_write $end
     $var wire 1 w cmd_fire_read $end
     $var wire 1 x cmd_fire_write_last $end
     $var wire 5 y cur_offsetX8 [4:0] $end
     $var wire 1 N sa_rsp_valid_comb $end
     $var wire 1 =" sa_rsp_ready_comb $end
    $upscope $end
    $scope module u_inst_tracker $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 # calc_start $end
     $var wire 1 H mma_wb_valid $end
     $var wire 1 I mma_wb_ready $end
     $var wire 1 $ nice_mem_holdup $end
     $var wire 1 >" IDLE [0:0] $end
     $var wire 1 ?" PENDING [0:0] $end
     $var wire 1 z state $end
     $var wire 1 { wb_handshake $end
    $upscope $end
    $scope module u_mma_top $end
     $var wire 32 @" WEIGHT_WIDTH [31:0] $end
     $var wire 32 A" DATA_WIDTH [31:0] $end
     $var wire 32 A" SIZE [31:0] $end
     $var wire 32 v! BUS_WIDTH [31:0] $end
     $var wire 32 v! REG_WIDTH [31:0] $end
     $var wire 32 v! ADDR_WIDTH [31:0] $end
     $var wire 32 B" LEN_WIDTH [31:0] $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 # calc_start $end
     $var wire 1 - cfg_16bits_ia $end
     $var wire 1 0 sa_ready $end
     $var wire 1 H wb_valid $end
     $var wire 1 I wb_ready $end
     $var wire 2 a! err_code [1:0] $end
     $var wire 32 7 lhs_base [31:0] $end
     $var wire 32 8 rhs_base [31:0] $end
     $var wire 32 / dst_base [31:0] $end
     $var wire 32 : bias_base [31:0] $end
     $var wire 32 ; lhs_zp [31:0] $end
     $var wire 32 < rhs_zp [31:0] $end
     $var wire 32 = dst_zp [31:0] $end
     $var wire 32 > q_mult_pt [31:0] $end
     $var wire 32 ? q_shift_pt [31:0] $end
     $var wire 1 . use_per_channel $end
     $var wire 32 @ k [31:0] $end
     $var wire 32 A n [31:0] $end
     $var wire 32 B m [31:0] $end
     $var wire 32 C lhs_row_stride_b [31:0] $end
     $var wire 32 D dst_row_stride_b [31:0] $end
     $var wire 32 E rhs_row_stride_b [31:0] $end
     $var wire 32 F act_min [31:0] $end
     $var wire 32 G act_max [31:0] $end
     $var wire 1 ]! sa_icb_cmd_valid $end
     $var wire 1 L sa_icb_cmd_ready $end
     $var wire 32 `! sa_icb_cmd_addr [31:0] $end
     $var wire 1 ]! sa_icb_cmd_read $end
     $var wire 3 b! sa_icb_cmd_len [2:0] $end
     $var wire 32 `! sa_icb_cmd_wdata [31:0] $end
     $var wire 4 c! sa_icb_cmd_wmask [3:0] $end
     $var wire 1 ]! sa_icb_w_valid $end
     $var wire 1 M sa_icb_w_ready $end
     $var wire 1 N sa_icb_rsp_valid $end
     $var wire 1 ^! sa_icb_rsp_ready $end
     $var wire 32 O sa_icb_rsp_rdata [31:0] $end
     $var wire 1 ]! sa_icb_rsp_err $end
     $var wire 2 a! IDLE [1:0] $end
     $var wire 2 C" COMPUTING [1:0] $end
     $var wire 2 _! DONE [1:0] $end
     $var wire 2 | state [1:0] $end
     $var wire 8 } cycle_cnt [7:0] $end
     $var wire 8 D" COMPUTE_CYCLES [7:0] $end
    $upscope $end
    $scope module u_wbu $end
     $var wire 32 d! DW [31:0] $end
     $var wire 1 J! clk $end
     $var wire 1 K! rst_n $end
     $var wire 1 2 csr_wb_valid $end
     $var wire 1 J csr_wb_ready $end
     $var wire 32 K csr_wb_data [31:0] $end
     $var wire 1 H mma_wb_valid $end
     $var wire 1 I mma_wb_ready $end
     $var wire 32 `! mma_wb_data [31:0] $end
     $var wire 1 % nice_rsp_valid $end
     $var wire 1 P! nice_rsp_ready $end
     $var wire 32 & nice_rsp_rdat [31:0] $end
     $var wire 1 ]! nice_rsp_err $end
     $var wire 1 ~ csr_buf_rd_valid $end
     $var wire 1 R! csr_buf_rd_ready $end
     $var wire 32 !! csr_buf_rd_data [31:0] $end
     $var wire 1 "! mma_buf_rd_valid $end
     $var wire 1 S! mma_buf_rd_ready $end
     $var wire 32 #! mma_buf_rd_data [31:0] $end
     $var wire 1 "! sel_mma $end
     $var wire 1 $! sel_csr $end
     $scope module u_csr_wb_pingpong_buf $end
      $var wire 32 d! DW [31:0] $end
      $var wire 1 J! clk $end
      $var wire 1 K! rst_n $end
      $var wire 1 2 wr_valid $end
      $var wire 1 J wr_ready $end
      $var wire 32 K wr_wb_data [31:0] $end
      $var wire 1 ~ rd_valid $end
      $var wire 1 R! rd_ready $end
      $var wire 32 !! rd_wb_data [31:0] $end
      $var wire 32 %! wb_data_ping [31:0] $end
      $var wire 32 &! wb_data_pong [31:0] $end
      $var wire 1 '! ping_full $end
      $var wire 1 (! pong_full $end
      $var wire 1 )! wr_sel $end
      $var wire 1 *! rd_sel $end
      $var wire 1 +! wr_hsked $end
      $var wire 1 T! rd_hsked $end
     $upscope $end
     $scope module u_mma_wb_pingpong_buf $end
      $var wire 32 d! DW [31:0] $end
      $var wire 1 J! clk $end
      $var wire 1 K! rst_n $end
      $var wire 1 H wr_valid $end
      $var wire 1 I wr_ready $end
      $var wire 32 `! wr_wb_data [31:0] $end
      $var wire 1 "! rd_valid $end
      $var wire 1 S! rd_ready $end
      $var wire 32 #! rd_wb_data [31:0] $end
      $var wire 32 ,! wb_data_ping [31:0] $end
      $var wire 32 -! wb_data_pong [31:0] $end
      $var wire 1 .! ping_full $end
      $var wire 1 /! pong_full $end
      $var wire 1 0! wr_sel $end
      $var wire 1 1! rd_sel $end
      $var wire 1 { wr_hsked $end
      $var wire 1 U! rd_hsked $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000000000000000000000000000 &
0'
b00000000000000000000000000000000 (
0)
b00000000000000000000000000000000 *
b0000 +
0,
0-
0.
b00000000000000000000000000000000 /
10
b00000000000000000000000000000000 1
02
03
b000000000000 4
05
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000000 G
0H
1I
1J
b00000000000000000000000000000000 K
1L
0M
0N
b00000000000000000000000000000000 O
0P
0Q
1R
b0000000000000000000000000000000000000 S
b00000 U
b00000 V
b00001 W
b00 X
b00000000000000000000000000000000 Y
0Z
b00000 [
b00000 \
0]
b00000000000000000000000000000000 ^
b0000 _
0`
b00000000000000000000000000000000 a
b0000 b
b00000 c
b00000 d
b00000000000000000000000000000000 e
b0000 f
0g
b00000000000000000000000000000000 h
0i
b00000000000000000000000000000000 j
b00 k
b00 l
b00 m
b00 n
0o
1p
1q
0r
b00000000000000000000000000000000 s
b0000 t
0u
b00001 v
0w
0x
b00000 y
0z
0{
b00 |
b00000000 }
0~
b00000000000000000000000000000000 !!
0"!
b00000000000000000000000000000000 #!
0$!
b00000000000000000000000000000000 %!
b00000000000000000000000000000000 &!
0'!
0(!
0)!
0*!
0+!
b00000000000000000000000000000000 ,!
b00000000000000000000000000000000 -!
0.!
0/!
00!
01!
12!
03!
b00000000000000000000000000000000 4!
05!
b00000000000000000000000000000000 6!
b0000 7!
b00000000000000000000000000000000 8!
b00000000000000000000000000000000 9!
b00000000000000000000000000000000 :!
b0000000 ;!
b000 <!
b0000000 =!
b000000000000 >!
b000 ?!
b00 @!
b00 A!
b00 B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
b00000000000000000000000000000000 L!
b00000000000000000000000000000000 M!
b00000000000000000000000000000000 N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
b0101011 W!
b0000001 X!
b111 Y!
b1111011 Z!
b010 [!
b100 \!
0]!
1^!
b10 _!
b00000000000000000000000000000000 `!
b00 a!
b000 b!
b0000 c!
b00000000000000000000000000100000 d!
b011111000000 e!
b011111000001 f!
b011111000010 g!
b011111000011 h!
b011111000100 i!
b011111000101 j!
b011111000110 k!
b011111000111 l!
b011111001000 m!
b011111001001 n!
b011111001010 o!
b011111001011 p!
b011111001100 q!
b011111001101 r!
b011111001110 s!
b011111001111 t!
b011111010000 u!
b00000000000000000000000000100000 v!
b00000000000000000000000000010000 w!
b00000000000000000000000000000100 x!
b0000000000000000000000000000000000000 y!
b0000000000000000000000000000000000000 {!
b0000000000000000000000000000000000000 }!
b0000000000000000000000000000000000000 !"
b0000000000000000000000000000000000000 #"
b0000000000000000000000000000000000000 %"
b0000000000000000000000000000000000000 '"
b0000000000000000000000000000000000000 )"
b0000000000000000000000000000000000000 +"
b0000000000000000000000000000000000000 -"
b0000000000000000000000000000000000000 /"
b0000000000000000000000000000000000000 1"
b0000000000000000000000000000000000000 3"
b0000000000000000000000000000000000000 5"
b0000000000000000000000000000000000000 7"
b0000000000000000000000000000000000000 9"
b0000000000000000000000000000000000000 ;"
0="
0>"
1?"
b00000000000000000000000000001000 @"
b00000000000000000000000000010000 A"
b00000000000000000000000000000011 B"
b01 C"
b00001010 D"
#5000
15
1J!
#10000
0J!
#15000
1J!
#20000
0J!
#25000
1J!
#30000
0J!
#35000
1J!
#40000
0J!
#45000
1J!
1K!
#50000
0J!
#55000
1J!
#60000
0J!
#65000
b01111100011000001010000001111011 8!
b00000000000000000000000000010000 9!
b1111011 ;!
b010 <!
b0111110 =!
b011111000110 >!
1F!
1H!
1I!
1J!
1O!
1Q!
#70000
0J!
#75000
b00000000000000000000000000010000 1
12
b011111000110 4
1+!
1J!
0O!
0Q!
#80000
0J!
#85000
1%
02
b00000000000000000000000000010000 B
1~
1$!
1'!
1)!
0+!
1J!
1R!
1T!
#90000
0J!
#95000
0%
0~
0$!
0'!
1*!
b01111100011100001010000001111011 8!
b00000000000000000000000000001000 9!
b011111000111 >!
1J!
1O!
1Q!
0R!
0T!
#100000
0J!
#105000
b00000000000000000000000000001000 1
12
b011111000111 4
1+!
1J!
0O!
0Q!
#110000
0J!
#115000
1%
02
b00000000000000000000000000001000 D
1~
1$!
1(!
0)!
0+!
1J!
1R!
1T!
#120000
0J!
#125000
0%
0~
0$!
0(!
0*!
b01111100011000000100000011111011 8!
b00000000000000000000000000000000 9!
b100 <!
b011111000110 >!
0F!
1G!
1J!
1O!
1Q!
0R!
0T!
#130000
0J!
#135000
b00000000000000000000000000000000 1
12
13
b011111000110 4
b00000000000000000000000000010000 6
b00000000000000000000000000010000 K
1+!
1J!
0O!
0Q!
#140000
0J!
#145000
1%
b00000000000000000000000000010000 &
02
b00000000000000000000000000000000 6
b00000000000000000000000000000000 K
1~
b00000000000000000000000000010000 !!
1$!
b00000000000000000000000000010000 %!
1'!
1)!
0+!
1J!
b00000000000000000000000000010000 L!
1R!
1T!
#150000
0J!
#155000
0%
b00000000000000000000000000000000 &
0~
b00000000000000000000000000000000 !!
0$!
0'!
1*!
b01111100011100000100000011111011 8!
b011111000111 >!
1J!
1O!
1Q!
0R!
0T!
#160000
0J!
#165000
12
b011111000111 4
b00000000000000000000000000001000 6
b00000000000000000000000000001000 K
1+!
1J!
0O!
0Q!
#170000
0J!
#175000
1%
b00000000000000000000000000001000 &
02
b00000000000000000000000000000000 6
b00000000000000000000000000000000 K
1~
b00000000000000000000000000001000 !!
1$!
b00000000000000000000000000001000 &!
1(!
0)!
0+!
1J!
b00000000000000000000000000001000 L!
1R!
1T!
#180000
0J!
#185000
0%
b00000000000000000000000000010000 &
0~
b00000000000000000000000000010000 !!
0$!
0(!
0*!
b00000010001000001111000110101011 8!
b00000000000000000001000000000000 9!
b0101011 ;!
b111 <!
b0000001 =!
b000000100010 >!
1E!
0G!
0I!
1J!
1O!
1Q!
0R!
0T!
#190000
0J!
#195000
1#
b00000000000000000001000000000000 /
1J!
0O!
0Q!
#200000
0J!
#205000
0#
1$
00
1z
b01 |
02!
1J!
#210000
0J!
#215000
b00000001 }
1J!
#220000
0J!
#225000
b00000010 }
1J!
#230000
0J!
#235000
b00000011 }
1J!
#240000
0J!
#245000
b00000100 }
1J!
#250000
0J!
#255000
b00000101 }
1J!
#260000
0J!
#265000
b00000110 }
1J!
#270000
0J!
#275000
b00000111 }
1J!
#280000
0J!
#285000
b00001000 }
1J!
#290000
0J!
#295000
b00001001 }
1J!
#300000
0J!
#305000
1H
1{
b10 |
b00000000 }
1J!
#310000
0J!
#315000
0$
1%
b00000000000000000000000000000000 &
10
0H
0z
0{
b00 |
1"!
1.!
10!
12!
1J!
1S!
1U!
#320000
0J!
#325000
0%
b00000000000000000000000000010000 &
0"!
0.!
11!
1J!
0S!
0U!
#330000
0J!
#335000
1J!
#340000
0J!
#345000
1J!
#350000
0J!
#355000
1J!
#360000
0J!
#365000
1J!
#370000
0J!
#375000
1J!
#380000
0J!
#385000
1J!
#390000
0J!
#395000
1J!
#400000
0J!
#405000
1J!
#410000
0J!
#415000
1J!
#420000
0J!
#425000
1J!
#430000
0J!
#435000
1J!
#440000
0J!
#445000
1J!
#450000
0J!
#455000
1J!
#460000
0J!
#465000
1J!
#470000
0J!
#475000
1J!
#480000
0J!
#485000
1J!
#490000
0J!
#495000
1J!
#500000
0J!
#505000
1J!
#510000
0J!
#515000
b01111100100000001010000001111011 8!
b11011110101011011011111011101111 9!
b1111011 ;!
b010 <!
b0111110 =!
b011111001000 >!
0E!
1F!
1I!
1J!
1O!
1Q!
#520000
0J!
#525000
b11011110101011011011111011101111 1
12
03
b011111001000 4
1+!
1J!
0O!
0Q!
#530000
0J!
#535000
1%
b00000000000000000000000000000000 &
02
b11011110101011011011111011101111 C
1~
b00000000000000000000000000000000 !!
1$!
b00000000000000000000000000000000 %!
1'!
1)!
0+!
1J!
0P!
#540000
0J!
#545000
1J!
#550000
0J!
#555000
1J!
#560000
0J!
#565000
b01111100100000000100000011111011 8!
b00000000000000000000000000000000 9!
b100 <!
0F!
1G!
1J!
1O!
1Q!
#570000
0J!
#575000
b00000000000000000000000000000000 1
12
13
b11011110101011011011111011101111 6
b11011110101011011011111011101111 K
1+!
1J!
0O!
0Q!
#580000
0J!
#585000
02
b00000000000000000000000000000000 6
0J
b00000000000000000000000000000000 K
b11011110101011011011111011101111 &!
1(!
0)!
0+!
1J!
1P!
1R!
1T!
#590000
0J!
#595000
b11011110101011011011111011101111 &
1J
b11011110101011011011111011101111 !!
0'!
1*!
1J!
0P!
0R!
0T!
#600000
0J!
#605000
1J!
b11011110101011011011111011101111 M!
#610000
0J!
#615000
1J!
#620000
0J!
#625000
b01111100101000001010000001111011 8!
b01011010010110101010010110100101 9!
b010 <!
b011111001010 >!
1F!
0G!
1J!
1O!
1P!
1Q!
1R!
1T!
#630000
0J!
#635000
0%
b00000000000000000000000000000000 &
b01011010010110101010010110100101 1
12
03
b011111001010 4
0~
b00000000000000000000000000000000 !!
0$!
0(!
0*!
1+!
1J!
0O!
0Q!
0R!
0T!
#640000
0J!
#645000
1%
02
b01011010010110101010010110100101 ;
1~
1$!
1'!
1)!
0+!
b01111100101000000100000011111011 8!
b00000000000000000000000000000000 9!
b100 <!
0F!
1G!
1J!
1O!
0P!
1Q!
#650000
0J!
#655000
b00000000000000000000000000000000 1
12
13
b01011010010110101010010110100101 6
b01011010010110101010010110100101 K
1+!
1J!
0O!
0Q!
#660000
0J!
#665000
02
b00000000000000000000000000000000 6
0J
b00000000000000000000000000000000 K
b01011010010110101010010110100101 &!
1(!
0)!
0+!
1J!
#670000
0J!
#675000
1J!
#680000
0J!
#685000
1J!
#690000
0J!
#695000
1J!
#700000
0J!
#705000
1J!
#710000
0J!
#715000
1J!
#720000
0J!
#725000
1J!
#730000
0J!
#735000
1J!
#740000
0J!
#745000
1J!
#750000
0J!
#755000
1J!
1P!
1R!
1T!
#760000
0J!
#765000
b01011010010110101010010110100101 &
1J
b01011010010110101010010110100101 !!
0'!
1*!
1J!
b01011010010110101010010110100101 N!
#770000
0J!
#775000
0%
b00000000000000000000000000000000 &
0~
b00000000000000000000000000000000 !!
0$!
0(!
0*!
1J!
0R!
0T!
#780000
0J!
#785000
1J!
#790000
0J!
#795000
1J!
#800000
0J!
#805000
1J!
#810000
0J!
#815000
1J!
#820000
0J!
#825000
1J!
#830000
0J!
#835000
1J!
#840000
0J!
#845000
1J!
#850000
0J!
#855000
1J!
#860000
0J!
#865000
1J!
#870000
0J!
#875000
1J!
#880000
0J!
#885000
1J!
#890000
0J!
#895000
1J!
#900000
0J!
#905000
1J!
#910000
0J!
#915000
1J!
#920000
0J!
#925000
1J!
#930000
0J!
#935000
1J!
#940000
0J!
#945000
1J!
#950000
0J!
#955000
1J!
#960000
0J!
#965000
1J!
#970000
0J!
#975000
1J!
