Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 19 00:55:51 2024
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_timing_summary_routed.rpt -pb UART_timing_summary_routed.pb -rpx UART_timing_summary_routed.rpx -warn_on_violation
| Design       : UART
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 110 register/latch pins with no clock driven by root clock pin: CD/clk_50MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 269 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.627        0.000                      0                    1        0.405        0.000                      0                    1        2.000        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk_in  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              3.627        0.000                      0                    1        0.405        0.000                      0                    1        2.000        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        3.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 CD/clk_50MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CD/clk_50MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in rise@5.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.580ns (42.437%)  route 0.787ns (57.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 9.927 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CD/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 f  CD/clk_50MHz_reg/Q
                         net (fo=2, routed)           0.787     6.470    CD/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.594 r  CD/clk_50MHz_i_1/O
                         net (fo=1, routed)           0.000     6.594    CD/p_0_in
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     9.927    CD/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/C
                         clock pessimism              0.301    10.228    
                         clock uncertainty           -0.035    10.192    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    10.221    CD/clk_50MHz_reg
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  3.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CD/clk_50MHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CD/clk_50MHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.521%)  route 0.310ns (62.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CD/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  CD/clk_50MHz_reg/Q
                         net (fo=2, routed)           0.310     1.934    CD/clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.979 r  CD/clk_50MHz_i_1/O
                         net (fo=1, routed)           0.000     1.979    CD/p_0_in
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CD/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  CD/clk_50MHz_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    CD/clk_50MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.405    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X52Y96    CD/clk_50MHz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96    CD/clk_50MHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96    CD/clk_50MHz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96    CD/clk_50MHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X52Y96    CD/clk_50MHz_reg/C



