

================================================================
== Vitis HLS Report for 'bfs2'
================================================================
* Date:           Sat May 31 09:38:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1_VITIS_LOOP_28_2  |       24|       24|        19|          2|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    386|    -|
|Register         |        -|    -|     731|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     731|    660|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_238_p2      |         +|   0|  0|  13|           4|           3|
    |add_ln27_fu_212_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln28_fu_304_p2        |         +|   0|  0|  10|           2|           1|
    |add_ln30_fu_286_p2        |         +|   0|  0|  11|           3|           2|
    |add_ln31_fu_298_p2        |         +|   0|  0|  11|           3|           3|
    |icmp_ln27_fu_206_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln28_fu_224_p2       |      icmp|   0|  0|   8|           2|           3|
    |or_ln27_fu_256_p2         |        or|   0|  0|   3|           3|           2|
    |p_r_M_value_11_fu_333_p3  |    select|   0|  0|  32|           1|          32|
    |p_r_M_value_fu_325_p3     |    select|   0|  0|  30|           1|           1|
    |select_ln27_1_fu_244_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln27_fu_230_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 146|          28|          59|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    3|          6|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |grp_fu_162_opcode                     |  14|          3|    2|          6|
    |grp_fu_162_p0                         |  14|          3|   32|         96|
    |grp_fu_162_p1                         |  14|          3|   32|         96|
    |grp_fu_166_p0                         |  14|          3|   32|         96|
    |grp_fu_166_p1                         |  14|          3|   32|         96|
    |grp_fu_170_p0                         |  14|          3|   32|         96|
    |grp_fu_170_p1                         |  14|          3|   32|         96|
    |grp_fu_174_p0                         |  14|          3|   32|         96|
    |grp_fu_174_p1                         |  14|          3|   32|         96|
    |grp_fu_178_p0                         |  14|          3|   32|         96|
    |grp_fu_178_p1                         |  14|          3|   32|         96|
    |i_fu_62                               |   9|          2|    4|          8|
    |indvar_flatten_fu_66                  |   9|          2|    3|          6|
    |j_fu_58                               |   9|          2|    2|          4|
    |temp2_0_address0                      |  14|          3|    3|          9|
    |temp2_0_d0                            |  14|          3|   32|         96|
    |temp2_1_address0                      |  14|          3|    3|          9|
    |temp2_1_d0                            |  14|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 386|         84|  423|       1239|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln31_reg_395                  |   3|   0|    3|          0|
    |add_ln_reg_374                    |   3|   0|    3|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_fu_62                           |   4|   0|    4|          0|
    |icmp_ln27_reg_370                 |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |   3|   0|    3|          0|
    |j_fu_58                           |   2|   0|    2|          0|
    |mul_ac_i_i_reg_422                |  32|   0|   32|          0|
    |mul_ad_i_i_reg_432                |  32|   0|   32|          0|
    |mul_bc_i_i_reg_437                |  32|   0|   32|          0|
    |mul_bd_i_i_reg_427                |  32|   0|   32|          0|
    |p_r_M_value_11_reg_417            |   8|   0|   32|         24|
    |p_r_M_value_12_reg_465            |  32|   0|   32|          0|
    |p_r_M_value_13_reg_454            |  32|   0|   32|          0|
    |p_r_M_value_14_reg_477            |  32|   0|   32|          0|
    |p_r_M_value_17_reg_483            |  32|   0|   32|          0|
    |p_r_M_value_18_reg_488            |  32|   0|   32|          0|
    |p_r_M_value_1_reg_471             |  32|   0|   32|          0|
    |p_r_M_value_reg_412               |   7|   0|   32|         25|
    |p_t_2_reg_406                     |  32|   0|   32|          0|
    |p_t_reg_400                       |  32|   0|   32|          0|
    |reg_182                           |  32|   0|   32|          0|
    |trunc_ln30_reg_379                |   1|   0|    1|          0|
    |zext_ln30_reg_442                 |   3|   0|   64|         61|
    |zext_ln31_reg_493                 |   3|   0|   64|         61|
    |add_ln31_reg_395                  |  64|  32|    3|          0|
    |add_ln_reg_374                    |  64|  32|    3|          0|
    |icmp_ln27_reg_370                 |  64|  32|    1|          0|
    |zext_ln30_reg_442                 |  64|  32|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 731| 128|  717|        232|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_opcode  |  out|    2|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_opcode  |  out|    2|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_opcode  |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_170_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_178_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_din0    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_din1    |  out|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_dout0   |   in|   32|  ap_ctrl_hs|          bfs2|  return value|
|grp_fu_182_p_ce      |  out|    1|  ap_ctrl_hs|          bfs2|  return value|
|temp1_0_address0     |  out|    3|   ap_memory|       temp1_0|         array|
|temp1_0_ce0          |  out|    1|   ap_memory|       temp1_0|         array|
|temp1_0_q0           |   in|   32|   ap_memory|       temp1_0|         array|
|temp1_0_address1     |  out|    3|   ap_memory|       temp1_0|         array|
|temp1_0_ce1          |  out|    1|   ap_memory|       temp1_0|         array|
|temp1_0_q1           |   in|   32|   ap_memory|       temp1_0|         array|
|temp1_1_address0     |  out|    3|   ap_memory|       temp1_1|         array|
|temp1_1_ce0          |  out|    1|   ap_memory|       temp1_1|         array|
|temp1_1_q0           |   in|   32|   ap_memory|       temp1_1|         array|
|temp1_1_address1     |  out|    3|   ap_memory|       temp1_1|         array|
|temp1_1_ce1          |  out|    1|   ap_memory|       temp1_1|         array|
|temp1_1_q1           |   in|   32|   ap_memory|       temp1_1|         array|
|temp2_0_address0     |  out|    3|   ap_memory|       temp2_0|         array|
|temp2_0_ce0          |  out|    1|   ap_memory|       temp2_0|         array|
|temp2_0_we0          |  out|    1|   ap_memory|       temp2_0|         array|
|temp2_0_d0           |  out|   32|   ap_memory|       temp2_0|         array|
|temp2_1_address0     |  out|    3|   ap_memory|       temp2_1|         array|
|temp2_1_ce0          |  out|    1|   ap_memory|       temp2_1|         array|
|temp2_1_we0          |  out|    1|   ap_memory|       temp2_1|         array|
|temp2_1_d0           |  out|   32|   ap_memory|       temp2_1|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.73>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln27 = store i3 0, i3 %indvar_flatten" [../../src/fft_8pt.cpp:27]   --->   Operation 25 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln27 = store i4 0, i4 %i" [../../src/fft_8pt.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %j" [../../src/fft_8pt.cpp:27]   --->   Operation 27 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [../../src/fft_8pt.cpp:27]   --->   Operation 28 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [../../src/fft_8pt.cpp:27]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln27 = icmp_eq  i3 %indvar_flatten_load, i3 4" [../../src/fft_8pt.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln27 = add i3 %indvar_flatten_load, i3 1" [../../src/fft_8pt.cpp:27]   --->   Operation 31 'add' 'add_ln27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc31, void %for.end33" [../../src/fft_8pt.cpp:27]   --->   Operation 32 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../../src/fft_8pt.cpp:28]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../../src/fft_8pt.cpp:27]   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln28 = icmp_eq  i2 %j_load, i2 2" [../../src/fft_8pt.cpp:28]   --->   Operation 35 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.99ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i2 0, i2 %j_load" [../../src/fft_8pt.cpp:27]   --->   Operation 36 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln27_1 = add i4 %i_load, i4 4" [../../src/fft_8pt.cpp:27]   --->   Operation 37 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.02ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i4 %add_ln27_1, i4 %i_load" [../../src/fft_8pt.cpp:27]   --->   Operation 38 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%trunc_ln27 = trunc i4 %select_ln27_1" [../../src/fft_8pt.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%or_ln27 = or i3 %trunc_ln27, i3 2" [../../src/fft_8pt.cpp:27]   --->   Operation 40 'or' 'or_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln31)   --->   "%zext_ln28 = zext i2 %select_ln27" [../../src/fft_8pt.cpp:28]   --->   Operation 41 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln27_1, i32 2" [../../src/fft_8pt.cpp:30]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %select_ln27" [../../src/fft_8pt.cpp:30]   --->   Operation 43 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i2 %select_ln27" [../../src/fft_8pt.cpp:30]   --->   Operation 44 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %add_ln, i3 2" [../../src/fft_8pt.cpp:30]   --->   Operation 45 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i3 %add_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 46 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30_1" [../../src/fft_8pt.cpp:30]   --->   Operation 47 'getelementptr' 'p_y_M_value' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_y_M_value_6 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30_1" [../../src/fft_8pt.cpp:30]   --->   Operation 48 'getelementptr' 'p_y_M_value_6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 49 'load' 'p_t' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%p_t_2 = load i3 %p_y_M_value_6"   --->   Operation 50 'load' 'p_t_2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln31 = add i3 %zext_ln28, i3 %or_ln27" [../../src/fft_8pt.cpp:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = (!icmp_ln27)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln27, i2 1" [../../src/fft_8pt.cpp:28]   --->   Operation 52 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln28 = store i3 %add_ln27, i3 %indvar_flatten" [../../src/fft_8pt.cpp:28]   --->   Operation 53 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %select_ln27_1, i4 %i" [../../src/fft_8pt.cpp:28]   --->   Operation 54 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %j" [../../src/fft_8pt.cpp:28]   --->   Operation 55 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 56 'load' 'p_t' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%p_t_2 = load i3 %p_y_M_value_6"   --->   Operation 57 'load' 'p_t_2' <Predicate = (!icmp_ln27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 58 [1/1] (0.69ns)   --->   "%p_r_M_value = select i1 %trunc_ln30, i32 0, i32 1"   --->   Operation 58 'select' 'p_r_M_value' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.69ns)   --->   "%p_r_M_value_11 = select i1 %trunc_ln30, i32 -1, i32 0"   --->   Operation 59 'select' 'p_r_M_value_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [4/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 60 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [4/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 61 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 62 [3/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 62 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [3/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 63 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [4/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 64 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [4/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 65 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 66 [2/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 66 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [2/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 67 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [3/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 68 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [3/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 69 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 70 [1/4] (5.70ns)   --->   "%mul_ac_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 70 'fmul' 'mul_ac_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/4] (5.70ns)   --->   "%mul_bd_i_i = fmul i32 %p_r_M_value_11, i32 %p_t_2"   --->   Operation 71 'fmul' 'mul_bd_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [2/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 72 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 73 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 74 [1/4] (5.70ns)   --->   "%mul_ad_i_i = fmul i32 %p_r_M_value, i32 %p_t_2"   --->   Operation 74 'fmul' 'mul_ad_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/4] (5.70ns)   --->   "%mul_bc_i_i = fmul i32 %p_r_M_value_11, i32 %p_t"   --->   Operation 75 'fmul' 'mul_bc_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [5/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 76 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 77 [4/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 77 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [5/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 78 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %add_ln" [../../src/fft_8pt.cpp:30]   --->   Operation 79 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %temp1_0, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 80 'getelementptr' 'p_x_M_value' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [3/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 81 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [4/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 82 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [2/2] (2.32ns)   --->   "%p_r_M_value_13 = load i3 %p_x_M_value"   --->   Operation 83 'load' 'p_r_M_value_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 84 [2/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 84 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 85 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/2] (2.32ns)   --->   "%p_r_M_value_13 = load i3 %p_x_M_value"   --->   Operation 86 'load' 'p_r_M_value_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%p_x_M_value_3 = getelementptr i32 %temp1_1, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 87 'getelementptr' 'p_x_M_value_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/5] (7.25ns)   --->   "%p_r_M_value_12 = fsub i32 %mul_ac_i_i, i32 %mul_bd_i_i"   --->   Operation 88 'fsub' 'p_r_M_value_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [2/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 89 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [2/2] (2.32ns)   --->   "%p_r_M_value_14 = load i3 %p_x_M_value_3"   --->   Operation 90 'load' 'p_r_M_value_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 91 [1/5] (7.25ns)   --->   "%p_r_M_value_1 = fadd i32 %mul_ad_i_i, i32 %mul_bc_i_i"   --->   Operation 91 'fadd' 'p_r_M_value_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/2] (2.32ns)   --->   "%p_r_M_value_14 = load i3 %p_x_M_value_3"   --->   Operation 92 'load' 'p_r_M_value_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 93 [5/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 93 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [5/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 94 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [4/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 95 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [5/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 96 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [4/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 97 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [5/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 98 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 99 [3/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 99 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [4/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 100 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 101 [3/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 101 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [4/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 102 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 103 [2/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 103 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [3/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 104 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [2/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 105 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [3/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 106 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 107 [1/5] (7.25ns)   --->   "%p_r_M_value_15 = fadd i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 107 'fadd' 'p_r_M_value_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [2/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 108 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/5] (7.25ns)   --->   "%p_r_M_value_17 = fsub i32 %p_r_M_value_13, i32 %p_r_M_value_12"   --->   Operation 109 'fsub' 'p_r_M_value_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [2/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 110 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 111 [1/5] (7.25ns)   --->   "%p_r_M_value_16 = fadd i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 111 'fadd' 'p_r_M_value_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%temp2_0_addr11 = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 112 'getelementptr' 'temp2_0_addr11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln30 = store i32 %p_r_M_value_15, i3 %temp2_0_addr11" [../../src/fft_8pt.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 114 [1/5] (7.25ns)   --->   "%p_r_M_value_18 = fsub i32 %p_r_M_value_14, i32 %p_r_M_value_1"   --->   Operation 114 'fsub' 'p_r_M_value_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [../../src/fft_8pt.cpp:34]   --->   Operation 127 'ret' 'ret_ln34' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%temp2_1_addr = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln30" [../../src/fft_8pt.cpp:30]   --->   Operation 115 'getelementptr' 'temp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln30 = store i32 %p_r_M_value_16, i3 %temp2_1_addr" [../../src/fft_8pt.cpp:30]   --->   Operation 116 'store' 'store_ln30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %add_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 117 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%temp2_0_addr = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 118 'getelementptr' 'temp2_0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln31 = store i32 %p_r_M_value_17, i3 %temp2_0_addr" [../../src/fft_8pt.cpp:31]   --->   Operation 119 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:29]   --->   Operation 122 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../src/fft_8pt.cpp:28]   --->   Operation 123 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%temp2_1_addr_2 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln31" [../../src/fft_8pt.cpp:31]   --->   Operation 124 'getelementptr' 'temp2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln31 = store i32 %p_r_M_value_18, i3 %temp2_1_addr_2" [../../src/fft_8pt.cpp:31]   --->   Operation 125 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [../../src/fft_8pt.cpp:28]   --->   Operation 126 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01000000000000000000]
i                   (alloca           ) [ 01000000000000000000]
indvar_flatten      (alloca           ) [ 01000000000000000000]
store_ln27          (store            ) [ 00000000000000000000]
store_ln27          (store            ) [ 00000000000000000000]
store_ln27          (store            ) [ 00000000000000000000]
br_ln27             (br               ) [ 00000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000]
icmp_ln27           (icmp             ) [ 01111111111111111100]
add_ln27            (add              ) [ 00000000000000000000]
br_ln27             (br               ) [ 00000000000000000000]
j_load              (load             ) [ 00000000000000000000]
i_load              (load             ) [ 00000000000000000000]
icmp_ln28           (icmp             ) [ 00000000000000000000]
select_ln27         (select           ) [ 00000000000000000000]
add_ln27_1          (add              ) [ 00000000000000000000]
select_ln27_1       (select           ) [ 00000000000000000000]
trunc_ln27          (trunc            ) [ 00000000000000000000]
or_ln27             (or               ) [ 00000000000000000000]
zext_ln28           (zext             ) [ 00000000000000000000]
tmp                 (bitselect        ) [ 00000000000000000000]
add_ln              (bitconcatenate   ) [ 01111111110000000000]
trunc_ln30          (trunc            ) [ 01110000000000000000]
add_ln30            (add              ) [ 00000000000000000000]
zext_ln30_1         (zext             ) [ 00000000000000000000]
p_y_M_value         (getelementptr    ) [ 00100000000000000000]
p_y_M_value_6       (getelementptr    ) [ 00100000000000000000]
add_ln31            (add              ) [ 01111111111111111110]
add_ln28            (add              ) [ 00000000000000000000]
store_ln28          (store            ) [ 00000000000000000000]
store_ln28          (store            ) [ 00000000000000000000]
store_ln28          (store            ) [ 00000000000000000000]
p_t                 (load             ) [ 01111111000000000000]
p_t_2               (load             ) [ 01111111000000000000]
p_r_M_value         (select           ) [ 01101111000000000000]
p_r_M_value_11      (select           ) [ 01101111000000000000]
mul_ac_i_i          (fmul             ) [ 01100001111100000000]
mul_bd_i_i          (fmul             ) [ 01100001111100000000]
mul_ad_i_i          (fmul             ) [ 01100000111110000000]
mul_bc_i_i          (fmul             ) [ 01100000111110000000]
zext_ln30           (zext             ) [ 01100000001111111110]
p_x_M_value         (getelementptr    ) [ 00100000001000000000]
p_r_M_value_13      (load             ) [ 01100000000111111000]
p_x_M_value_3       (getelementptr    ) [ 00100000000010000000]
p_r_M_value_12      (fsub             ) [ 01100000000011111000]
p_r_M_value_1       (fadd             ) [ 01100000000001111100]
p_r_M_value_14      (load             ) [ 01100000000001111100]
p_r_M_value_15      (fadd             ) [ 01000000000000000100]
p_r_M_value_17      (fsub             ) [ 01100000000000000110]
p_r_M_value_16      (fadd             ) [ 00100000000000000010]
temp2_0_addr11      (getelementptr    ) [ 00000000000000000000]
store_ln30          (store            ) [ 00000000000000000000]
p_r_M_value_18      (fsub             ) [ 01100000000000000011]
temp2_1_addr        (getelementptr    ) [ 00000000000000000000]
store_ln30          (store            ) [ 00000000000000000000]
zext_ln31           (zext             ) [ 01000000000000000001]
temp2_0_addr        (getelementptr    ) [ 00000000000000000000]
store_ln31          (store            ) [ 00000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000]
specpipeline_ln29   (specpipeline     ) [ 00000000000000000000]
specloopname_ln28   (specloopname     ) [ 00000000000000000000]
temp2_1_addr_2      (getelementptr    ) [ 00000000000000000000]
store_ln31          (store            ) [ 00000000000000000000]
br_ln28             (br               ) [ 00000000000000000000]
ret_ln34            (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp1_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_27_1_VITIS_LOOP_28_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_y_M_value_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="p_y_M_value_6_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="2"/>
<pin id="92" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t/1 p_r_M_value_13/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
<pin id="102" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_2/1 p_r_M_value_14/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_x_M_value_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value/9 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_x_M_value_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="2"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value_3/11 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp2_0_addr11_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="8"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_0_addr11/17 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/17 store_ln31/18 "/>
</bind>
</comp>

<comp id="133" class="1004" name="temp2_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="9"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_1_addr/18 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/18 store_ln31/19 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp2_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_0_addr/18 "/>
</bind>
</comp>

<comp id="154" class="1004" name="temp2_1_addr_2_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="1"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_1_addr_2/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_12/7 p_r_M_value_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_15/12 p_r_M_value_16/13 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_17/12 p_r_M_value_18/13 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_ac_i_i/3 mul_ad_i_i/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_bd_i_i/3 mul_bc_i_i/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_15 p_r_M_value_16 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln27_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln27_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln27_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="indvar_flatten_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln27_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln27_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln28_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln27_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln27_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln27_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln27_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln27_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln28_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln30_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln30_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln30_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln31_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="3" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln28_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln28_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln28_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln28_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_r_M_value_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="2"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_r_M_value/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_r_M_value_11_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="2"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_r_M_value_11/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln30_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="8"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln31_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="17"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/18 "/>
</bind>
</comp>

<comp id="349" class="1005" name="j_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="indvar_flatten_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="0"/>
<pin id="365" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln27_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="8"/>
<pin id="376" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="add_ln "/>
</bind>
</comp>

<comp id="379" class="1005" name="trunc_ln30_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="2"/>
<pin id="381" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="385" class="1005" name="p_y_M_value_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value "/>
</bind>
</comp>

<comp id="390" class="1005" name="p_y_M_value_6_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value_6 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln31_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="17"/>
<pin id="397" dir="1" index="1" bw="3" slack="17"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_t_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t "/>
</bind>
</comp>

<comp id="406" class="1005" name="p_t_2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="p_r_M_value_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_r_M_value_11_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_11 "/>
</bind>
</comp>

<comp id="422" class="1005" name="mul_ac_i_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ac_i_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="mul_bd_i_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_bd_i_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="mul_ad_i_i_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ad_i_i "/>
</bind>
</comp>

<comp id="437" class="1005" name="mul_bc_i_i_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_bc_i_i "/>
</bind>
</comp>

<comp id="442" class="1005" name="zext_ln30_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="2"/>
<pin id="444" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="449" class="1005" name="p_x_M_value_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="1"/>
<pin id="451" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_r_M_value_13_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_value_13 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_x_M_value_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_r_M_value_12_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_12 "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_r_M_value_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="p_r_M_value_14_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_14 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_r_M_value_17_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2"/>
<pin id="485" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_value_17 "/>
</bind>
</comp>

<comp id="488" class="1005" name="p_r_M_value_18_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2"/>
<pin id="490" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_value_18 "/>
</bind>
</comp>

<comp id="493" class="1005" name="zext_ln31_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="70" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="103"><net_src comp="77" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="218" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="221" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="224" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="221" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="230" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="244" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="230" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="230" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="274" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="302"><net_src comp="262" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="256" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="230" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="212" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="244" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="304" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="352"><net_src comp="58" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="359"><net_src comp="62" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="366"><net_src comp="66" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="373"><net_src comp="206" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="274" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="382"><net_src comp="282" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="388"><net_src comp="70" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="393"><net_src comp="77" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="398"><net_src comp="298" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="403"><net_src comp="84" pin="7"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="409"><net_src comp="94" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="415"><net_src comp="325" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="420"><net_src comp="333" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="425"><net_src comp="174" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="430"><net_src comp="178" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="435"><net_src comp="174" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="440"><net_src comp="178" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="445"><net_src comp="341" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="452"><net_src comp="104" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="457"><net_src comp="84" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="463"><net_src comp="112" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="468"><net_src comp="162" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="474"><net_src comp="162" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="480"><net_src comp="94" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="486"><net_src comp="170" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="491"><net_src comp="170" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="496"><net_src comp="345" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="154" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp2_0 | {17 18 }
	Port: temp2_1 | {18 19 }
 - Input state : 
	Port: bfs2 : temp1_0 | {1 2 9 10 }
	Port: bfs2 : temp1_1 | {1 2 11 12 }
	Port: bfs2 : temp2_0 | {}
	Port: bfs2 : temp2_1 | {}
  - Chain level:
	State 1
		store_ln27 : 1
		store_ln27 : 1
		store_ln27 : 1
		indvar_flatten_load : 1
		icmp_ln27 : 2
		add_ln27 : 2
		br_ln27 : 3
		j_load : 1
		i_load : 1
		icmp_ln28 : 2
		select_ln27 : 3
		add_ln27_1 : 2
		select_ln27_1 : 3
		trunc_ln27 : 4
		or_ln27 : 5
		zext_ln28 : 4
		tmp : 4
		add_ln : 5
		trunc_ln30 : 4
		add_ln30 : 6
		zext_ln30_1 : 7
		p_y_M_value : 8
		p_y_M_value_6 : 8
		p_t : 9
		p_t_2 : 9
		add_ln31 : 5
		add_ln28 : 4
		store_ln28 : 3
		store_ln28 : 4
		store_ln28 : 5
	State 2
	State 3
		mul_ac_i_i : 1
		mul_bd_i_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		p_x_M_value : 1
		p_r_M_value_13 : 2
	State 10
	State 11
		p_r_M_value_14 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln30 : 1
	State 18
		store_ln30 : 1
		temp2_0_addr : 1
		store_ln31 : 2
	State 19
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_162      |    2    |   205   |   390   |
|   fadd   |       grp_fu_166      |    2    |   205   |   390   |
|          |       grp_fu_170      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_174      |    3    |   143   |   321   |
|          |       grp_fu_178      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln27_fu_230  |    0    |    0    |    2    |
|  select  |  select_ln27_1_fu_244 |    0    |    0    |    4    |
|          |   p_r_M_value_fu_325  |    0    |    0    |    32   |
|          | p_r_M_value_11_fu_333 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln27_fu_212    |    0    |    0    |    11   |
|          |   add_ln27_1_fu_238   |    0    |    0    |    13   |
|    add   |    add_ln30_fu_286    |    0    |    0    |    11   |
|          |    add_ln31_fu_298    |    0    |    0    |    11   |
|          |    add_ln28_fu_304    |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln27_fu_206   |    0    |    0    |    8    |
|          |    icmp_ln28_fu_224   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln27_fu_252   |    0    |    0    |    0    |
|          |   trunc_ln30_fu_282   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     or_ln27_fu_256    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln28_fu_262   |    0    |    0    |    0    |
|   zext   |   zext_ln30_1_fu_292  |    0    |    0    |    0    |
|          |    zext_ln30_fu_341   |    0    |    0    |    0    |
|          |    zext_ln31_fu_345   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_266      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln_fu_274     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    12   |   901   |   1954  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln31_reg_395   |    3   |
|    add_ln_reg_374    |    3   |
|       i_reg_356      |    4   |
|   icmp_ln27_reg_370  |    1   |
|indvar_flatten_reg_363|    3   |
|       j_reg_349      |    2   |
|  mul_ac_i_i_reg_422  |   32   |
|  mul_ad_i_i_reg_432  |   32   |
|  mul_bc_i_i_reg_437  |   32   |
|  mul_bd_i_i_reg_427  |   32   |
|p_r_M_value_11_reg_417|   32   |
|p_r_M_value_12_reg_465|   32   |
|p_r_M_value_13_reg_454|   32   |
|p_r_M_value_14_reg_477|   32   |
|p_r_M_value_17_reg_483|   32   |
|p_r_M_value_18_reg_488|   32   |
| p_r_M_value_1_reg_471|   32   |
|  p_r_M_value_reg_412 |   32   |
|     p_t_2_reg_406    |   32   |
|      p_t_reg_400     |   32   |
| p_x_M_value_3_reg_460|    3   |
|  p_x_M_value_reg_449 |    3   |
| p_y_M_value_6_reg_390|    3   |
|  p_y_M_value_reg_385 |    3   |
|        reg_182       |   32   |
|  trunc_ln30_reg_379  |    1   |
|   zext_ln30_reg_442  |   64   |
|   zext_ln31_reg_493  |   64   |
+----------------------+--------+
|         Total        |   637  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_94 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_162    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_166    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_166    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_170    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_174    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_174    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_178    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   792  ||  28.584 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   901  |  1954  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   28   |  1538  |  2116  |
+-----------+--------+--------+--------+--------+
