INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment_1/assignment_1.srcs/sources_1/new/assignment1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assignment1
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment_1/assignment_1.srcs/sources_1/new/full_sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment_1/assignment_1.srcs/sim_1/new/sub_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/users/btech/rohitv23/assignment_1/assignment_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
