<stg><name>read_IR</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="12" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %b_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %b_offset)

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
:1  %b_offset_cast = zext i31 %b_offset_read to i32

]]></Node>
<StgValue><ssdm name="b_offset_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %b, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln30 = phi i7 [ 0, %0 ], [ %add_ln30, %meminst1 ]

]]></Node>
<StgValue><ssdm name="phi_ln30"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst:1  %add_ln30 = add i7 1, %phi_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
meminst:2  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln30, i7 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="15" op_0_bw="14">
<![CDATA[
meminst:3  %zext_ln30 = zext i14 %tmp to i15

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
meminst:4  %tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %phi_ln30, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="12">
<![CDATA[
meminst:5  %zext_ln30_1 = zext i12 %tmp_8 to i15

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst:6  %add_ln30_2 = add i15 %zext_ln30, %zext_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="7">
<![CDATA[
meminst:8  %trunc_ln30 = trunc i7 %phi_ln30 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst:9  %lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %phi_ln30, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
meminst:10  %tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="11">
<![CDATA[
meminst:11  %zext_ln30_2 = zext i11 %tmp_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
meminst:12  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="9">
<![CDATA[
meminst:13  %zext_ln30_3 = zext i9 %tmp_s to i12

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst:14  %add_ln30_3 = add i12 %zext_ln30_2, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
meminst:15  br label %meminst2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
meminst2:0  %phi_ln30_1 = phi i8 [ 0, %meminst ], [ %add_ln30_1, %meminst216 ]

]]></Node>
<StgValue><ssdm name="phi_ln30_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="8">
<![CDATA[
meminst2:3  %zext_ln30_5 = zext i8 %phi_ln30_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
meminst2:4  %add_ln30_4 = add i15 %add_ln30_2, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="add_ln30_4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="15">
<![CDATA[
meminst2:5  %zext_ln30_6 = zext i15 %add_ln30_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln30_6"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst2:6  %add_ln30_5 = add i32 %b_offset_cast, %zext_ln30_6

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
meminst2:7  %zext_ln30_7 = zext i32 %add_ln30_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
meminst2:8  %b_addr = getelementptr i16* %b, i64 %zext_ln30_7

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
meminst2:19  %b_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %b_addr, i32 1)

]]></Node>
<StgValue><ssdm name="b_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst2:1  %add_ln30_1 = add i8 %phi_ln30_1, 1

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="8">
<![CDATA[
meminst2:2  %zext_ln30_4 = zext i8 %phi_ln30_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
meminst2:9  %add_ln30_6 = add i12 %add_ln30_3, %zext_ln30_4

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
meminst2:10  %zext_ln30_8 = zext i12 %add_ln30_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30_8"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:11  %B_buffer_0_addr = getelementptr [2400 x i16]* %B_buffer_0, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:12  %B_buffer_1_addr = getelementptr [2400 x i16]* %B_buffer_1, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:13  %B_buffer_2_addr = getelementptr [2400 x i16]* %B_buffer_2, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:14  %B_buffer_3_addr = getelementptr [2400 x i16]* %B_buffer_3, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_3_addr"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:15  %B_buffer_4_addr = getelementptr [2400 x i16]* %B_buffer_4, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_4_addr"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:16  %B_buffer_5_addr = getelementptr [2400 x i16]* %B_buffer_5, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_5_addr"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:17  %B_buffer_6_addr = getelementptr [2400 x i16]* %B_buffer_6, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_6_addr"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst2:18  %B_buffer_7_addr = getelementptr [2400 x i16]* %B_buffer_7, i64 0, i64 %zext_ln30_8

]]></Node>
<StgValue><ssdm name="B_buffer_7_addr"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
meminst2:20  %b_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %b_addr)

]]></Node>
<StgValue><ssdm name="b_addr_read"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
meminst2:21  switch i3 %trunc_ln30, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln30"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch6:0  store i16 %b_addr_read, i16* %B_buffer_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch5:0  store i16 %b_addr_read, i16* %B_buffer_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch4:0  store i16 %b_addr_read, i16* %B_buffer_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch3:0  store i16 %b_addr_read, i16* %B_buffer_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch2:0  store i16 %b_addr_read, i16* %B_buffer_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch1:0  store i16 %b_addr_read, i16* %B_buffer_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch0:0  store i16 %b_addr_read, i16* %B_buffer_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
branch7:0  store i16 %b_addr_read, i16* %B_buffer_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %meminst216

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst216:0  %icmp_ln30 = icmp eq i8 %phi_ln30_1, -97

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst216:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_B_buffer_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst216:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst216:3  br i1 %icmp_ln30, label %meminst1, label %meminst2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst1:0  %icmp_ln30_1 = icmp eq i7 %phi_ln30, -9

]]></Node>
<StgValue><ssdm name="icmp_ln30_1"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst1:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([16 x i8]* @memcpy_B_buffer_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst1:2  br i1 %icmp_ln30_1, label %1, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="b" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="99" name="b_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_offset"/></StgValue>
</port>
<port id="100" name="B_buffer_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="B_buffer_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="B_buffer_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="B_buffer_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="B_buffer_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="B_buffer_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="B_buffer_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="B_buffer_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_buffer_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i31" to="b_offset_read" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="b_offset" to="b_offset_read" fromId="99" toId="13">
</dataflow>
<dataflow id="111" from="b_offset_read" to="b_offset_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="b" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="116" from="p_str2" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="15">
</dataflow>
<dataflow id="121" from="p_str1" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="126" from="p_str5" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="128" from="p_str4" to="specinterface_ln0" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="p_str1" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_130" to="specinterface_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="135" from="p_str1" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="136" from="p_str1" to="specinterface_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_137" to="phi_ln30" fromId="137" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln0" to="phi_ln30" fromId="16" toId="17">
</dataflow>
<dataflow id="140" from="add_ln30" to="phi_ln30" fromId="18" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
<literal name="icmp_ln30_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln30" to="phi_ln30" fromId="83" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="143" from="StgValue_142" to="add_ln30" fromId="142" toId="18">
</dataflow>
<dataflow id="144" from="phi_ln30" to="add_ln30" fromId="17" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp" fromId="145" toId="19">
</dataflow>
<dataflow id="147" from="phi_ln30" to="tmp" fromId="17" toId="19">
</dataflow>
<dataflow id="148" from="StgValue_137" to="tmp" fromId="137" toId="19">
</dataflow>
<dataflow id="149" from="tmp" to="zext_ln30" fromId="19" toId="20">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i12.i7.i5" to="tmp_8" fromId="150" toId="21">
</dataflow>
<dataflow id="152" from="phi_ln30" to="tmp_8" fromId="17" toId="21">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_8" fromId="153" toId="21">
</dataflow>
<dataflow id="155" from="tmp_8" to="zext_ln30_1" fromId="21" toId="22">
</dataflow>
<dataflow id="156" from="zext_ln30" to="add_ln30_2" fromId="20" toId="23">
</dataflow>
<dataflow id="157" from="zext_ln30_1" to="add_ln30_2" fromId="22" toId="23">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="158" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty" fromId="160" toId="24">
</dataflow>
<dataflow id="162" from="StgValue_160" to="empty" fromId="160" toId="24">
</dataflow>
<dataflow id="163" from="StgValue_160" to="empty" fromId="160" toId="24">
</dataflow>
<dataflow id="164" from="phi_ln30" to="trunc_ln30" fromId="17" toId="25">
</dataflow>
<dataflow id="166" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln" fromId="165" toId="26">
</dataflow>
<dataflow id="167" from="phi_ln30" to="lshr_ln" fromId="17" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_168" to="lshr_ln" fromId="168" toId="26">
</dataflow>
<dataflow id="171" from="StgValue_170" to="lshr_ln" fromId="170" toId="26">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitConcatenate.i11.i4.i7" to="tmp_9" fromId="172" toId="27">
</dataflow>
<dataflow id="174" from="lshr_ln" to="tmp_9" fromId="26" toId="27">
</dataflow>
<dataflow id="175" from="StgValue_137" to="tmp_9" fromId="137" toId="27">
</dataflow>
<dataflow id="176" from="tmp_9" to="zext_ln30_2" fromId="27" toId="28">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="tmp_s" fromId="177" toId="29">
</dataflow>
<dataflow id="179" from="lshr_ln" to="tmp_s" fromId="26" toId="29">
</dataflow>
<dataflow id="180" from="StgValue_153" to="tmp_s" fromId="153" toId="29">
</dataflow>
<dataflow id="181" from="tmp_s" to="zext_ln30_3" fromId="29" toId="30">
</dataflow>
<dataflow id="182" from="zext_ln30_2" to="add_ln30_3" fromId="28" toId="31">
</dataflow>
<dataflow id="183" from="zext_ln30_3" to="add_ln30_3" fromId="30" toId="31">
</dataflow>
<dataflow id="185" from="StgValue_184" to="phi_ln30_1" fromId="184" toId="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="br_ln0" to="phi_ln30_1" fromId="32" toId="33">
</dataflow>
<dataflow id="187" from="add_ln30_1" to="phi_ln30_1" fromId="47" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="br_ln30" to="phi_ln30_1" fromId="80" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="189" from="phi_ln30_1" to="zext_ln30_5" fromId="33" toId="34">
</dataflow>
<dataflow id="190" from="add_ln30_2" to="add_ln30_4" fromId="23" toId="35">
</dataflow>
<dataflow id="191" from="zext_ln30_5" to="add_ln30_4" fromId="34" toId="35">
</dataflow>
<dataflow id="192" from="add_ln30_4" to="zext_ln30_6" fromId="35" toId="36">
</dataflow>
<dataflow id="193" from="b_offset_cast" to="add_ln30_5" fromId="14" toId="37">
</dataflow>
<dataflow id="194" from="zext_ln30_6" to="add_ln30_5" fromId="36" toId="37">
</dataflow>
<dataflow id="195" from="add_ln30_5" to="zext_ln30_7" fromId="37" toId="38">
</dataflow>
<dataflow id="196" from="b" to="b_addr" fromId="98" toId="39">
</dataflow>
<dataflow id="197" from="zext_ln30_7" to="b_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="199" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="40">
</dataflow>
<dataflow id="200" from="b_addr" to="b_load_req" fromId="39" toId="40">
</dataflow>
<dataflow id="202" from="StgValue_201" to="b_load_req" fromId="201" toId="40">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="41">
</dataflow>
<dataflow id="204" from="b_addr" to="b_load_req" fromId="39" toId="41">
</dataflow>
<dataflow id="205" from="StgValue_201" to="b_load_req" fromId="201" toId="41">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="42">
</dataflow>
<dataflow id="207" from="b_addr" to="b_load_req" fromId="39" toId="42">
</dataflow>
<dataflow id="208" from="StgValue_201" to="b_load_req" fromId="201" toId="42">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="43">
</dataflow>
<dataflow id="210" from="b_addr" to="b_load_req" fromId="39" toId="43">
</dataflow>
<dataflow id="211" from="StgValue_201" to="b_load_req" fromId="201" toId="43">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="44">
</dataflow>
<dataflow id="213" from="b_addr" to="b_load_req" fromId="39" toId="44">
</dataflow>
<dataflow id="214" from="StgValue_201" to="b_load_req" fromId="201" toId="44">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="45">
</dataflow>
<dataflow id="216" from="b_addr" to="b_load_req" fromId="39" toId="45">
</dataflow>
<dataflow id="217" from="StgValue_201" to="b_load_req" fromId="201" toId="45">
</dataflow>
<dataflow id="218" from="_ssdm_op_ReadReq.m_axi.i16P" to="b_load_req" fromId="198" toId="46">
</dataflow>
<dataflow id="219" from="b_addr" to="b_load_req" fromId="39" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_201" to="b_load_req" fromId="201" toId="46">
</dataflow>
<dataflow id="221" from="phi_ln30_1" to="add_ln30_1" fromId="33" toId="47">
</dataflow>
<dataflow id="223" from="StgValue_222" to="add_ln30_1" fromId="222" toId="47">
</dataflow>
<dataflow id="224" from="phi_ln30_1" to="zext_ln30_4" fromId="33" toId="48">
</dataflow>
<dataflow id="225" from="add_ln30_3" to="add_ln30_6" fromId="31" toId="49">
</dataflow>
<dataflow id="226" from="zext_ln30_4" to="add_ln30_6" fromId="48" toId="49">
</dataflow>
<dataflow id="227" from="add_ln30_6" to="zext_ln30_8" fromId="49" toId="50">
</dataflow>
<dataflow id="228" from="B_buffer_0" to="B_buffer_0_addr" fromId="100" toId="51">
</dataflow>
<dataflow id="230" from="StgValue_229" to="B_buffer_0_addr" fromId="229" toId="51">
</dataflow>
<dataflow id="231" from="zext_ln30_8" to="B_buffer_0_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="232" from="B_buffer_1" to="B_buffer_1_addr" fromId="101" toId="52">
</dataflow>
<dataflow id="233" from="StgValue_229" to="B_buffer_1_addr" fromId="229" toId="52">
</dataflow>
<dataflow id="234" from="zext_ln30_8" to="B_buffer_1_addr" fromId="50" toId="52">
</dataflow>
<dataflow id="235" from="B_buffer_2" to="B_buffer_2_addr" fromId="102" toId="53">
</dataflow>
<dataflow id="236" from="StgValue_229" to="B_buffer_2_addr" fromId="229" toId="53">
</dataflow>
<dataflow id="237" from="zext_ln30_8" to="B_buffer_2_addr" fromId="50" toId="53">
</dataflow>
<dataflow id="238" from="B_buffer_3" to="B_buffer_3_addr" fromId="103" toId="54">
</dataflow>
<dataflow id="239" from="StgValue_229" to="B_buffer_3_addr" fromId="229" toId="54">
</dataflow>
<dataflow id="240" from="zext_ln30_8" to="B_buffer_3_addr" fromId="50" toId="54">
</dataflow>
<dataflow id="241" from="B_buffer_4" to="B_buffer_4_addr" fromId="104" toId="55">
</dataflow>
<dataflow id="242" from="StgValue_229" to="B_buffer_4_addr" fromId="229" toId="55">
</dataflow>
<dataflow id="243" from="zext_ln30_8" to="B_buffer_4_addr" fromId="50" toId="55">
</dataflow>
<dataflow id="244" from="B_buffer_5" to="B_buffer_5_addr" fromId="105" toId="56">
</dataflow>
<dataflow id="245" from="StgValue_229" to="B_buffer_5_addr" fromId="229" toId="56">
</dataflow>
<dataflow id="246" from="zext_ln30_8" to="B_buffer_5_addr" fromId="50" toId="56">
</dataflow>
<dataflow id="247" from="B_buffer_6" to="B_buffer_6_addr" fromId="106" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_229" to="B_buffer_6_addr" fromId="229" toId="57">
</dataflow>
<dataflow id="249" from="zext_ln30_8" to="B_buffer_6_addr" fromId="50" toId="57">
</dataflow>
<dataflow id="250" from="B_buffer_7" to="B_buffer_7_addr" fromId="107" toId="58">
</dataflow>
<dataflow id="251" from="StgValue_229" to="B_buffer_7_addr" fromId="229" toId="58">
</dataflow>
<dataflow id="252" from="zext_ln30_8" to="B_buffer_7_addr" fromId="50" toId="58">
</dataflow>
<dataflow id="254" from="_ssdm_op_Read.m_axi.i16P" to="b_addr_read" fromId="253" toId="59">
</dataflow>
<dataflow id="255" from="b_addr" to="b_addr_read" fromId="39" toId="59">
</dataflow>
<dataflow id="256" from="trunc_ln30" to="switch_ln30" fromId="25" toId="60">
</dataflow>
<dataflow id="258" from="StgValue_257" to="switch_ln30" fromId="257" toId="60">
</dataflow>
<dataflow id="260" from="StgValue_259" to="switch_ln30" fromId="259" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_261" to="switch_ln30" fromId="261" toId="60">
</dataflow>
<dataflow id="264" from="StgValue_263" to="switch_ln30" fromId="263" toId="60">
</dataflow>
<dataflow id="266" from="StgValue_265" to="switch_ln30" fromId="265" toId="60">
</dataflow>
<dataflow id="268" from="StgValue_267" to="switch_ln30" fromId="267" toId="60">
</dataflow>
<dataflow id="270" from="StgValue_269" to="switch_ln30" fromId="269" toId="60">
</dataflow>
<dataflow id="271" from="b_addr_read" to="store_ln30" fromId="59" toId="61">
</dataflow>
<dataflow id="272" from="B_buffer_6_addr" to="store_ln30" fromId="57" toId="61">
</dataflow>
<dataflow id="273" from="b_addr_read" to="store_ln30" fromId="59" toId="63">
</dataflow>
<dataflow id="274" from="B_buffer_5_addr" to="store_ln30" fromId="56" toId="63">
</dataflow>
<dataflow id="275" from="b_addr_read" to="store_ln30" fromId="59" toId="65">
</dataflow>
<dataflow id="276" from="B_buffer_4_addr" to="store_ln30" fromId="55" toId="65">
</dataflow>
<dataflow id="277" from="b_addr_read" to="store_ln30" fromId="59" toId="67">
</dataflow>
<dataflow id="278" from="B_buffer_3_addr" to="store_ln30" fromId="54" toId="67">
</dataflow>
<dataflow id="279" from="b_addr_read" to="store_ln30" fromId="59" toId="69">
</dataflow>
<dataflow id="280" from="B_buffer_2_addr" to="store_ln30" fromId="53" toId="69">
</dataflow>
<dataflow id="281" from="b_addr_read" to="store_ln30" fromId="59" toId="71">
</dataflow>
<dataflow id="282" from="B_buffer_1_addr" to="store_ln30" fromId="52" toId="71">
</dataflow>
<dataflow id="283" from="b_addr_read" to="store_ln30" fromId="59" toId="73">
</dataflow>
<dataflow id="284" from="B_buffer_0_addr" to="store_ln30" fromId="51" toId="73">
</dataflow>
<dataflow id="285" from="b_addr_read" to="store_ln30" fromId="59" toId="75">
</dataflow>
<dataflow id="286" from="B_buffer_7_addr" to="store_ln30" fromId="58" toId="75">
</dataflow>
<dataflow id="287" from="phi_ln30_1" to="icmp_ln30" fromId="33" toId="77">
</dataflow>
<dataflow id="289" from="StgValue_288" to="icmp_ln30" fromId="288" toId="77">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopName" to="empty_21" fromId="290" toId="78">
</dataflow>
<dataflow id="293" from="memcpy_B_buffer_str" to="empty_21" fromId="292" toId="78">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="158" toId="79">
</dataflow>
<dataflow id="296" from="StgValue_295" to="empty_22" fromId="295" toId="79">
</dataflow>
<dataflow id="297" from="StgValue_295" to="empty_22" fromId="295" toId="79">
</dataflow>
<dataflow id="298" from="StgValue_295" to="empty_22" fromId="295" toId="79">
</dataflow>
<dataflow id="299" from="icmp_ln30" to="br_ln30" fromId="77" toId="80">
</dataflow>
<dataflow id="300" from="phi_ln30" to="icmp_ln30_1" fromId="17" toId="81">
</dataflow>
<dataflow id="302" from="StgValue_301" to="icmp_ln30_1" fromId="301" toId="81">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecLoopName" to="empty_23" fromId="290" toId="82">
</dataflow>
<dataflow id="304" from="memcpy_B_buffer_str" to="empty_23" fromId="292" toId="82">
</dataflow>
<dataflow id="305" from="icmp_ln30_1" to="br_ln30" fromId="81" toId="83">
</dataflow>
<dataflow id="306" from="trunc_ln30" to="StgValue_12" fromId="25" toId="12">
</dataflow>
<dataflow id="307" from="icmp_ln30" to="StgValue_12" fromId="77" toId="12">
</dataflow>
<dataflow id="308" from="icmp_ln30_1" to="StgValue_12" fromId="81" toId="12">
</dataflow>
</dataflows>


</stg>
