Dennis Abts, David J. Lilja, and Steve Scott. 2000. Toward complexity-effective verification: A case study of the Cray SV2 cache coherence protocol. In Proceedings of the Workshop on Complexity-Effective Design held in conjunction with the 27th Annual International Symposium on Computer Architecture (ISCA2000).
Dennis Abts , Steve Scott , David J. Lilja, So Many States, So Little Time: Verifying Memory Coherence in the Cray X1, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.11.2, April 22-26, 2003
Konstantinos Aisopos , Li-Shiuan Peh, A systematic methodology to develop resilient cache coherence protocols, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155627]
Matthew D. Allen , Srinath Sridharan , Gurindar S. Sohi, Serialization sets: a dynamic dependence-based parallel execution model, ACM SIGPLAN Notices, v.44 n.4, April 2009[doi>10.1145/1594835.1504190]
Zachary Anderson , David Gay , Rob Ennals , Eric Brewer, SharC: checking data sharing strategies for multithreaded c, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375600]
Andrew Baumann , Paul Barham , Pierre-Evariste Dagand , Tim Harris , Rebecca Isaacs , Simon Peter , Timothy Roscoe , Adrian Schüpbach , Akhilesh Singhania, The multikernel: a new OS architecture for scalable multicore systems, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629579]
Emery D. Berger , Ting Yang , Tongping Liu , Gene Novark, Grace: safe multithreaded programming for C/C++, Proceedings of the 24th ACM SIGPLAN conference on Object oriented programming systems languages and applications, October 25-29, 2009, Orlando, Florida, USA[doi>10.1145/1640089.1640096]
Brad Bingham , Jesse Bingham , Flavio M.  de Paula , John Erickson , Gaurav Singh , Mark Reitblatt, Industrial Strength Distributed Explicit State Model Checking, Proceedings of the 2010 Ninth International Workshop on Parallel and Distributed Methods in Verification, and Second International Workshop on High Performance Computational Systems Biology, p.28-36, September 30-October 01, 2010[doi>10.1109/PDMC-HiBi.2010.13]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Robert D. Blumofe , Christopher F. Joerg , Bradley C. Kuszmaul , Charles E. Leiserson , Keith H. Randall , Yuli Zhou, Cilk: an efficient multithreaded runtime system, ACM SIGPLAN Notices, v.30 n.8, p.207-216, Aug. 1995[doi>10.1145/209937.209958]
Robert L. Bocchino , Vikram S. Adve, Types, regions, and effects for safe programming with object-oriented parallel frameworks, Proceedings of the 25th European conference on Object-oriented programming, July 25-29, 2011, Lancaster, UK
Robert L. Bocchino, Jr. , Vikram S. Adve , Danny Dig , Sarita V. Adve , Stephen Heumann , Rakesh Komuravelli , Jeffrey Overbey , Patrick Simmons , Hyojin Sung , Mohsen Vakilian, A type and effect system for deterministic parallel Java, Proceedings of the 24th ACM SIGPLAN conference on Object oriented programming systems languages and applications, October 25-29, 2009, Orlando, Florida, USA[doi>10.1145/1640089.1640097]
Robert L. Bocchino, Jr. , Stephen Heumann , Nima Honarmand , Sarita V. Adve , Vikram S. Adve , Adam Welc , Tatiana Shpeisman, Safe nondeterminism in a deterministic-by-default parallel language, Proceedings of the 38th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 26-28, 2011, Austin, Texas, USA[doi>10.1145/1926385.1926447]
Hans-J. Boehm , Sarita V. Adve, Foundations of the C++ concurrency memory model, Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, June 07-13, 2008, Tucson, AZ, USA[doi>10.1145/1375581.1375591]
S. Borkar. 2011. The exascale challenge. In Keynote at 20th International Conference on Parallel Architectures and Compilation Techniques (PACT’11).
Zoran Budimlic, Aparna Chandramowlishwaran, Kathleen Knobe, Geoff Lowney, Vivek Sarkar, and Leo Treggiari. 2009. Multi-core implementations of the concurrent collections programming model. In IWCPC.
Sebastian Burckhardt , Rajeev Alur , Milo M. K. Martin, Verifying safety of a token coherence implementation by parametric compositional refinement, Proceedings of the 6th international conference on Verification, Model Checking, and Abstract Interpretation, January 17-19, 2005, Paris, France[doi>10.1007/978-3-540-30579-8_9]
L. M. Censier , P. Feautrier, A New Solution to Coherence Problems in Multicache Systems, IEEE Transactions on Computers, v.27 n.12, p.1112-1118, December 1978[doi>10.1109/TC.1978.1675013]
Byn Choi , Rakesh Komuravelli , Hyojin Sung , Robert Smolinski , Nima Honarmand , Sarita V. Adve , Vikram S. Adve , Nicholas P. Carter , Ching-Tsun Chou, DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.155-166, October 10-14, 2011[doi>10.1109/PACT.2011.21]
Ching-Tsun Chou, Phanindra K. Mannava, and Seungjoon Park. 2004. A simple method for parameterized verification of cache coherence protocols. In FMCAD. 382--398.
Edmund M. Clarke , E. Allen Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, Logic of Programs, Workshop, p.52-71, May 01, 1981
David L. Dill , Andreas J. Drexler , Alan J. Hu , C. Han Yang, Protocol Verification as a Hardware Design Aid, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.522-525, October 11-14, 1992
Anwar Ghuloum, Eric Sprangle, Jesse Fang, Gansha Wu, and Xin Zhou. 2007. Ct: A Flexible Parallel Programming Model for Tera-Scale Architectures. Intel White Paper. (2007).
Stein Gjessing, Stein Krogdahl, and Ellen Munthe-Kaas. 1989. Formal Specification and Verification of SCI Cache Coherence: The Top Layers. http://citeseerx.ist.psu.edu/viewdoc/summary&quest;doi=10.1.1.51.8390
Niklas Gustafsson. 2009. Axum: Language Overview. Microsoft Language Specification.
Stephen T. Heumann , Vikram S. Adve , Shengjie Wang, The tasks with effects model for safe concurrency, Proceedings of the 18th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 23-27, 2013, Shenzhen, China[doi>10.1145/2442516.2442540]
J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, and T. Mattson. 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In ISSCC. 108--109.
IntelSCC. 2009. The SCC Platform Overview. Retrieved from http://communities.intel.com/servlet/JiveServlet/downloadBody/5 512-102-2-22524/SCC_Platform_Overview.pdf.
C. N. Ip and D. L. Dill. 1993. Efficient verification of symmetric concurrent systems. In Proceedings of the 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICDD’93). 230--234. DOI: http://dx.doi.org/10.1109/ICCD.1993.393375
C. Norris Ip , David L. Dill, Better verification through symmetry, Formal Methods in System Design, v.9 n.1-2, p.41-75, Aug. 1996[doi>10.1007/BF00625968]
John H. Kelm , Daniel R. Johnson , Matthew R. Johnson , Neal C. Crago , William Tuohy , Aqeel Mahesri , Steven S. Lumetta , Matthew I. Frank , Sanjay J. Patel, Rigel: an architecture and scalable programming interface for a 1000-core accelerator, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555774]
Milind Kulkarni , Keshav Pingali , Bruce Walter , Ganesh Ramanarayanan , Kavita Bala , L. Paul Chew, Optimistic parallelism requires abstractions, Proceedings of the 2007 ACM SIGPLAN conference on Programming language design and implementation, June 10-13, 2007, San Diego, California, USA[doi>10.1145/1250734.1250759]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Felix Xiaozhu Lin , Zhen Wang , Robert LiKamWa , Lin Zhong, Reflex: using low-power processors in smartphones without knowing them, Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems, March 03-07, 2012, London, England, UK[doi>10.1145/2150976.2150979]
Jeremy Manson , William Pugh , Sarita V. Adve, The Java memory model, Proceedings of the 32nd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.378-391, January 12-14, 2005, Long Beach, California, USA[doi>10.1145/1040305.1040336]
Milo M. K. Martin , Mark D. Hill , Daniel J. Sorin, Why on-chip cache coherence is here to stay, Communications of the ACM, v.55 n.7, July 2012[doi>10.1145/2209249.2209269]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Kenneth L. McMillan, Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking, Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.179-195, September 04-07, 2001
K. L. McMillan and Schwalbe J. 1991. Formal verification of the gigamax cache consistency protocol. In Proceedings of the International Conference on Parallel and Distributed Computing. Information Processing Society, Tokyo, Japan, 242--251.
I. Melatti , R. Palmer , G. Sawaya , Y. Yang , R. M. Kirby , G. Gopalakrishnan, Parallel and distributed model checking in Eddy, International Journal on Software Tools for Technology Transfer (STTT), v.11 n.1, p.13-25, January 2009[doi>10.1007/s10009-008-0094-x]
John M. Mellor-Crummey , Michael L. Scott, Synchronization without contention, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.269-278, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106999]
A. K. Nanda and L. N. Bhuyan. 1992. A formal specification and verification technique for cache coherence protocols. In ICPP. I22--I26.
J. O’Leary, M. Talupur, and M. R. Tuttle. 2009. Protocol verification using flows: An industrial experience. In Formal Methods in Computer-Aided Design, 2009. FMCAD 2009. IEEE, 172--179. http://scholar.google.com/scholar.bib&quest;q=info:h_Ok5nemssQJ:scholar.google.com/&output;=citation&hl;=en&as;_sdt=2001&as;_ylo=1999&ct;=citation&cd;=1
Marek Olszewski , Jason Ansel , Saman Amarasinghe, Kendo: efficient deterministic multithreading in software, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508256]
Mark S. Papamarcos , Janak H. Patel, A low-overhead coherence solution for multiprocessors with private cache memories, Proceedings of the 11th annual international symposium on Computer architecture, p.348-354, January 1984[doi>10.1145/800015.808204]
Seungjoon Park , David L. Dill, An executable specification, analyzer and verifier for RMO (relaxed memory order), Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, p.34-41, June 24-26, 1995, Santa Barbara, California, USA[doi>10.1145/215399.215413]
Fong Pong , Michael Browne , Andreas Nowatzyk , Michel Dubois , Günes Aybay, Design Verification of the S3.mp Cache-Coherent Shared-Memory System, IEEE Transactions on Computers, v.47 n.1, p.135-140, January 1998[doi>10.1109/12.656100]
Fong Pong , Michel Dubois, Verification techniques for cache coherence protocols, ACM Computing Surveys (CSUR), v.29 n.1, p.82-126, March 1997[doi>10.1145/248621.248624]
Jean-Pierre Queille , Joseph Sifakis, Specification and verification of concurrent systems in CESAR, Proceedings of the 5th Colloquium on International Symposium on Programming, p.337-351, April 06-08, 1982
Seungjoon Park , David L. Dill, Verification of FLASH cache coherence protocol by aggregation of distributed transactions, Proceedings of the eighth annual ACM symposium on Parallel algorithms and architectures, p.288-296, June 24-26, 1996, Padua, Italy[doi>10.1145/237502.237573]
Hyojin Sung , Rakesh Komuravelli , Sarita V. Adve, DeNovoND: efficient hardware support for disciplined non-determinism, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA[doi>10.1145/2451116.2451119]
Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve. 2014. DeNovoND: Efficient hardware for disciplined nondeterminism. Micro, IEEE 34, 3 (May 2014), 138--148. DOI: http://dx.doi.org/10.1109/MM.2014.5
Mohsen Vakilian , Danny Dig , Robert Bocchino , Jeffrey Overbey , Vikram Adve , Ralph Johnson, Inferring Method Effect Summaries for Nested Heap Regions, Proceedings of the 2009 IEEE/ACM International Conference on Automated Software Engineering, p.421-432, November 16-20, 2009[doi>10.1109/ASE.2009.68]
Dana Vantrease , Mikko H. Lipasti , Nathan Binkert, Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.132-143, February 12-16, 2011
Gwendolyn Voskuilen , T.N. Vijaykumar, High-performance fractal coherence, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541982]
WoDET. 2009. Workshop on determinism and correctness in parallel programming.
WoDET. 2011. Workshop on determinism and correctness in parallel programming.
WoDET. 2012. Workshop on determinism and correctness in parallel programming.
WoDET. 2013. Workshop on determinism and correctness in parallel programming.
Jason Zebchuk , Vijayalakshmi Srinivasan , Moinuddin K. Qureshi , Andreas Moshovos, A tagless coherence directory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669166]
Meng Zhang, Jesse D Bingham, John Erickson, and Daniel J. Sorin. 2014. PVCoherence: Designing flat coherence protocols for scalable verification, In Proceedings of the 2014 IEEE International Symposium on High Performance Computer Architecture. HPCA (2014), 1--12.
Meng Zhang , Alvin R. Lebeck , Daniel J. Sorin, Fractal Coherence: Scalably Verifiable Cache Coherence, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.471-482, December 04-08, 2010[doi>10.1109/MICRO.2010.11]
Hongzhou Zhao , Arrvindh Shriraman , Snehasish Kumar , Sandhya Dwarkadas, Protozoa: adaptive granularity cache coherence, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485969]
