INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:39:33 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 c_LSQ_hist/storeQ/head_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/storeQ/head_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 1.262ns (19.092%)  route 5.348ns (80.908%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 5.480 - 4.000 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4283, unset)         1.593     1.593    c_LSQ_hist/storeQ/clk
    SLICE_X71Y93         FDRE                                         r  c_LSQ_hist/storeQ/head_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDRE (Prop_fdre_C_Q)         0.269     1.862 r  c_LSQ_hist/storeQ/head_reg[0]_rep__2/Q
                         net (fo=121, routed)         0.948     2.810    c_LSQ_hist/storeQ/head_reg[0]_rep__2_n_0
    SLICE_X78Y95         LUT6 (Prop_lut6_I4_O)        0.053     2.863 r  c_LSQ_hist/storeQ/hist_address0[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.624     3.487    c_LSQ_hist/storeQ/hist_address0[5]_INST_0_i_4_n_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I2_O)        0.053     3.540 r  c_LSQ_hist/storeQ/hist_address0[5]_INST_0_i_1/O
                         net (fo=16, routed)          1.037     4.576    c_LSQ_hist/storeQ/hist_address0[5]
    SLICE_X69Y103        LUT6 (Prop_lut6_I3_O)        0.053     4.629 r  c_LSQ_hist/storeQ/hist_we0_INST_0_i_349/O
                         net (fo=1, routed)           0.000     4.629    c_LSQ_hist/storeQ/hist_we0_INST_0_i_349_n_0
    SLICE_X69Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.953 r  c_LSQ_hist/storeQ/hist_we0_INST_0_i_283/CO[3]
                         net (fo=1, routed)           0.000     4.953    c_LSQ_hist/storeQ/hist_we0_INST_0_i_283_n_0
    SLICE_X69Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.011 r  c_LSQ_hist/storeQ/hist_we0_INST_0_i_188/CO[3]
                         net (fo=1, routed)           0.000     5.011    c_LSQ_hist/storeQ/hist_we0_INST_0_i_188_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     5.143 r  c_LSQ_hist/storeQ/hist_we0_INST_0_i_118/CO[2]
                         net (fo=1, routed)           0.492     5.636    c_LSQ_hist/loadQ/hist_we0_INST_0_i_15_0[0]
    SLICE_X64Y103        LUT3 (Prop_lut3_I2_O)        0.161     5.797 r  c_LSQ_hist/loadQ/hist_we0_INST_0_i_65/O
                         net (fo=1, routed)           0.431     6.228    c_LSQ_hist/loadQ/hist_we0_INST_0_i_65_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.053     6.281 f  c_LSQ_hist/loadQ/hist_we0_INST_0_i_15/O
                         net (fo=2, routed)           0.597     6.878    c_LSQ_hist/loadQ/hist_we0_INST_0_i_15_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.053     6.931 f  c_LSQ_hist/loadQ/hist_we0_INST_0_i_3/O
                         net (fo=1, routed)           0.689     7.620    c_LSQ_hist/loadQ/hist_we0_INST_0_i_3_n_0
    SLICE_X66Y94         LUT6 (Prop_lut6_I2_O)        0.053     7.673 r  c_LSQ_hist/loadQ/hist_we0_INST_0/O
                         net (fo=14, routed)          0.530     8.203    c_LSQ_hist/storeQ/head_reg[1]_rep__1_0[0]
    SLICE_X75Y95         FDRE                                         r  c_LSQ_hist/storeQ/head_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4283, unset)         1.480     5.480    c_LSQ_hist/storeQ/clk
    SLICE_X75Y95         FDRE                                         r  c_LSQ_hist/storeQ/head_reg[1]_rep/C
                         clock pessimism              0.084     5.564    
                         clock uncertainty           -0.035     5.529    
    SLICE_X75Y95         FDRE (Setup_fdre_C_CE)      -0.244     5.285    c_LSQ_hist/storeQ/head_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 -2.918    




