# RISCV-core-in-sytemverilog
This pro
