

================================================================
== Vitis HLS Report for 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Tue Feb 24 22:01:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.832 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:104]   --->   Operation 9 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nn_write_assign = alloca i32 1"   --->   Operation 10 'alloca' 'nn_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pp_write_assign = alloca i32 1"   --->   Operation 11 'alloca' 'pp_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_ln108_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln108"   --->   Operation 16 'read' 'mul_ln108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul_ln106_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln106"   --->   Operation 17 'read' 'mul_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cols_non_t_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_non_t"   --->   Operation 18 'read' 'cols_non_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %pp_write_assign"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %nn_write_assign"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln104 = store i31 0, i31 %c" [gp.cpp:104]   --->   Operation 21 'store' 'store_ln104' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %empty_43"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c_3 = load i31 %c" [gp.cpp:104]   --->   Operation 25 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i31 %c_3" [gp.cpp:104]   --->   Operation 26 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.70ns)   --->   "%icmp_ln104 = icmp_slt  i32 %zext_ln104, i32 %cols_non_t_read" [gp.cpp:104]   --->   Operation 27 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.end.exitStub, void %for.body.split_ifconv" [gp.cpp:104]   --->   Operation 28 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c_3, i32 2, i32 16" [gp.cpp:104]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.14ns)   --->   "%add_ln106 = add i15 %mul_ln106_read, i15 %lshr_ln" [gp.cpp:106]   --->   Operation 30 'add' 'add_ln106' <Predicate = (icmp_ln104)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i15 %add_ln106" [gp.cpp:106]   --->   Operation 31 'zext' 'zext_ln106' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 32 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%add_ln108 = add i15 %mul_ln108_read, i15 %lshr_ln" [gp.cpp:108]   --->   Operation 33 'add' 'add_ln108' <Predicate = (icmp_ln104)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 34 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 35 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln106" [gp.cpp:106]   --->   Operation 36 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:106]   --->   Operation 37 'load' 'M_e_0_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:106]   --->   Operation 38 'load' 'M_e_1_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 39 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:106]   --->   Operation 39 'load' 'M_e_2_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 40 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:106]   --->   Operation 40 'load' 'M_e_3_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 41 [1/1] (2.66ns)   --->   "%add_ln104 = add i31 %c_3, i31 1" [gp.cpp:104]   --->   Operation 41 'add' 'add_ln104' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i31 %c_3" [gp.cpp:104]   --->   Operation 42 'trunc' 'trunc_ln104' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i15 %add_ln108" [gp.cpp:108]   --->   Operation 43 'zext' 'zext_ln108' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr_3 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 44 'getelementptr' 'M_e_0_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr_3 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 45 'getelementptr' 'M_e_1_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_2_addr_3 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 46 'getelementptr' 'M_e_2_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_3_addr_3 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln108" [gp.cpp:108]   --->   Operation 47 'getelementptr' 'M_e_3_addr_3' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:106]   --->   Operation 48 'load' 'M_e_0_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:106]   --->   Operation 49 'load' 'M_e_1_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:106]   --->   Operation 50 'load' 'M_e_2_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 51 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:106]   --->   Operation 51 'load' 'M_e_3_load' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%e1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln104" [gp.cpp:106]   --->   Operation 52 'sparsemux' 'e1' <Predicate = (icmp_ln104)> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [2/2] (2.15ns)   --->   "%M_e_0_load_2 = load i15 %M_e_0_addr_3" [gp.cpp:108]   --->   Operation 53 'load' 'M_e_0_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 54 [2/2] (2.15ns)   --->   "%M_e_1_load_2 = load i15 %M_e_1_addr_3" [gp.cpp:108]   --->   Operation 54 'load' 'M_e_1_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 55 [2/2] (2.15ns)   --->   "%M_e_2_load_2 = load i15 %M_e_2_addr_3" [gp.cpp:108]   --->   Operation 55 'load' 'M_e_2_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 56 [2/2] (2.15ns)   --->   "%M_e_3_load_2 = load i15 %M_e_3_addr_3" [gp.cpp:108]   --->   Operation 56 'load' 'M_e_3_load_2' <Predicate = (icmp_ln104)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln104 = store i31 %add_ln104, i31 %c" [gp.cpp:104]   --->   Operation 57 'store' 'store_ln104' <Predicate = (icmp_ln104)> <Delay = 1.61>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%nn_write_assign_load = load i32 %nn_write_assign"   --->   Operation 93 'load' 'nn_write_assign_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%pp_write_assign_load = load i32 %pp_write_assign"   --->   Operation 94 'load' 'pp_write_assign_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %pp_write_assign_out, i32 %pp_write_assign_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %nn_write_assign_out, i32 %nn_write_assign_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 58 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load_2 = load i15 %M_e_0_addr_3" [gp.cpp:108]   --->   Operation 58 'load' 'M_e_0_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 59 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load_2 = load i15 %M_e_1_addr_3" [gp.cpp:108]   --->   Operation 59 'load' 'M_e_1_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 60 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load_2 = load i15 %M_e_2_addr_3" [gp.cpp:108]   --->   Operation 60 'load' 'M_e_2_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load_2 = load i15 %M_e_3_addr_3" [gp.cpp:108]   --->   Operation 61 'load' 'M_e_3_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 62 [1/1] (1.67ns)   --->   "%e2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load_2, i2 1, i32 %M_e_1_load_2, i2 2, i32 %M_e_2_load_2, i2 3, i32 %M_e_3_load_2, i32 0, i2 %trunc_ln104" [gp.cpp:108]   --->   Operation 62 'sparsemux' 'e2' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.83>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_load11 = load i32 %empty" [gp.cpp:111]   --->   Operation 63 'load' 'p_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_43" [gp.cpp:110]   --->   Operation 64 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%nn_write_assign_load_1 = load i32 %nn_write_assign"   --->   Operation 65 'load' 'nn_write_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%pp_write_assign_load_1 = load i32 %pp_write_assign"   --->   Operation 66 'load' 'pp_write_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:104]   --->   Operation 67 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [gp.cpp:104]   --->   Operation 68 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.70ns)   --->   "%icmp_ln107 = icmp_eq  i32 %e1, i32 0" [gp.cpp:107]   --->   Operation 69 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.70ns)   --->   "%icmp_ln109 = icmp_eq  i32 %e2, i32 0" [gp.cpp:109]   --->   Operation 70 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.70ns)   --->   "%icmp_ln110 = icmp_eq  i32 %e1, i32 %e2" [gp.cpp:110]   --->   Operation 71 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.70ns)   --->   "%add_ln110 = add i32 %p_load, i32 1" [gp.cpp:110]   --->   Operation 72 'add' 'add_ln110' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i32 %e2" [gp.cpp:111]   --->   Operation 73 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.70ns)   --->   "%sub_ln111 = sub i33 0, i33 %sext_ln111" [gp.cpp:111]   --->   Operation 74 'sub' 'sub_ln111' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln111_1 = sext i32 %e1" [gp.cpp:111]   --->   Operation 75 'sext' 'sext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.72ns)   --->   "%icmp_ln111 = icmp_eq  i33 %sext_ln111_1, i33 %sub_ln111" [gp.cpp:111]   --->   Operation 76 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (2.70ns)   --->   "%add_ln111 = add i32 %p_load11, i32 1" [gp.cpp:111]   --->   Operation 77 'add' 'add_ln111' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node nn_1)   --->   "%select_ln111 = select i1 %icmp_ln111, i32 %add_ln111, i32 %nn_write_assign_load_1" [gp.cpp:111]   --->   Operation 78 'select' 'select_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%select_ln111_1 = select i1 %icmp_ln111, i32 %add_ln111, i32 %p_load11" [gp.cpp:111]   --->   Operation 79 'select' 'select_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln109 = or i1 %icmp_ln107, i1 %icmp_ln109" [gp.cpp:109]   --->   Operation 80 'or' 'or_ln109' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln110, i1 1" [gp.cpp:110]   --->   Operation 81 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110 = or i1 %or_ln109, i1 %xor_ln110" [gp.cpp:110]   --->   Operation 82 'or' 'or_ln110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.79ns)   --->   "%pp_1 = select i1 %or_ln110, i32 %pp_write_assign_load_1, i32 %add_ln110" [gp.cpp:110]   --->   Operation 83 'select' 'pp_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln110_1 = or i1 %or_ln109, i1 %icmp_ln110" [gp.cpp:110]   --->   Operation 84 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.79ns) (out node of the LUT)   --->   "%nn_1 = select i1 %or_ln110_1, i32 %nn_write_assign_load_1, i32 %select_ln111" [gp.cpp:110]   --->   Operation 85 'select' 'nn_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.79ns)   --->   "%empty_44 = select i1 %or_ln110, i32 %p_load, i32 %add_ln110" [gp.cpp:110]   --->   Operation 86 'select' 'empty_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.79ns) (out node of the LUT)   --->   "%empty_45 = select i1 %or_ln110_1, i32 %p_load11, i32 %select_ln111_1" [gp.cpp:110]   --->   Operation 87 'select' 'empty_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %pp_1, i32 %pp_write_assign" [gp.cpp:110]   --->   Operation 88 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 89 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %nn_1, i32 %nn_write_assign" [gp.cpp:110]   --->   Operation 89 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 90 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %empty_44, i32 %empty_43" [gp.cpp:110]   --->   Operation 90 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 91 [1/1] (1.61ns)   --->   "%store_ln110 = store i32 %empty_45, i32 %empty" [gp.cpp:110]   --->   Operation 91 'store' 'store_ln110' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.body" [gp.cpp:104]   --->   Operation 92 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 5.904ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln104', gp.cpp:104) of constant 0 on local variable 'c', gp.cpp:104 [24]  (1.610 ns)
	'load' operation 31 bit ('c', gp.cpp:104) on local variable 'c', gp.cpp:104 [29]  (0.000 ns)
	'add' operation 15 bit ('add_ln106', gp.cpp:106) [43]  (2.142 ns)
	'getelementptr' operation 15 bit ('M_e_0_addr', gp.cpp:106) [45]  (0.000 ns)
	'load' operation 32 bit ('M_e_0_load', gp.cpp:106) on array 'M_e_0' [55]  (2.152 ns)

 <State 2>: 4.277ns
The critical path consists of the following:
	'add' operation 31 bit ('add_ln104', gp.cpp:104) [32]  (2.667 ns)
	'store' operation 0 bit ('store_ln104', gp.cpp:104) of variable 'add_ln104', gp.cpp:104 on local variable 'c', gp.cpp:104 [86]  (1.610 ns)

 <State 3>: 3.827ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load_2', gp.cpp:108) on array 'M_e_0' [61]  (2.152 ns)
	'sparsemux' operation 32 bit ('e2', gp.cpp:108) [65]  (1.675 ns)

 <State 4>: 7.832ns
The critical path consists of the following:
	'sub' operation 33 bit ('sub_ln111', gp.cpp:111) [70]  (2.702 ns)
	'icmp' operation 1 bit ('icmp_ln111', gp.cpp:111) [72]  (2.724 ns)
	'select' operation 32 bit ('select_ln111', gp.cpp:111) [74]  (0.000 ns)
	'select' operation 32 bit ('nn_1', gp.cpp:110) [81]  (0.796 ns)
	'store' operation 0 bit ('store_ln110', gp.cpp:110) of variable 'nn_1', gp.cpp:110 on local variable 'nn_write_assign' [85]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
