

================================================================
== Vitis HLS Report for 'ByteCpy_115'
================================================================
* Date:           Wed Dec  7 16:29:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.650 us|  0.650 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteCpy_label1  |       64|       64|         2|          -|          -|    32|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln116 = store i6 0, i6 %idx" [clefia.c:116]   --->   Operation 5 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 6 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%idx_load = load i6 %idx" [clefia.c:117]   --->   Operation 7 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.42ns)   --->   "%icmp_ln116 = icmp_eq  i6 %idx_load, i6 32" [clefia.c:116]   --->   Operation 9 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %idx_load, i6 1" [clefia.c:117]   --->   Operation 10 'add' 'add_ln117' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %while.body.split, void %while.end.loopexit" [clefia.c:116]   --->   Operation 11 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %idx_load" [clefia.c:117]   --->   Operation 12 'zext' 'zext_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:117]   --->   Operation 14 'load' 'src_load' <Predicate = (!icmp_ln116)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln116 = store i6 %add_ln117, i6 %idx" [clefia.c:116]   --->   Operation 15 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 1.58>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 16 'ret' 'ret_ln119' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:117]   --->   Operation 17 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 18 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:117]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 20 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln116 = br void %while.body" [clefia.c:116]   --->   Operation 21 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111]
store_ln116        (store            ) [ 0000]
br_ln116           (br               ) [ 0000]
idx_load           (load             ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln116         (icmp             ) [ 0011]
add_ln117          (add              ) [ 0000]
br_ln116           (br               ) [ 0000]
zext_ln117         (zext             ) [ 0001]
src_addr           (getelementptr    ) [ 0001]
store_ln116        (store            ) [ 0000]
ret_ln119          (ret              ) [ 0000]
specloopname_ln117 (specloopname     ) [ 0000]
dst_addr           (getelementptr    ) [ 0000]
src_load           (load             ) [ 0000]
store_ln117        (store            ) [ 0000]
br_ln116           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="idx_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="src_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="6" slack="0"/>
<pin id="30" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="5" slack="0"/>
<pin id="35" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="37" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="dst_addr_gep_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="8" slack="0"/>
<pin id="41" dir="0" index="1" bw="1" slack="0"/>
<pin id="42" dir="0" index="2" bw="6" slack="1"/>
<pin id="43" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln117_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln116_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="6" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="idx_load_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="1"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="icmp_ln116_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="add_ln117_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="zext_ln117_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln116_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="1"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="idx_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="93" class="1005" name="zext_ln117_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117 "/>
</bind>
</comp>

<comp id="98" class="1005" name="src_addr_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="1"/>
<pin id="100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="16" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="44"><net_src comp="0" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="51"><net_src comp="33" pin="3"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="39" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="65"><net_src comp="58" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="58" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="58" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="82"><net_src comp="67" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="22" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="88"><net_src comp="83" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="89"><net_src comp="83" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="96"><net_src comp="73" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="39" pin=2"/></net>

<net id="101"><net_src comp="26" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="33" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: ByteCpy.115 : src | {2 3 }
  - Chain level:
	State 1
		store_ln116 : 1
	State 2
		icmp_ln116 : 1
		add_ln117 : 1
		br_ln116 : 2
		zext_ln117 : 1
		src_addr : 2
		src_load : 3
		store_ln116 : 2
	State 3
		store_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln117_fu_67 |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln116_fu_61 |    0    |    10   |
|----------|------------------|---------|---------|
|   zext   | zext_ln117_fu_73 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    24   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    idx_reg_83   |    6   |
| src_addr_reg_98 |    5   |
|zext_ln117_reg_93|   64   |
+-----------------+--------+
|      Total      |   75   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   75   |   33   |
+-----------+--------+--------+--------+
