{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671092042208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671092042209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 00:14:01 2022 " "Processing started: Thu Dec 15 00:14:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671092042209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671092042209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_2 -c Final_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_2 -c Final_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671092042209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671092042846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671092042846 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 counter.v(15) " "Verilog HDL Expression warning at counter.v(15): truncated literal to match 1 bits" {  } { { "counter.v" "" { Text "C:/Users/carib/CST133/Final_2/counter.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1671092060285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/carib/CST133/Final_2/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671092060287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671092060287 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 counter_2.v(15) " "Verilog HDL Expression warning at counter_2.v(15): truncated literal to match 1 bits" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1671092060290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_2 " "Found entity 1: counter_2" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671092060290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671092060290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_2.v 1 1 " "Found 1 design units, including 1 entities, in source file final_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_2 " "Found entity 1: Final_2" {  } { { "Final_2.v" "" { Text "C:/Users/carib/CST133/Final_2/Final_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671092060293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671092060293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_2 " "Elaborating entity \"Final_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671092060363 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Q Final_2.v(11) " "Output port \"Q\" at Final_2.v(11) has no driver" {  } { { "Final_2.v" "" { Text "C:/Users/carib/CST133/Final_2/Final_2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1671092060364 "|Final_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "Final_2.v" "c1" { Text "C:/Users/carib/CST133/Final_2/Final_2.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671092060378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(39) " "Verilog HDL assignment warning at counter.v(39): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "C:/Users/carib/CST133/Final_2/counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671092060379 "|Final_2|counter:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(40) " "Verilog HDL assignment warning at counter.v(40): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "C:/Users/carib/CST133/Final_2/counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671092060379 "|Final_2|counter:c1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m counter.v(52) " "Verilog HDL Always Construct warning at counter.v(52): variable \"m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.v" "" { Text "C:/Users/carib/CST133/Final_2/counter.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1671092060379 "|Final_2|counter:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2 counter_2:c2 " "Elaborating entity \"counter_2\" for hierarchy \"counter_2:c2\"" {  } { { "Final_2.v" "c2" { Text "C:/Users/carib/CST133/Final_2/Final_2.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671092060380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_2.v(43) " "Verilog HDL assignment warning at counter_2.v(43): truncated value with size 32 to match size of target (3)" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671092060381 "|Final_2|counter_2:c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_2.v(45) " "Verilog HDL assignment warning at counter_2.v(45): truncated value with size 32 to match size of target (3)" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1671092060382 "|Final_2|counter_2:c2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "counter_2.v(58) " "Verilog HDL Case Statement warning at counter_2.v(58): case item expression covers a value already covered by a previous case item" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1671092060382 "|Final_2|counter_2:c2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "counter_2.v(74) " "Verilog HDL Case Statement warning at counter_2.v(74): case item expression covers a value already covered by a previous case item" {  } { { "counter_2.v" "" { Text "C:/Users/carib/CST133/Final_2/counter_2.v" 74 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1671092060382 "|Final_2|counter_2:c2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671092060537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 00:14:20 2022 " "Processing ended: Thu Dec 15 00:14:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671092060537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671092060537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671092060537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671092060537 ""}
