<?xml version="1.0"?>
<!--
  Copyright %copyright_year% Microchip Technology Inc.

  SPDX-License-Identifier: Apache-2.0

  Licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

  Unless required by applicable law or agreed to in writing, software
  distributed under the License is distributed on an "AS IS" BASIS,
  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  See the License for the specific language governing permissions and
  limitations under the License.
-->
<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="4.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <file timestamp="2023-01-20T11:01:06Z"/>
  <variants>
    <variant ordercode="PIC32CX5112MTSH128-AU" package="TQFP128" pinout="TQFP128" speedmax="240" tempmax="+85" tempmin="-40" vccmax="3.6" vccmin="2.25"/>
  </variants>
  <devices>
    <device architecture="CORTEX-M4" family="PIC32CXMT" name="PIC32CX5112MTSH128S1" series="PIC32CXMTSH">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="PERIPHERALS" start="0x40000000" size="0x20000000" type="io" rw="RW"/>
          <memory-segment name="IRAM1" start="0x00000000" size="0x00008000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="IRAM2" start="0x20088000" size="0x00004000" type="ram" rw="RW" exec="true"/>
          <memory-segment name="CORTEXM_PRIVATE_PB" start="0xE0000000" size="0x00100000" type="other" rw="RW"/>
        </address-space>
      </address-spaces>
      <peripherals>
        <module name="ACC" id="04597" version="C">
          <instance name="ACC">
            <register-group address-space="base" name="ACC" name-in-module="ACC" offset="0x40028000"/>
            <parameters>
              <param name="INSTANCE_ID" value="25"/>
              <param name="CLOCK_ID" value="25"/>
            </parameters>
            <signals>
              <signal pad="PA29" function="X1" group="AD" index="0"/>
              <signal pad="PA29" function="X1" group="ACC_INP" index="0"/>
              <signal pad="PA29" function="X1" group="XIN"/>
              <signal pad="PA30" function="X1" group="AD" index="1"/>
              <signal pad="PA30" function="X1" group="ACC_INP" index="1"/>
              <signal pad="PA31" function="X1" group="AD" index="2"/>
              <signal pad="PA31" function="X1" group="ACC_INP" index="2"/>
              <signal pad="PB0" function="X1" group="AD" index="3"/>
              <signal pad="PB0" function="X1" group="ACC_INN" index="0"/>
              <signal pad="PB0" function="X1" group="XOUT"/>
              <signal pad="PB1" function="X1" group="AD" index="4"/>
              <signal pad="PB1" function="X1" group="ACC_INN" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="ADC" id="44134" version="N">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0x40024000"/>
            <parameters>
              <param name="INSTANCE_ID" value="24"/>
              <param name="CLOCK_ID" value="24"/>
            </parameters>
            <signals>
              <signal pad="PA29" function="X1" group="AD" index="0"/>
              <signal pad="PA29" function="X1" group="ACC_INP" index="0"/>
              <signal pad="PA29" function="X1" group="XIN"/>
              <signal pad="PA30" function="X1" group="AD" index="1"/>
              <signal pad="PA30" function="X1" group="ACC_INP" index="1"/>
              <signal pad="PA31" function="X1" group="AD" index="2"/>
              <signal pad="PA31" function="X1" group="ACC_INP" index="2"/>
              <signal pad="PB0" function="X1" group="AD" index="3"/>
              <signal pad="PB0" function="X1" group="ACC_INN" index="0"/>
              <signal pad="PB0" function="X1" group="XOUT"/>
              <signal pad="PB1" function="X1" group="AD" index="4"/>
              <signal pad="PB1" function="X1" group="ACC_INN" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="CHIPID" id="6417" version="ZW">
          <instance name="CHIPID">
            <register-group address-space="base" name="CHIPID" name-in-module="CHIPID" offset="0x40050200"/>
          </instance>
        </module>
        <module name="DWDT" id="04686" version="C">
          <instance name="DWDT">
            <register-group address-space="base" name="DWDT" name-in-module="DWDT" offset="0x40052000"/>
            <parameters>
              <param name="INSTANCE_ID" value="4"/>
            </parameters>
          </instance>
        </module>
        <module name="EMAFE" id="04742" version="C">
          <instance name="EMAFE">
            <register-group address-space="base" name="EMAFE" name-in-module="EMAFE" offset="0x48000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="75"/>
              <param name="CLOCK_ID" value="75"/>
              <param name="INSTANCE_ID_SLINK" value="76"/>
              <param name="INSTANCE_ID_DATA" value="77"/>
            </parameters>
            <signals>
              <signal pad="PD25" function="A" group="EMAFE_DIN" index="0"/>
              <signal pad="PD26" function="A" group="EMAFE_DIN" index="1"/>
              <signal pad="PD27" function="A" group="EMAFE_DIN" index="2"/>
              <signal pad="PD28" function="A" group="EMAFE_DIN" index="3"/>
              <signal pad="PD24" function="A" group="EMAFE_FSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="FLEXCOM" id="11268" version="ZH">
          <instance name="FLEXCOM0">
            <register-group address-space="base" name="FLEXCOM0" name-in-module="FLEXCOM" offset="0x40000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="9"/>
              <param name="CLOCK_ID" value="9"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA4" function="A" group="FLEXCOM0_IO" index="0"/>
              <signal pad="PA5" function="A" group="FLEXCOM0_IO" index="1"/>
              <signal pad="PA6" function="A" group="FLEXCOM0_IO" index="2"/>
              <signal pad="PA7" function="A" group="FLEXCOM0_IO" index="3"/>
              <signal pad="PA6" function="B" group="FLEXCOM0_IO" index="4"/>
              <signal pad="PA29" function="B" group="FLEXCOM0_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM1">
            <register-group address-space="base" name="FLEXCOM1" name-in-module="FLEXCOM" offset="0x40004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="10"/>
              <param name="CLOCK_ID" value="10"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA8" function="A" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PC2" function="B" group="FLEXCOM1_IO" index="0"/>
              <signal pad="PA9" function="A" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PC3" function="B" group="FLEXCOM1_IO" index="1"/>
              <signal pad="PA10" function="A" group="FLEXCOM1_IO" index="2"/>
              <signal pad="PA11" function="A" group="FLEXCOM1_IO" index="3"/>
              <signal pad="PA10" function="B" group="FLEXCOM1_IO" index="4"/>
              <signal pad="PA29" function="C" group="FLEXCOM1_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM2">
            <register-group address-space="base" name="FLEXCOM2" name-in-module="FLEXCOM" offset="0x40008000"/>
            <parameters>
              <param name="INSTANCE_ID" value="11"/>
              <param name="CLOCK_ID" value="11"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA12" function="A" group="FLEXCOM2_IO" index="0"/>
              <signal pad="PA13" function="A" group="FLEXCOM2_IO" index="1"/>
              <signal pad="PA14" function="A" group="FLEXCOM2_IO" index="2"/>
              <signal pad="PA15" function="A" group="FLEXCOM2_IO" index="3"/>
              <signal pad="PA14" function="B" group="FLEXCOM2_IO" index="4"/>
              <signal pad="PA29" function="D" group="FLEXCOM2_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM3">
            <register-group address-space="base" name="FLEXCOM3" name-in-module="FLEXCOM" offset="0x4000C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="12"/>
              <param name="CLOCK_ID" value="12"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA16" function="A" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PB9" function="B" group="FLEXCOM3_IO" index="0"/>
              <signal pad="PA17" function="A" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PB10" function="B" group="FLEXCOM3_IO" index="1"/>
              <signal pad="PA18" function="A" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PB11" function="B" group="FLEXCOM3_IO" index="2"/>
              <signal pad="PA19" function="A" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PB12" function="B" group="FLEXCOM3_IO" index="3"/>
              <signal pad="PA18" function="B" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PB0" function="B" group="FLEXCOM3_IO" index="4"/>
              <signal pad="PB11" function="C" group="FLEXCOM3_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM4">
            <register-group address-space="base" name="FLEXCOM4" name-in-module="FLEXCOM" offset="0x40010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="13"/>
              <param name="CLOCK_ID" value="13"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PB5" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PB24" function="B" group="FLEXCOM4_IO" index="0"/>
              <signal pad="PB6" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PB25" function="B" group="FLEXCOM4_IO" index="1"/>
              <signal pad="PB7" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PB26" function="B" group="FLEXCOM4_IO" index="2"/>
              <signal pad="PB8" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PC0" function="B" group="FLEXCOM4_IO" index="3"/>
              <signal pad="PB7" function="C" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PB26" function="C" group="FLEXCOM4_IO" index="4"/>
              <signal pad="PC1" function="B" group="FLEXCOM4_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM5">
            <register-group address-space="base" name="FLEXCOM5" name-in-module="FLEXCOM" offset="0x40014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="14"/>
              <param name="CLOCK_ID" value="14"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA24" function="B" group="FLEXCOM5_IO" index="0"/>
              <signal pad="PB20" function="B" group="FLEXCOM5_IO" index="0"/>
              <signal pad="PC9" function="A" group="FLEXCOM5_IO" index="0"/>
              <signal pad="PA23" function="B" group="FLEXCOM5_IO" index="1"/>
              <signal pad="PB21" function="B" group="FLEXCOM5_IO" index="1"/>
              <signal pad="PC8" function="A" group="FLEXCOM5_IO" index="1"/>
              <signal pad="PA22" function="B" group="FLEXCOM5_IO" index="2"/>
              <signal pad="PB22" function="B" group="FLEXCOM5_IO" index="2"/>
              <signal pad="PC7" function="A" group="FLEXCOM5_IO" index="2"/>
              <signal pad="PA21" function="B" group="FLEXCOM5_IO" index="3"/>
              <signal pad="PB23" function="B" group="FLEXCOM5_IO" index="3"/>
              <signal pad="PC6" function="A" group="FLEXCOM5_IO" index="3"/>
              <signal pad="PA22" function="C" group="FLEXCOM5_IO" index="4"/>
              <signal pad="PB15" function="B" group="FLEXCOM5_IO" index="4"/>
              <signal pad="PB22" function="C" group="FLEXCOM5_IO" index="4"/>
              <signal pad="PC7" function="C" group="FLEXCOM5_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM6">
            <register-group address-space="base" name="FLEXCOM6" name-in-module="FLEXCOM" offset="0x40018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="15"/>
              <param name="CLOCK_ID" value="15"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PA0" function="A" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PA25" function="B" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PC6" function="B" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PC16" function="A" group="FLEXCOM6_IO" index="0"/>
              <signal pad="PA1" function="A" group="FLEXCOM6_IO" index="1"/>
              <signal pad="PA26" function="B" group="FLEXCOM6_IO" index="1"/>
              <signal pad="PC7" function="B" group="FLEXCOM6_IO" index="1"/>
              <signal pad="PC17" function="A" group="FLEXCOM6_IO" index="1"/>
              <signal pad="PA27" function="B" group="FLEXCOM6_IO" index="2"/>
              <signal pad="PC18" function="A" group="FLEXCOM6_IO" index="2"/>
              <signal pad="PA28" function="B" group="FLEXCOM6_IO" index="3"/>
              <signal pad="PC19" function="A" group="FLEXCOM6_IO" index="3"/>
              <signal pad="PA27" function="C" group="FLEXCOM6_IO" index="4"/>
              <signal pad="PB16" function="B" group="FLEXCOM6_IO" index="4"/>
              <signal pad="PC18" function="B" group="FLEXCOM6_IO" index="4"/>
            </signals>
          </instance>
          <instance name="FLEXCOM7">
            <register-group address-space="base" name="FLEXCOM7" name-in-module="FLEXCOM" offset="0x4001C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="16"/>
              <param name="CLOCK_ID" value="16"/>
              <param name="USART_FIFO_SIZE" value="8"/>
              <param name="SPI_FIFO_SIZE" value="8"/>
              <param name="TWI_FIFO_SIZE" value="8"/>
            </parameters>
            <signals>
              <signal pad="PB4" function="B" group="FLEXCOM7_IO" index="0"/>
              <signal pad="PC13" function="B" group="FLEXCOM7_IO" index="0"/>
              <signal pad="PC21" function="A" group="FLEXCOM7_IO" index="0"/>
              <signal pad="PB3" function="B" group="FLEXCOM7_IO" index="1"/>
              <signal pad="PC12" function="B" group="FLEXCOM7_IO" index="1"/>
              <signal pad="PC20" function="A" group="FLEXCOM7_IO" index="1"/>
              <signal pad="PB2" function="B" group="FLEXCOM7_IO" index="2"/>
              <signal pad="PC15" function="B" group="FLEXCOM7_IO" index="2"/>
              <signal pad="PB1" function="B" group="FLEXCOM7_IO" index="3"/>
              <signal pad="PC14" function="B" group="FLEXCOM7_IO" index="3"/>
              <signal pad="PB2" function="C" group="FLEXCOM7_IO" index="4"/>
              <signal pad="PC11" function="B" group="FLEXCOM7_IO" index="4"/>
            </signals>
          </instance>
        </module>
        <module name="GPBR" id="6378" version="R">
          <instance name="GPBR">
            <register-group address-space="base" name="GPBR" name-in-module="GPBR" offset="0x40053060"/>
          </instance>
        </module>
        <module name="IPC" id="11204" version="D">
          <instance name="IPC0">
            <register-group address-space="base" name="IPC0" name-in-module="IPC" offset="0x4002C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="28"/>
              <param name="CLOCK_ID" value="28"/>
            </parameters>
          </instance>
          <instance name="IPC1">
            <register-group address-space="base" name="IPC1" name-in-module="IPC" offset="0x48014000"/>
            <parameters>
              <param name="INSTANCE_ID" value="88"/>
              <param name="CLOCK_ID" value="88"/>
            </parameters>
          </instance>
        </module>
        <module name="MATRIX" id="6342" version="J">
          <instance name="MATRIX1">
            <register-group address-space="base" name="MATRIX1" name-in-module="MATRIX" offset="0x40044000"/>
            <parameters>
              <param name="INSTANCE_ID" value="61"/>
            </parameters>
          </instance>
          <instance name="MATRIX2">
            <register-group address-space="base" name="MATRIX2" name-in-module="MATRIX" offset="0x4A000000"/>
            <parameters>
              <param name="INSTANCE_ID" value="94"/>
            </parameters>
          </instance>
          <instance name="MATRIX3">
            <register-group address-space="base" name="MATRIX3" name-in-module="MATRIX" offset="0x48020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="95"/>
            </parameters>
          </instance>
        </module>
        <module name="MCSPI" id="04462" version="H">
          <instance name="MCSPI">
            <register-group address-space="base" name="MCSPI" name-in-module="MCSPI" offset="0x48018000"/>
            <parameters>
              <param name="INSTANCE_ID" value="89"/>
              <param name="CLOCK_ID" value="89"/>
            </parameters>
            <signals>
              <signal pad="PD6" function="A" group="MCSPI_MISO"/>
              <signal pad="PD22" function="A" group="MCSPI_MISO"/>
              <signal pad="PD7" function="A" group="MCSPI_MOSI" index="0"/>
              <signal pad="PD21" function="A" group="MCSPI_MOSI" index="0"/>
              <signal pad="PD8" function="B" group="MCSPI_MOSI" index="1"/>
              <signal pad="PD9" function="B" group="MCSPI_MOSI" index="2"/>
              <signal pad="PD10" function="B" group="MCSPI_MOSI" index="3"/>
              <signal pad="PD8" function="A" group="MCSPI_NPCS" index="0"/>
              <signal pad="PD23" function="A" group="MCSPI_NPCS" index="0"/>
              <signal pad="PD9" function="A" group="MCSPI_NPCS" index="1"/>
              <signal pad="PD10" function="A" group="MCSPI_NPCS" index="2"/>
              <signal pad="PD11" function="A" group="MCSPI_NPCS" index="3"/>
              <signal pad="PD5" function="A" group="MCSPI_SPCK"/>
              <signal pad="PD20" function="A" group="MCSPI_SPCK"/>
            </signals>
          </instance>
        </module>
        <module name="MEM2MEM" id="11211" version="C">
          <instance name="MEM2MEM0">
            <register-group address-space="base" name="MEM2MEM0" name-in-module="MEM2MEM" offset="0x40034000"/>
            <parameters>
              <param name="INSTANCE_ID" value="30"/>
              <param name="CLOCK_ID" value="30"/>
            </parameters>
          </instance>
          <instance name="MEM2MEM1">
            <register-group address-space="base" name="MEM2MEM1" name-in-module="MEM2MEM" offset="0x48004000"/>
            <parameters>
              <param name="INSTANCE_ID" value="78"/>
              <param name="CLOCK_ID" value="78"/>
            </parameters>
          </instance>
        </module>
        <module name="PIO" id="11264" version="O">
          <instance name="PIO0">
            <register-group address-space="base" name="PIO0" name-in-module="PIO" offset="0x40048000"/>
            <parameters>
              <param name="CLOCK_ID" value="17"/>
            </parameters>
            <signals>
              <signal group="P" index="2" function="default" pad="PA2"/>
              <signal group="P" index="3" function="default" pad="PA3"/>
              <signal group="P" index="4" function="default" pad="PA4"/>
              <signal group="P" index="5" function="default" pad="PA5"/>
              <signal group="P" index="6" function="default" pad="PA6"/>
              <signal group="P" index="7" function="default" pad="PA7"/>
              <signal group="P" index="8" function="default" pad="PA8"/>
              <signal group="P" index="9" function="default" pad="PA9"/>
              <signal group="P" index="10" function="default" pad="PA10"/>
              <signal group="P" index="11" function="default" pad="PA11"/>
              <signal group="P" index="12" function="default" pad="PA12"/>
              <signal group="P" index="13" function="default" pad="PA13"/>
              <signal group="P" index="14" function="default" pad="PA14"/>
              <signal group="P" index="15" function="default" pad="PA15"/>
              <signal group="P" index="16" function="default" pad="PA16"/>
              <signal group="P" index="17" function="default" pad="PA17"/>
              <signal group="P" index="18" function="default" pad="PA18"/>
              <signal group="P" index="19" function="default" pad="PA19"/>
              <signal group="P" index="20" function="default" pad="PA20"/>
              <signal group="P" index="21" function="default" pad="PA21"/>
              <signal group="P" index="22" function="default" pad="PA22"/>
              <signal group="P" index="23" function="default" pad="PA23"/>
              <signal group="P" index="24" function="default" pad="PA24"/>
              <signal group="P" index="25" function="default" pad="PA25"/>
              <signal group="P" index="26" function="default" pad="PA26"/>
              <signal group="P" index="27" function="default" pad="PA27"/>
              <signal group="P" index="28" function="default" pad="PA28"/>
              <signal group="P" index="29" function="default" pad="PA29"/>
              <signal group="P" index="30" function="default" pad="PA30"/>
              <signal group="P" index="31" function="default" pad="PA31"/>
              <signal group="P" index="32" function="default" pad="PB0"/>
              <signal group="P" index="33" function="default" pad="PB1"/>
              <signal group="P" index="34" function="default" pad="PB2"/>
              <signal group="P" index="35" function="default" pad="PB3"/>
              <signal group="P" index="36" function="default" pad="PB4"/>
              <signal group="P" index="37" function="default" pad="PB5"/>
              <signal group="P" index="38" function="default" pad="PB6"/>
              <signal group="P" index="39" function="default" pad="PB7"/>
              <signal group="P" index="40" function="default" pad="PB8"/>
              <signal group="P" index="41" function="default" pad="PB9"/>
              <signal group="P" index="42" function="default" pad="PB10"/>
              <signal group="P" index="43" function="default" pad="PB11"/>
              <signal group="P" index="44" function="default" pad="PB12"/>
              <signal group="P" index="45" function="default" pad="PB13"/>
              <signal group="P" index="46" function="default" pad="PB14"/>
              <signal group="P" index="47" function="default" pad="PB15"/>
              <signal group="P" index="48" function="default" pad="PB16"/>
              <signal group="P" index="49" function="default" pad="PB17"/>
              <signal group="P" index="50" function="default" pad="PB18"/>
              <signal group="P" index="51" function="default" pad="PB19"/>
              <signal group="P" index="52" function="default" pad="PB20"/>
              <signal group="P" index="54" function="default" pad="PB22"/>
              <signal group="P" index="55" function="default" pad="PB23"/>
              <signal group="P" index="56" function="default" pad="PB24"/>
              <signal group="P" index="57" function="default" pad="PB25"/>
              <signal group="P" index="58" function="default" pad="PB26"/>
              <signal group="P" index="64" function="default" pad="PC0"/>
              <signal group="P" index="65" function="default" pad="PC1"/>
              <signal group="P" index="66" function="default" pad="PC2"/>
              <signal group="P" index="67" function="default" pad="PC3"/>
              <signal group="P" index="69" function="default" pad="PC5"/>
              <signal group="P" index="70" function="default" pad="PC6"/>
              <signal group="P" index="71" function="default" pad="PC7"/>
              <signal group="P" index="72" function="default" pad="PC8"/>
              <signal group="P" index="73" function="default" pad="PC9"/>
              <signal group="P" index="74" function="default" pad="PC10"/>
              <signal group="P" index="75" function="default" pad="PC11"/>
              <signal group="P" index="76" function="default" pad="PC12"/>
              <signal group="P" index="77" function="default" pad="PC13"/>
              <signal group="P" index="78" function="default" pad="PC14"/>
              <signal group="P" index="79" function="default" pad="PC15"/>
              <signal group="P" index="80" function="default" pad="PC16"/>
              <signal group="P" index="81" function="default" pad="PC17"/>
              <signal group="P" index="82" function="default" pad="PC18"/>
              <signal group="P" index="83" function="default" pad="PC19"/>
              <signal group="P" index="84" function="default" pad="PC20"/>
              <signal group="P" index="85" function="default" pad="PC21"/>
              <signal group="P" index="86" function="default" pad="PC22"/>
            </signals>
          </instance>
          <instance name="PIOA">
            <parameters>
              <param name="INSTANCE_ID" value="17"/>
              <param name="INSTANCE_ID_SEC" value="18"/>
              <param name="PIO_BASE" value="PIO0"/>
              <param name="PIO_GROUP_INDEX" value="0"/>
            </parameters>
          </instance>
          <instance name="PIOB">
            <parameters>
              <param name="INSTANCE_ID" value="19"/>
              <param name="INSTANCE_ID_SEC" value="20"/>
              <param name="PIO_BASE" value="PIO0"/>
              <param name="PIO_GROUP_INDEX" value="1"/>
            </parameters>
          </instance>
          <instance name="PIOC">
            <parameters>
              <param name="INSTANCE_ID" value="21"/>
              <param name="INSTANCE_ID_SEC" value="22"/>
              <param name="PIO_BASE" value="PIO0"/>
              <param name="PIO_GROUP_INDEX" value="2"/>
            </parameters>
          </instance>
          <instance name="PIO1">
            <register-group address-space="base" name="PIO1" name-in-module="PIO" offset="0x4800C000"/>
            <parameters>
              <param name="CLOCK_ID" value="85"/>
            </parameters>
            <signals>
              <signal group="P" index="96" function="default" pad="PD0"/>
              <signal group="P" index="97" function="default" pad="PD1"/>
              <signal group="P" index="98" function="default" pad="PD2"/>
              <signal group="P" index="99" function="default" pad="PD3"/>
              <signal group="P" index="108" function="default" pad="PD12"/>
              <signal group="P" index="109" function="default" pad="PD13"/>
              <signal group="P" index="112" function="default" pad="PD16"/>
              <signal group="P" index="113" function="default" pad="PD17"/>
              <signal group="P" index="114" function="default" pad="PD18"/>
              <signal group="P" index="115" function="default" pad="PD19"/>
            </signals>
          </instance>
          <instance name="PIOD">
            <parameters>
              <param name="INSTANCE_ID" value="85"/>
              <param name="INSTANCE_ID_SEC" value="86"/>
              <param name="PIO_BASE" value="PIO1"/>
              <param name="PIO_GROUP_INDEX" value="0"/>
            </parameters>
          </instance>
        </module>
        <module name="PMC" id="44171" version="I">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0x46800000"/>
            <parameters>
              <param name="INSTANCE_ID" value="6"/>
            </parameters>
            <signals>
              <signal pad="PA20" function="A" group="PCK" index="0"/>
              <signal pad="PC22" function="A" group="PCK" index="0"/>
              <signal pad="PA2" function="A" group="PCK" index="1"/>
              <signal pad="PB1" function="C" group="PCK" index="1"/>
              <signal pad="PC5" function="A" group="PCK" index="2"/>
              <signal pad="PD4" function="B" group="PCK" index="2"/>
              <signal pad="PD29" function="A" group="PCK" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="6343" version="ZM">
          <instance name="PWM">
            <register-group address-space="base" name="PWM" name-in-module="PWM" offset="0x4801C000"/>
            <parameters>
              <param name="INSTANCE_ID" value="90"/>
              <param name="CLOCK_ID" value="90"/>
              <param name="FAULT_PWM_ID0" value="0x0" caption="Fault 0 - PWM0_PWMFI0 Input pin"/>
              <param name="FAULT_PWM_ID1" value="0x1" caption="Fault 1 - PWM0_PWMFI1 Input pin"/>
              <param name="FAULT_PWM_ID2" value="0x2" caption="Fault 2 - Main Osc (PMC)"/>
              <param name="FAULT_PWM_ID3" value="0x3" caption="Fault 3 - ADC"/>
              <param name="FAULT_PWM_ID4" value="0x4" caption="Fault 4 - TC3"/>
              <param name="FAULT_PWM_ID5" value="0x5" caption="Fault 5 - TC0"/>
              <param name="FAULT_PWM_ID6" value="0x6" caption="Fault 6 - TC1"/>
              <param name="FAULT_PWM_ID7" value="0x7" caption="Fault 7 - TC2"/>
            </parameters>
            <signals>
              <signal pad="PD3" function="C" group="PWMH" index="0"/>
              <signal pad="PD15" function="B" group="PWMH" index="1"/>
              <signal pad="PD16" function="B" group="PWMH" index="2"/>
              <signal pad="PD17" function="A" group="PWML" index="0"/>
              <signal pad="PD18" function="A" group="PWML" index="1"/>
              <signal pad="PD19" function="A" group="PWML" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="QSPI" id="44132" version="G">
          <instance name="QSPI">
            <register-group address-space="base" name="QSPI" name-in-module="QSPI" offset="0x40020000"/>
            <parameters>
              <param name="INSTANCE_ID" value="23"/>
              <param name="CLOCK_ID" value="23"/>
            </parameters>
            <signals>
              <signal pad="PC14" function="A" group="QCS"/>
              <signal pad="PC13" function="A" group="QIO" index="0"/>
              <signal pad="PC12" function="A" group="QIO" index="1"/>
              <signal pad="PC11" function="A" group="QIO" index="2"/>
              <signal pad="PC10" function="A" group="QIO" index="3"/>
              <signal pad="PC15" function="A" group="QSCK"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" id="04678" version="G">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0x40053000"/>
            <parameters>
              <param name="INSTANCE_ID" value="1"/>
            </parameters>
          </instance>
        </module>
        <module name="RTC" id="04575" version="G">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0x40053100"/>
            <parameters>
              <param name="INSTANCE_ID" value="2"/>
            </parameters>
          </instance>
        </module>
        <module name="RTT" id="6081" version="Q">
          <instance name="RTT">
            <register-group address-space="base" name="RTT" name-in-module="RTT" offset="0x40053020"/>
            <parameters>
              <param name="INSTANCE_ID" value="3"/>
            </parameters>
          </instance>
        </module>
        <module name="SFR" id="04478" version="D">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0x40050400"/>
          </instance>
        </module>
        <module name="SFRBU" id="04479" version="A">
          <instance name="SFRBU">
            <register-group address-space="base" name="SFRBU" name-in-module="SFRBU" offset="0x40050600"/>
          </instance>
        </module>
        <module name="SLCDC" id="6259" version="K">
          <instance name="SLCDC">
            <register-group address-space="base" name="SLCDC" name-in-module="SLCDC" offset="0x40030000"/>
            <parameters>
              <param name="INSTANCE_ID" value="29"/>
            </parameters>
            <signals>
              <signal pad="PA21" function="A" group="COM" index="0"/>
              <signal pad="PA22" function="A" group="COM" index="1"/>
              <signal pad="PA23" function="A" group="COM" index="2"/>
              <signal pad="PA24" function="A" group="COM" index="3"/>
              <signal pad="PA25" function="A" group="COM" index="4"/>
              <signal pad="PA26" function="A" group="COM" index="5"/>
              <signal pad="PA27" function="A" group="COM" index="6"/>
              <signal pad="PA28" function="A" group="COM" index="7"/>
              <signal pad="PA29" function="A" group="SEG" index="0"/>
              <signal pad="PA30" function="A" group="SEG" index="1"/>
              <signal pad="PA31" function="A" group="SEG" index="2"/>
              <signal pad="PB0" function="A" group="SEG" index="3"/>
              <signal pad="PB1" function="A" group="SEG" index="4"/>
              <signal pad="PB2" function="A" group="SEG" index="5"/>
              <signal pad="PB3" function="A" group="SEG" index="6"/>
              <signal pad="PB4" function="A" group="SEG" index="7"/>
              <signal pad="PB5" function="A" group="SEG" index="8"/>
              <signal pad="PB6" function="A" group="SEG" index="9"/>
              <signal pad="PB7" function="A" group="SEG" index="10"/>
              <signal pad="PB8" function="A" group="SEG" index="11"/>
              <signal pad="PB9" function="A" group="SEG" index="12"/>
              <signal pad="PB10" function="A" group="SEG" index="13"/>
              <signal pad="PB11" function="A" group="SEG" index="14"/>
              <signal pad="PB12" function="A" group="SEG" index="15"/>
              <signal pad="PB13" function="A" group="SEG" index="16"/>
              <signal pad="PB14" function="A" group="SEG" index="17"/>
              <signal pad="PB15" function="A" group="SEG" index="18"/>
              <signal pad="PB16" function="A" group="SEG" index="19"/>
              <signal pad="PB17" function="A" group="SEG" index="20"/>
              <signal pad="PB18" function="A" group="SEG" index="21"/>
              <signal pad="PB19" function="A" group="SEG" index="22"/>
              <signal pad="PB20" function="A" group="SEG" index="23"/>
              <signal pad="PB21" function="A" group="SEG" index="24"/>
              <signal pad="PB22" function="A" group="SEG" index="25"/>
              <signal pad="PB23" function="A" group="SEG" index="26"/>
              <signal pad="PB24" function="A" group="SEG" index="27"/>
              <signal pad="PB25" function="A" group="SEG" index="28"/>
              <signal pad="PB26" function="A" group="SEG" index="29"/>
              <signal pad="PC0" function="A" group="SEG" index="30"/>
              <signal pad="PC1" function="A" group="SEG" index="31"/>
            </signals>
          </instance>
        </module>
        <module name="SUPC" id="04670" version="E">
          <instance name="SUPC">
            <register-group address-space="base" name="SUPC" name-in-module="SUPC" offset="0x400531D0"/>
            <parameters>
              <param name="INSTANCE_ID" value="0"/>
              <param name="INSTANCE_ID_WKUP3" value="62"/>
              <param name="INSTANCE_ID_WKUP4" value="63"/>
              <param name="INSTANCE_ID_WKUP5" value="64"/>
              <param name="INSTANCE_ID_WKUP6" value="65"/>
              <param name="INSTANCE_ID_WKUP7" value="66"/>
              <param name="INSTANCE_ID_WKUP8" value="67"/>
              <param name="INSTANCE_ID_WKUP9" value="68"/>
              <param name="INSTANCE_ID_WKUP10" value="69"/>
              <param name="INSTANCE_ID_WKUP11" value="70"/>
              <param name="INSTANCE_ID_WKUP12" value="71"/>
              <param name="INSTANCE_ID_WKUP13" value="72"/>
              <param name="INSTANCE_ID_WKUP14" value="73"/>
              <param name="INSTANCE_ID_WKUP15" value="74"/>
            </parameters>
            <signals>
              <signal pad="PA2" function="X1" group="WKUP" index="3"/>
              <signal pad="PA3" function="X1" group="WKUP" index="4"/>
              <signal pad="PA5" function="X1" group="WKUP" index="5"/>
              <signal pad="PA9" function="X1" group="WKUP" index="6"/>
              <signal pad="PA13" function="X1" group="WKUP" index="7"/>
              <signal pad="PB9" function="X1" group="WKUP" index="9"/>
              <signal pad="PB12" function="X1" group="WKUP" index="10"/>
              <signal pad="PB25" function="X1" group="WKUP" index="8"/>
              <signal pad="PC7" function="X1" group="WKUP" index="11"/>
              <signal pad="PC9" function="X1" group="WKUP" index="12"/>
              <signal pad="PC14" function="X1" group="WKUP" index="13"/>
              <signal pad="PC21" function="X1" group="WKUP" index="14"/>
            </signals>
          </instance>
        </module>
        <module name="SYSCWP" id="04675" version="C">
          <instance name="SYSCWP">
            <register-group address-space="base" name="SYSCWP" name-in-module="SYSCWP" offset="0x400531A0"/>
          </instance>
        </module>
        <module name="TC" id="44162" version="D">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0x40038000"/>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="31"/>
              <param name="CLOCK_ID_CHANNEL0" value="31"/>
              <param name="INSTANCE_ID_CHANNEL1" value="32"/>
              <param name="CLOCK_ID_CHANNEL1" value="32"/>
              <param name="INSTANCE_ID_CHANNEL2" value="33"/>
              <param name="CLOCK_ID_CHANNEL2" value="33"/>
              <param name="INSTANCE_ID_C0SEC" value="40"/>
              <param name="INSTANCE_ID_C1SEC" value="41"/>
              <param name="INSTANCE_ID_C2SEC" value="42"/>
              <param name="TCCLKS_" value="0" caption="MCK0DIV"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK0/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK0/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK0/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA23" function="D" group="TCLK" index="0"/>
              <signal pad="PB1" function="D" group="TCLK" index="1"/>
              <signal pad="PB4" function="D" group="TCLK" index="2"/>
              <signal pad="PA2" function="B" group="TIOA" index="0"/>
              <signal pad="PA25" function="D" group="TIOA" index="0"/>
              <signal pad="PA31" function="D" group="TIOA" index="1"/>
              <signal pad="PB2" function="D" group="TIOA" index="2"/>
              <signal pad="PA3" function="A" group="TIOB" index="0"/>
              <signal pad="PA24" function="D" group="TIOB" index="0"/>
              <signal pad="PB0" function="D" group="TIOB" index="1"/>
              <signal pad="PB3" function="D" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0x4003C000"/>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="34"/>
              <param name="CLOCK_ID_CHANNEL0" value="34"/>
              <param name="INSTANCE_ID_CHANNEL1" value="35"/>
              <param name="CLOCK_ID_CHANNEL1" value="35"/>
              <param name="INSTANCE_ID_CHANNEL2" value="36"/>
              <param name="CLOCK_ID_CHANNEL2" value="36"/>
              <param name="INSTANCE_ID_C0SEC" value="43"/>
              <param name="INSTANCE_ID_C1SEC" value="44"/>
              <param name="INSTANCE_ID_C2SEC" value="45"/>
              <param name="TCCLKS_" value="0" caption="MCK0DIV"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK0/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK0/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK0/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PB14" function="C" group="TCLK" index="3"/>
              <signal pad="PB17" function="C" group="TCLK" index="4"/>
              <signal pad="PC5" function="D" group="TCLK" index="5"/>
              <signal pad="PB8" function="C" group="TIOA" index="3"/>
              <signal pad="PC0" function="C" group="TIOA" index="3"/>
              <signal pad="PB18" function="C" group="TIOA" index="4"/>
              <signal pad="PB5" function="C" group="TIOA" index="5"/>
              <signal pad="PB24" function="C" group="TIOA" index="5"/>
              <signal pad="PB13" function="C" group="TIOB" index="3"/>
              <signal pad="PB19" function="C" group="TIOB" index="4"/>
              <signal pad="PB6" function="C" group="TIOB" index="5"/>
              <signal pad="PB25" function="C" group="TIOB" index="5"/>
            </signals>
          </instance>
          <instance name="TC2">
            <register-group address-space="base" name="TC2" name-in-module="TC" offset="0x40040000"/>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="37"/>
              <param name="CLOCK_ID_CHANNEL0" value="37"/>
              <param name="INSTANCE_ID_CHANNEL1" value="38"/>
              <param name="CLOCK_ID_CHANNEL1" value="38"/>
              <param name="INSTANCE_ID_CHANNEL2" value="39"/>
              <param name="CLOCK_ID_CHANNEL2" value="39"/>
              <param name="INSTANCE_ID_C0SEC" value="46"/>
              <param name="INSTANCE_ID_C1SEC" value="47"/>
              <param name="INSTANCE_ID_C2SEC" value="48"/>
              <param name="TCCLKS_" value="0" caption="MCK0DIV"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK0/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK0/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK0/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PA10" function="C" group="TCLK" index="6"/>
              <signal pad="PC16" function="D" group="TCLK" index="7"/>
              <signal pad="PC19" function="D" group="TCLK" index="8"/>
              <signal pad="PA6" function="C" group="TIOA" index="6"/>
              <signal pad="PC14" function="D" group="TIOA" index="7"/>
              <signal pad="PC17" function="D" group="TIOA" index="8"/>
              <signal pad="PA7" function="C" group="TIOB" index="6"/>
              <signal pad="PC15" function="D" group="TIOB" index="7"/>
              <signal pad="PC18" function="D" group="TIOB" index="8"/>
            </signals>
          </instance>
          <instance name="TC3">
            <register-group address-space="base" name="TC3" name-in-module="TC" offset="0x48008000"/>
            <parameters>
              <param name="INSTANCE_ID_CHANNEL0" value="79"/>
              <param name="CLOCK_ID_CHANNEL0" value="79"/>
              <param name="INSTANCE_ID_CHANNEL1" value="80"/>
              <param name="CLOCK_ID_CHANNEL1" value="80"/>
              <param name="INSTANCE_ID_CHANNEL2" value="81"/>
              <param name="CLOCK_ID_CHANNEL2" value="81"/>
              <param name="INSTANCE_ID_C0SEC" value="82"/>
              <param name="INSTANCE_ID_C1SEC" value="83"/>
              <param name="INSTANCE_ID_C2SEC" value="84"/>
              <param name="TCCLKS_" value="0" caption="MCK0DIV"/>
              <param name="TCCLKS_TIMER_CLOCK1" value="1" caption="GCLK"/>
              <param name="TCCLKS_TIMER_CLOCK2" value="2" caption="MCK0/8"/>
              <param name="TCCLKS_TIMER_CLOCK3" value="3" caption="MCK0/32"/>
              <param name="TCCLKS_TIMER_CLOCK4" value="4" caption="MCK0/128"/>
              <param name="TCCLKS_TIMER_CLOCK5" value="5" caption="MD_SLCK"/>
              <param name="TCCLKS_XC0" value="6" caption="XC0"/>
              <param name="TCCLKS_XC1" value="7" caption="XC1"/>
              <param name="TCCLKS_XC2" value="8" caption="XC2"/>
              <param name="NUM_INTERRUPT_LINES" value="3"/>
              <param name="TIMER_WIDTH" value="32"/>
            </parameters>
            <signals>
              <signal pad="PD3" function="A" group="TCLK" index="9"/>
              <signal pad="PD16" function="A" group="TCLK" index="10"/>
              <signal pad="PD19" function="C" group="TCLK" index="11"/>
              <signal pad="PD0" function="A" group="TIOA" index="9"/>
              <signal pad="PD14" function="A" group="TIOA" index="10"/>
              <signal pad="PD17" function="C" group="TIOA" index="11"/>
              <signal pad="PD4" function="A" group="TIOB" index="9"/>
              <signal pad="PD15" function="A" group="TIOB" index="10"/>
              <signal pad="PD18" function="C" group="TIOB" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="UART" id="6418" version="ZA">
          <instance name="UART">
            <register-group address-space="base" name="UART" name-in-module="UART" offset="0x48010000"/>
            <parameters>
              <param name="INSTANCE_ID" value="87"/>
              <param name="CLOCK_ID" value="87"/>
            </parameters>
            <signals>
              <signal pad="PD1" function="A" group="URXD"/>
              <signal pad="PD12" function="A" group="URXD"/>
              <signal pad="PD2" function="A" group="UTXD"/>
              <signal pad="PD13" function="A" group="UTXD"/>
            </signals>
          </instance>
        </module>
        <module name="SRAM1" id="1" version="1">
          <instance name="SRAM1">
            <parameters>
              <param name="INSTANCE_ID" value="91"/>
              <param name="CLOCK_ID" value="91"/>
            </parameters>
          </instance>
        </module>
        <module name="CoreDebug" version="1.0.0">
          <instance name="CoreDebug">
            <register-group name="CoreDebug" name-in-module="CoreDebug" address-space="base" offset="0xE000EDF0"/>
          </instance>
        </module>
        <module name="DWT" version="1.0.0">
          <instance name="DWT">
            <register-group name="DWT" name-in-module="DWT" address-space="base" offset="0xE0001000"/>
          </instance>
        </module>
        <module name="FPU" version="1.0.0">
          <instance name="FPU">
            <register-group name="FPU" name-in-module="FPU" address-space="base" offset="0xE000EF30"/>
          </instance>
        </module>
        <module name="ITM" version="1.0.0">
          <instance name="ITM">
            <register-group name="ITM" name-in-module="ITM" address-space="base" offset="0xE0000000"/>
          </instance>
        </module>
        <module name="MPU" version="1.0.0">
          <instance name="MPU">
            <register-group name="MPU" name-in-module="MPU" address-space="base" offset="0xE000ED90"/>
          </instance>
        </module>
        <module name="NVIC" version="1.0.0">
          <instance name="NVIC">
            <register-group name="NVIC" name-in-module="NVIC" address-space="base" offset="0xE000E100"/>
            <parameters>
              <param name="NUM_IRQ" value="96" caption="Number of interrupt requests"/>
              <param name="__NVIC_PRIO_BITS" value="4" caption="Number of NVIC interrupt priority bits"/>
            </parameters>
          </instance>
        </module>
        <module name="SysTick" version="1.0.0">
          <instance name="SysTick">
            <register-group name="SysTick" name-in-module="SysTick" address-space="base" offset="0xE000E010"/>
          </instance>
        </module>
        <module name="SystemControl" version="1.0.0">
          <instance name="SystemControl">
            <register-group name="SystemControl" name-in-module="SystemControl" address-space="base" offset="0xE000E000"/>
          </instance>
        </module>
        <module name="TPI" version="1.0.0">
          <instance name="TPI">
            <register-group name="TPI" name-in-module="TPI" address-space="base" offset="0xE0040000"/>
            <signals>
              <signal pad="PB10" function="D" group="TRACESWO" index="0"/>
            </signals>
          </instance>
        </module>
      </peripherals>
      <interrupts xmlns:header="http://www.atmel.com/schemas/avr-tools-device-file/header">
        <interrupt index="-15" name="Reset" caption="Reset Vector, invoked on Power up and warm reset"/>
        <interrupt index="-14" name="NonMaskableInt" caption="Non maskable Interrupt, cannot be stopped or preempted"/>
        <interrupt index="-13" name="HardFault" caption="Hard Fault, all classes of Fault"/>
        <interrupt index="-12" name="MemoryManagement" caption="Memory Management, MPU mismatch, including Access Violation and No Match"/>
        <interrupt index="-11" name="BusFault" caption="Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault"/>
        <interrupt index="-10" name="UsageFault" caption="Usage Fault, i.e. Undef Instruction, Illegal State Transition"/>
        <interrupt index="-5" name="SVCall" caption="System Service Call via SVC instruction"/>
        <interrupt index="-4" name="DebugMonitor" caption="Debug Monitor"/>
        <interrupt index="-2" name="PendSV" caption="Pendable request for system service"/>
        <interrupt index="-1" name="SysTick" caption="System Tick Timer"/>
        <interrupt index="0" module-instance="SUPC" name="SUPC" caption="Supply Controller"/>
        <interrupt index="1" module-instance="RSTC" name="RSTC" caption="Reset Controller"/>
        <interrupt index="2" module-instance="RTC" name="RTC" caption="Real Time Clock"/>
        <interrupt index="3" module-instance="RTT" name="RTT" caption="Real Time Timer"/>
        <interrupt index="4" module-instance="DWDT" name="DWDT0" caption="Dual Watchdog 0 Timer"/>
        <interrupt index="5" module-instance="DWDT" name="DWDT1" caption="Dual Watchdog 1 Timer"/>
        <interrupt index="6" module-instance="PMC" name="PMC" caption="Power Management Controller"/>
        <interrupt index="9" module-instance="FLEXCOM0" name="FLEXCOM0" caption="FLEXCOM 0 (USART0/SPI0/TWI0)"/>
        <interrupt index="10" module-instance="FLEXCOM1" name="FLEXCOM1" caption="FLEXCOM 1 (USART1/SPI1/TWI1)"/>
        <interrupt index="11" module-instance="FLEXCOM2" name="FLEXCOM2" caption="FLEXCOM 2 (USART2/SPI2/TWI2)"/>
        <interrupt index="12" module-instance="FLEXCOM3" name="FLEXCOM3" caption="FLEXCOM 3 (USART3/SPI3/TWI3)"/>
        <interrupt index="13" module-instance="FLEXCOM4" name="FLEXCOM4" caption="FLEXCOM 4 (USART4/SPI4/TWI4)"/>
        <interrupt index="14" module-instance="FLEXCOM5" name="FLEXCOM5" caption="FLEXCOM 5 (USART5/SPI5/TWI5)"/>
        <interrupt index="15" module-instance="FLEXCOM6" name="FLEXCOM6" caption="FLEXCOM 6 (USART6/SPI6/TWI6)"/>
        <interrupt index="16" module-instance="FLEXCOM7" name="FLEXCOM7" caption="FLEXCOM 7 (USART7/SPI7/TWI7)"/>
        <interrupt index="17" module-instance="PIOA" name="PIOA" caption="Application Core Parallel I/O Controller A (PIOA)"/>
        <interrupt index="18" module-instance="PIOA" name="PIOA_SEC" caption="Application Core Parallel I/O Controller A (PIOA) Secure Event Interrupt"/>
        <interrupt index="19" module-instance="PIOB" name="PIOB" caption="Application Core Parallel I/O Controller B (PIOB)"/>
        <interrupt index="20" module-instance="PIOB" name="PIOB_SEC" caption="Application Core Parallel I/O Controller B (PIOB) Secure Event Interrupt"/>
        <interrupt index="21" module-instance="PIOC" name="PIOC" caption="Application Core Parallel I/O Controller C (PIOC)"/>
        <interrupt index="22" module-instance="PIOC" name="PIOC_SEC" caption="Application Core Parallel I/O Controller C (PIOC) Secure Event Interrupt"/>
        <interrupt index="23" module-instance="QSPI" name="QSPI" caption="Quad IO Serial Peripheral Interface"/>
        <interrupt index="24" module-instance="ADC" name="ADC" caption="Analog To Digital Converter"/>
        <interrupt index="25" module-instance="ACC" name="ACC" caption="Analog Comparator"/>
        <interrupt index="28" module-instance="IPC0" name="IPC0" caption="Application Core Interprocessor communication (IPC0)"/>
        <interrupt index="29" module-instance="SLCDC" name="SLCDC" caption="Segment LCD Controller"/>
        <interrupt index="30" module-instance="MEM2MEM0" name="MEM2MEM0" caption="Application Core Memory to Memory Transfer Controller (MEM2MEM0)"/>
        <interrupt index="31" module-instance="TC0" name="TC0_CHANNEL0" header:alternate-name="TC0_CH0" caption="Timer Counter 0, Channel 0"/>
        <interrupt index="32" module-instance="TC0" name="TC0_CHANNEL1" header:alternate-name="TC0_CH1" caption="Timer Counter 0, Channel 1"/>
        <interrupt index="33" module-instance="TC0" name="TC0_CHANNEL2" header:alternate-name="TC0_CH2" caption="Timer Counter 0, Channel 2"/>
        <interrupt index="34" module-instance="TC1" name="TC1_CHANNEL0" header:alternate-name="TC1_CH0" caption="Timer Counter 1, Channel 0"/>
        <interrupt index="35" module-instance="TC1" name="TC1_CHANNEL1" header:alternate-name="TC1_CH1" caption="Timer Counter 1, Channel 1"/>
        <interrupt index="36" module-instance="TC1" name="TC1_CHANNEL2" header:alternate-name="TC1_CH2" caption="Timer Counter 1, Channel 2"/>
        <interrupt index="37" module-instance="TC2" name="TC2_CHANNEL0" header:alternate-name="TC2_CH0" caption="Timer Counter 2, Channel 0"/>
        <interrupt index="38" module-instance="TC2" name="TC2_CHANNEL1" header:alternate-name="TC2_CH1" caption="Timer Counter 2, Channel 1"/>
        <interrupt index="39" module-instance="TC2" name="TC2_CHANNEL2" header:alternate-name="TC2_CH2" caption="Timer Counter 2, Channel 2"/>
        <interrupt index="40" module-instance="TC0" name="TC0_C0SEC" caption="Timer Counter 0, Channel 0, Secure IRQ"/>
        <interrupt index="41" module-instance="TC0" name="TC0_C1SEC" caption="Timer Counter 0, Channel 1, Secure IRQ"/>
        <interrupt index="42" module-instance="TC0" name="TC0_C2SEC" caption="Timer Counter 0, Channel 2, Secure IRQ"/>
        <interrupt index="43" module-instance="TC1" name="TC1_C0SEC" caption="Timer Counter 1, Channel 0, Secure IRQ"/>
        <interrupt index="44" module-instance="TC1" name="TC1_C1SEC" caption="Timer Counter 1, Channel 1, Secure IRQ"/>
        <interrupt index="45" module-instance="TC1" name="TC1_C2SEC" caption="Timer Counter 1, Channel 2, Secure IRQ"/>
        <interrupt index="46" module-instance="TC2" name="TC2_C0SEC" caption="Timer Counter 2, Channel 0, Secure IRQ"/>
        <interrupt index="47" module-instance="TC2" name="TC2_C1SEC" caption="Timer Counter 2, Channel 1, Secure IRQ"/>
        <interrupt index="48" module-instance="TC2" name="TC2_C2SEC" caption="Timer Counter 2, Channel 2, Secure IRQ"/>
        <interrupt index="61" module-instance="MATRIX1" name="MATRIX1" caption="Low-Speed Application Core Matrix (LSACM) (MATRIX1)"/>
        <interrupt index="62" module-instance="SUPC" name="SUPC_WKUP3" caption="External interrupt 3"/>
        <interrupt index="63" module-instance="SUPC" name="SUPC_WKUP4" caption="External interrupt 4"/>
        <interrupt index="64" module-instance="SUPC" name="SUPC_WKUP5" caption="External interrupt 5"/>
        <interrupt index="65" module-instance="SUPC" name="SUPC_WKUP6" caption="External interrupt 6"/>
        <interrupt index="66" module-instance="SUPC" name="SUPC_WKUP7" caption="External interrupt 7"/>
        <interrupt index="67" module-instance="SUPC" name="SUPC_WKUP8" caption="External interrupt 8"/>
        <interrupt index="68" module-instance="SUPC" name="SUPC_WKUP9" caption="External interrupt 9"/>
        <interrupt index="69" module-instance="SUPC" name="SUPC_WKUP10" caption="External interrupt 10"/>
        <interrupt index="70" module-instance="SUPC" name="SUPC_WKUP11" caption="External interrupt 11"/>
        <interrupt index="71" module-instance="SUPC" name="SUPC_WKUP12" caption="External interrupt 12"/>
        <interrupt index="72" module-instance="SUPC" name="SUPC_WKUP13" caption="External interrupt 13"/>
        <interrupt index="73" module-instance="SUPC" name="SUPC_WKUP14" caption="External interrupt 14"/>
        <interrupt index="74" module-instance="SUPC" name="SUPC_WKUP15" caption="External interrupt 15"/>
        <interrupt index="76" module-instance="EMAFE" name="EMAFE_SLINK" caption="Energy Metering Analog Front End Serial Link Interrupt (EMAFE_SLINK)"/>
        <interrupt index="77" module-instance="EMAFE" name="EMAFE_DATA" caption="Energy Metering Analog Front End Data Ready Interrupt (EMAFE_DATA)"/>
        <interrupt index="78" module-instance="MEM2MEM1" name="MEM2MEM1" caption="Metrology Core Memory to Memory Transfer Controller 1 (MEM2MEM1)"/>
        <interrupt index="79" module-instance="TC3" name="TC3_CHANNEL0" header:alternate-name="TC3_CH0" caption="Timer Counter 3, Channel 0"/>
        <interrupt index="80" module-instance="TC3" name="TC3_CHANNEL1" header:alternate-name="TC3_CH1" caption="Timer Counter 3, Channel 1"/>
        <interrupt index="81" module-instance="TC3" name="TC3_CHANNEL2" header:alternate-name="TC3_CH2" caption="Timer Counter 3, Channel 2"/>
        <interrupt index="82" module-instance="TC3" name="TC3_C0SEC" caption="Timer Counter 3, Channel 0, Secure IRQ"/>
        <interrupt index="83" module-instance="TC3" name="TC3_C1SEC" caption="Timer Counter 3, Channel 1, Secure IRQ"/>
        <interrupt index="84" module-instance="TC3" name="TC3_C2SEC" caption="Timer Counter 3, Channel 2, Secure IRQ"/>
        <interrupt index="85" module-instance="PIOD" name="PIOD" caption="Metrology Core Parallel I/O Controller D (PIOD)"/>
        <interrupt index="86" module-instance="PIOD" name="PIOD_SEC" caption="Metrology Core Parallel I/O Controller A Secure Interupt (named as PIOD)"/>
        <interrupt index="87" module-instance="UART" name="UART" caption="Optical UART"/>
        <interrupt index="88" module-instance="IPC1" name="IPC1" caption="Metrology Core Interprocessor communication (IPC1)"/>
        <interrupt index="89" module-instance="MCSPI" name="MCSPI" caption="Multi-Channel SPI"/>
        <interrupt index="90" module-instance="PWM" name="PWM" caption="Pulse Width Modulation"/>
        <interrupt index="94" module-instance="MATRIX2" name="MATRIX2" caption="High-Speed Metrology Core Matrix (HSMCM) (Formely MATRIX2)"/>
        <interrupt index="95" module-instance="MATRIX3" name="MATRIX3" caption="Low-Speed Metrology Core Matrix (LSMCM) (Formely MATRIX3)"/>
      </interrupts>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
        <interface type="swd" name="SWD"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B4503F"/>
          <property name="CHIPID_CIDR" value="0x2C3C0AE0"/>
          <property name="CHIPID_EXID" value="0x00000000"/>
        </property-group>
      </property-groups>
      <parameters>
        <param name="__CM4_REV" value="0x0001"/>
        <param name="__MPU_PRESENT" value="1"/>
        <param name="__FPU_PRESENT" value="1"/>
        <param name="__NVIC_PRIO_BITS" value="4"/>
        <param name="__Vendor_SysTickConfig" value="0"/>
        <param name="POWER_DOMAIN" value="PD_CORE_SW"/>
      </parameters>
    </device>
  </devices>
  <modules>
    <module caption="Analog Comparator Controller" name="ACC" id="04597" version="C">
      <register-group name="ACC">
        <register caption="Control Register" name="ACC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="ACC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Selection for Minus Comparator Input" mask="0x00000007" name="SELMINUS" values="ACC_MR__SELMINUS"/>
          <bitfield caption="Selection For Plus Comparator Input" mask="0x00000070" name="SELPLUS" values="ACC_MR__SELPLUS"/>
          <bitfield caption="Analog Comparator Enable" mask="0x00000100" name="ACEN" values="ACC_MR__ACEN"/>
          <bitfield caption="Edge Type" mask="0x00000600" name="EDGETYP" values="ACC_MR__EDGETYP"/>
          <bitfield caption="Invert Comparator Output" mask="0x00001000" name="INV" values="ACC_MR__INV"/>
          <bitfield caption="Selection Of Fault Source" mask="0x00002000" name="SELFS" values="ACC_MR__SELFS"/>
          <bitfield caption="Fault Enable" mask="0x00004000" name="FE" values="ACC_MR__FE"/>
        </register>
        <register caption="Interrupt Enable Register" name="ACC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Disable Register" name="ACC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Mask Register" name="ACC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Comparison Edge" mask="0x00000001" name="CE"/>
        </register>
        <register caption="Interrupt Status Register" name="ACC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="Comparison Edge (cleared on read)" mask="0x00000001" name="CE"/>
          <bitfield caption="Synchronized Comparator Output" mask="0x00000002" name="SCO"/>
          <bitfield caption="Flag Mask" mask="0x80000000" name="MASK"/>
        </register>
        <register caption="Analog Control Register" name="ACC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Masking Period Selection" mask="0x00000001" name="MSEL" values="ACC_ACR__MSEL"/>
        </register>
        <register caption="Write Protection Mode Register" name="ACC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ACC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ACC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
        </register>
      </register-group>
      <value-group caption="Selection for Minus Comparator Input" name="ACC_MR__SELMINUS">
        <value caption="Selects AD3" name="AD3" value="0x0"/>
        <value caption="Selects AD4" name="AD4" value="0x1"/>
        <value caption="Selects VTEMP" name="VTEMP" value="0x2"/>
        <value caption="Selects VREFTEMP" name="VREFTEMP" value="0x3"/>
      </value-group>
      <value-group caption="Selection For Plus Comparator Input" name="ACC_MR__SELPLUS">
        <value caption="Selects AD0" name="AD0" value="0x0"/>
        <value caption="Selects AD1" name="AD1" value="0x1"/>
        <value caption="Selects AD2" name="AD2" value="0x2"/>
        <value caption="Selects VREFP" name="VREFP" value="0x3"/>
      </value-group>
      <value-group caption="Analog Comparator Enable" name="ACC_MR__ACEN">
        <value caption="Analog comparator disabled." name="DIS" value="0"/>
        <value caption="Analog comparator enabled." name="EN" value="1"/>
      </value-group>
      <value-group caption="Edge Type" name="ACC_MR__EDGETYP">
        <value caption="Only rising edge of comparator output" name="RISING" value="0x0"/>
        <value caption="Falling edge of comparator output" name="FALLING" value="0x1"/>
        <value caption="Any edge of comparator output" name="ANY" value="0x2"/>
      </value-group>
      <value-group caption="Invert Comparator Output" name="ACC_MR__INV">
        <value caption="Analog comparator output is directly processed." name="DIS" value="0"/>
        <value caption="Analog comparator output is inverted prior to being processed." name="EN" value="1"/>
      </value-group>
      <value-group caption="Selection Of Fault Source" name="ACC_MR__SELFS">
        <value caption="The CE flag is used to drive the FAULT output." name="CE" value="0"/>
        <value caption="The output of the analog comparator flag is used to drive the FAULT output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Fault Enable" name="ACC_MR__FE">
        <value caption="The FAULT output is tied to 0." name="DIS" value="0"/>
        <value caption="The FAULT output is driven by the signal defined by SELFS." name="EN" value="1"/>
      </value-group>
      <value-group name="ACC_ACR__MSEL">
        <value name="0" caption="Masks AC output for 16 peripheral clock periods after any write access in ACC_MR or ACC_CR" value="0"/>
        <value name="1" caption="Masks AC output for 128 peripheral clock periods after any write access in ACC_MR or ACC_CR" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ACC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x414343"/>
      </value-group>
    </module>
    <module caption="Analog-to-Digital Converter" name="ADC" id="44134" version="N">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Software FIFO Reset" mask="0x00000008" name="SWFIFO"/>
          <bitfield caption="Comparison Restart" mask="0x00000010" name="CMPRST"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="ADC_MR__TRGSEL"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Fast Wake-up" mask="0x00000040" name="FWUP" values="ADC_MR__FWUP"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Startup Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="Analog Change" mask="0x00800000" name="ANACH" values="ADC_MR__ANACH"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Transfer Time" mask="0x30000000" name="TRANSFER"/>
          <bitfield caption="" mask="0x40000000" name="ALWAYS1"/>
          <bitfield caption="User Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
          <bitfield caption="User Sequence Number 8" mask="0xF0000000" name="USCH8"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="NO_OSR"/>
          <bitfield caption="Last Data Converted" mask="0x0000FFFF" name="LDATA" modes="DEFAULT"/>
          <bitfield caption="Channel Number in Oversampling Mode" mask="0x1F000000" name="CHNBOSR" modes="DEFAULT"/>
          <bitfield caption="Last Data Converted when No Oversampling" mask="0x00000FFF" name="NO_OSR_LDATA" modes="NO_OSR"/>
          <bitfield caption="Channel Number when No Oversampling" mask="0x0000F000" name="NO_OSR_CHNB" modes="NO_OSR"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Receive FIFO Empty Interrupt Enable" mask="0x00000002" name="RXEMPTY"/>
          <bitfield caption="Receive FIFO Full Interrupt Enable" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Chunk Interrupt Enable" mask="0x00000008" name="RXCHUNK"/>
          <bitfield caption="Receive Under Flow Interrupt Enable" mask="0x00000010" name="RXUDR"/>
          <bitfield caption="Receive Over Flow Interrupt Enable" mask="0x00000020" name="RXOVR"/>
          <bitfield caption="Supply Monitor Event Interrupt Enable" mask="0x00000040" name="SMEV"/>
          <bitfield caption="End Of Sequence Interrupt Enable" mask="0x00040000" name="EOS"/>
          <bitfield caption="Temperature Change Interrupt Enable" mask="0x00080000" name="TEMPCHG"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Transfer Interrupt Enable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Receive FIFO Empty Interrupt Disable" mask="0x00000002" name="RXEMPTY"/>
          <bitfield caption="Receive FIFO Full Interrupt Disable" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Chunk Interrupt Disable" mask="0x00000008" name="RXCHUNK"/>
          <bitfield caption="Receive Under Flow Interrupt Disable" mask="0x00000010" name="RXUDR"/>
          <bitfield caption="Receive Over Flow Interrupt Disable" mask="0x00000020" name="RXOVR"/>
          <bitfield caption="Supply Monitor Event Interrupt Disable" mask="0x00000040" name="SMEV"/>
          <bitfield caption="End Of Sequence Interrupt Disable" mask="0x00040000" name="EOS"/>
          <bitfield caption="Temperature Change Interrupt Disable" mask="0x00080000" name="TEMPCHG"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Transfer Interrupt Disable" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Receive FIFO Empty Interrupt Mask" mask="0x00000002" name="RXEMPTY"/>
          <bitfield caption="Receive FIFO Full Interrupt Mask" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Chunk Interrupt Mask" mask="0x00000008" name="RXCHUNK"/>
          <bitfield caption="Receive Under Flow Interrupt Mask" mask="0x00000010" name="RXUDR"/>
          <bitfield caption="Receive Over Flow Interrupt Mask" mask="0x00000020" name="RXOVR"/>
          <bitfield caption="Supply Monitor Event Interrupt Mask" mask="0x00000040" name="SMEV"/>
          <bitfield caption="End Of Sequence Interrupt Mask" mask="0x00040000" name="EOS"/>
          <bitfield caption="Temperature Change Interrupt Mask" mask="0x00080000" name="TEMPCHG"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Transfer Interrupt Mask" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Ready (cleared on read)" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Receive FIFO Empty (cleared on read)" mask="0x00000002" name="RXEMPTY"/>
          <bitfield caption="Receive FIFO Full (cleared on read)" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Chunk (cleared on read)" mask="0x00000008" name="RXCHUNK"/>
          <bitfield caption="Receive Under Flow (cleared on read)" mask="0x00000010" name="RXUDR"/>
          <bitfield caption="Receive Over Flow (cleared on read)" mask="0x00000020" name="RXOVR"/>
          <bitfield caption="Supply Monitor Event (cleared on read)" mask="0x00000040" name="SMEV"/>
          <bitfield caption="End Of Sequence (cleared on read)" mask="0x00040000" name="EOS"/>
          <bitfield caption="Temperature Change (cleared on read)" mask="0x00080000" name="TEMPCHG"/>
          <bitfield caption="Data Ready (automatically set / cleared)" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error (cleared on read)" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event (cleared on read)" mask="0x04000000" name="COMPE"/>
          <bitfield caption="End of Receive Transfer (cleared by writing ADC_RCR or ADC_RNCR)" mask="0x08000000" name="ENDRX"/>
          <bitfield caption="Receive Buffer Full (cleared by writing ADC_RCR or ADC_RNCR)" mask="0x10000000" name="RXBUFF"/>
        </register>
        <register caption="End Of Conversion Interrupt Enable Register" name="ADC_EOC_IER" offset="0x34" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
        </register>
        <register caption="End Of Conversion Interrupt Disable Register" name="ADC_EOC_IDR" offset="0x38" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
        </register>
        <register caption="End Of Conversion Interrupt Mask Register" name="ADC_EOC_IMR" offset="0x3C" rw="R" size="4">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
        </register>
        <register caption="End Of Conversion Interrupt Status Register" name="ADC_EOC_ISR" offset="0x40" rw="R" size="4">
          <bitfield caption="End of Conversion 0 (automatically set / cleared)" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1 (automatically set / cleared)" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2 (automatically set / cleared)" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3 (automatically set / cleared)" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4 (automatically set / cleared)" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5 (automatically set / cleared)" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6 (automatically set / cleared)" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7 (automatically set / cleared)" mask="0x00000080" name="EOC7"/>
        </register>
        <register caption="Temperature Sensor Mode Register" name="ADC_TEMPMR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Temperature Sensor On" mask="0x00000001" name="TEMPON"/>
          <bitfield caption="Temperature Comparison Mode" mask="0x00000030" name="TEMPCMPMOD" values="ADC_TEMPMR__TEMPCMPMOD"/>
        </register>
        <register caption="Temperature Compare Window Register" name="ADC_TEMPCWR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Temperature Low Threshold" mask="0x00000FFF" name="TLOWTHRES"/>
          <bitfield caption="Temperature High Threshold" mask="0x0FFF0000" name="THIGHTHRES"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x4C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Type" mask="0x00000004" name="CMPTYPE" values="ADC_EMR__CMPTYPE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000001F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="Over Sampling Rate" mask="0x00070000" name="OSR" values="ADC_EMR__OSR"/>
          <bitfield caption="Averaging on Single Trigger Event" mask="0x00100000" name="ASTE" values="ADC_EMR__ASTE"/>
          <bitfield caption="External Clock Selection" mask="0x00200000" name="SRCCLK" values="ADC_EMR__SRCCLK"/>
          <bitfield caption="Tracking Time x4, x8 or x16" mask="0x00C00000" name="TRACKX" values="ADC_EMR__TRACKX"/>
          <bitfield caption="ADC_LCDR Tag" mask="0x01000000" name="TAG"/>
          <bitfield caption="Sign Mode" mask="0x06000000" name="SIGNMODE" values="ADC_EMR__SIGNMODE"/>
          <bitfield caption="ADC Running Mode" mask="0x30000000" name="ADCMODE" values="ADC_EMR__ADCMODE"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x54" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x0000FFFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0xFFFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Configuration Register" name="ADC_CCR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Differential Inputs for Channel 0" mask="0x00000001" name="DIFF0"/>
          <bitfield caption="Differential Inputs for Channel 1" mask="0x00000002" name="DIFF1"/>
          <bitfield caption="Differential Inputs for Channel 2" mask="0x00000004" name="DIFF2"/>
          <bitfield caption="Differential Inputs for Channel 3" mask="0x00000008" name="DIFF3"/>
          <bitfield caption="Differential Inputs for Channel 4" mask="0x00000010" name="DIFF4"/>
          <bitfield caption="Differential Inputs for Channel 5" mask="0x00000020" name="DIFF5"/>
          <bitfield caption="Differential Inputs for Channel 6" mask="0x00000040" name="DIFF6"/>
          <bitfield caption="Differential Inputs for Channel 7" mask="0x00000080" name="DIFF7"/>
        </register>
        <register caption="Channel Data Register" name="ADC_CDR" offset="0x60" rw="R" size="4" count="8">
          <bitfield caption="Converted Data" mask="0x0000FFFF" name="DATA"/>
        </register>
        <register caption="Analog Control Register" name="ADC_ACR" offset="0xE0" rw="RW" size="4">
          <bitfield caption="VBAT Resistive Load Selection" mask="0x00000004" name="ZBAT"/>
          <bitfield caption="ADC Internal Positive Voltage Reference Enable" mask="0x00100000" name="INTVREFEN"/>
          <bitfield caption="Supply Monitor Enable" mask="0x00200000" name="SMEN"/>
          <bitfield caption="Supply Monitor Voltage Threshold" mask="0x00400000" name="SMVT"/>
        </register>
        <register caption="FIFO Mode Register" name="ADC_FMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Enable FIFO" mask="0x00000001" name="ENFIFO" values="ADC_FMR__ENFIFO"/>
          <bitfield caption="Enable Level" mask="0x00000002" name="ENLEVEL" values="ADC_FMR__ENLEVEL"/>
          <bitfield caption="Chunk Size" mask="0x000000F0" name="CHUNK"/>
          <bitfield caption="FIFO Count (read-only)" mask="0x00FF0000" name="FIFOCNT"/>
        </register>
        <register caption="Receive Pointer Register" name="ADC_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="ADC_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="ADC_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="ADC_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="ADC_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="ADC_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_PWPMR__WPKEY"/>
        </register>
        <register caption="Trigger Register" name="ADC_TRGR" offset="0x130" rw="RW" size="4">
          <bitfield caption="Trigger Mode" mask="0x00000007" name="TRGMOD" values="ADC_TRGR__TRGMOD"/>
          <bitfield caption="Trigger Period" mask="0xFFFFFF00" name="TRGPER"/>
        </register>
        <register caption="Correction Select Register" name="ADC_COSR" offset="0x134" rw="RW" size="4">
          <bitfield caption="Channel Correction Select" mask="0x0000001F" name="CSEL"/>
        </register>
        <register caption="Correction Values Register" name="ADC_CVR" offset="0x138" rw="RW" size="4">
          <bitfield caption="Offset Correction" mask="0x0000FFFF" name="OFFSETCORR"/>
          <bitfield caption="Gain Correction" mask="0xFFFF0000" name="GAINCORR"/>
        </register>
        <register caption="Channel Error Correction Register" name="ADC_CECR" offset="0x13C" rw="RW" size="4">
          <bitfield caption="Error Correction Enable for Channel 0" mask="0x00000001" name="ECORR0"/>
          <bitfield caption="Error Correction Enable for Channel 1" mask="0x00000002" name="ECORR1"/>
          <bitfield caption="Error Correction Enable for Channel 2" mask="0x00000004" name="ECORR2"/>
          <bitfield caption="Error Correction Enable for Channel 3" mask="0x00000008" name="ECORR3"/>
          <bitfield caption="Error Correction Enable for Channel 4" mask="0x00000010" name="ECORR4"/>
          <bitfield caption="Error Correction Enable for Channel 5" mask="0x00000020" name="ECORR5"/>
          <bitfield caption="Error Correction Enable for Channel 6" mask="0x00000040" name="ECORR6"/>
          <bitfield caption="Error Correction Enable for Channel 7" mask="0x00000080" name="ECORR7"/>
        </register>
        <register caption="Status Register" name="ADC_SR" offset="0x144" rw="R" size="4">
          <bitfield caption="VDD ADC Supply Monitor Output" mask="0x00000001" name="VADCSM"/>
        </register>
        <register caption="Write Protection Mode Register" name="ADC_WPMR" offset="0x14C" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="ADC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ADC_WPSR" offset="0x150" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="Trigger Selection" name="ADC_MR__TRGSEL">
        <value caption="PWM event line 0" name="ADC_TRIG0" value="0x0"/>
        <value caption="TIOA0 TC0" name="ADC_TRIG1" value="0x1"/>
        <value caption="TIOA1 TC0" name="ADC_TRIG2" value="0x2"/>
        <value caption="TIOA2 TC0" name="ADC_TRIG3" value="0x3"/>
        <value caption="TIOA0 TC1" name="ADC_TRIG4" value="0x4"/>
        <value caption="TIOA1 TC1" name="ADC_TRIG5" value="0x5"/>
        <value caption="RTCOUT0" name="ADC_TRIG6" value="0x6"/>
      </value-group>
      <value-group caption="Sleep Mode" name="ADC_MR__SLEEP">
        <value caption="Normal mode: The ADC core and reference voltage circuitry are kept on between conversions." name="NORMAL" value="0"/>
        <value caption="Sleep mode: The wake-up time can be modified by programming the FWUP bit." name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="Fast Wake-up" name="ADC_MR__FWUP">
        <value caption="If SLEEP is 1, then both ADC core and reference voltage circuitry are off between conversions." name="OFF" value="0"/>
        <value caption="If SLEEP is 1, then Fast Wake-up Sleep mode: The voltage reference is on between conversions and ADC core is off." name="ON" value="1"/>
      </value-group>
      <value-group caption="Startup Time" name="ADC_MR__STARTUP">
        <value caption="0 period of ADCCLK" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCCLK" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCCLK" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCCLK" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCCLK" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCCLK" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCCLK" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCCLK" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCCLK" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCCLK" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCCLK" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCCLK" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCCLK" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCCLK" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCCLK" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCCLK" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="Analog Change" name="ADC_MR__ANACH">
        <value caption="No analog change on channel switching: DIFF0 is used for all channels." name="NONE" value="0"/>
        <value caption="Allows different analog settings for each channel. See ADC Channel Configuration Register." name="ALLOWED" value="1"/>
      </value-group>
      <value-group caption="User Sequence Enable" name="ADC_MR__USEQ">
        <value caption="Normal mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence mode: The sequence respects what is defined in ADC_SEQR1and can be used to convert the same channel several times." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="Temperature Comparison Mode" name="ADC_TEMPMR__TEMPCMPMOD">
        <value caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates the TEMPCHG flag in ADC_ISR when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Mode" name="ADC_EMR__CMPMODE">
        <value caption="When the converted data is lower than the low threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wake-up mode, defines the conditions to exit the system from Wait mode." name="LOW" value="0x0"/>
        <value caption="When the converted data is higher than the high threshold of the window, generates the COMPE flag in ADC_ISR or, in Partial Wake-up mode, defines the conditions to exit the system from Wait mode." name="HIGH" value="0x1"/>
        <value caption="When the converted data is in the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wake-up mode, defines the conditions to exit the system from Wait mode." name="IN" value="0x2"/>
        <value caption="When the converted data is out of the comparison window, generates the COMPE flag in ADC_ISR or, in Partial Wake-up mode, defines the conditions to exit the system from Wait mode." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="Comparison Type" name="ADC_EMR__CMPTYPE">
        <value caption="Any conversion is performed and comparison function drives the COMPE flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison conditions must be met to start the storage of all conversions until ADC_CR.CMPRST is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Over Sampling Rate" name="ADC_EMR__OSR">
        <value caption="No averaging. ADC sample rate is maximum." name="NO_AVERAGE" value="0x0"/>
        <value caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 4." name="OSR4" value="0x1"/>
        <value caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 16." name="OSR16" value="0x2"/>
        <value caption="1-bit enhanced resolution by averaging. ADC sample rate divided by 64" name="OSR64" value="0x3"/>
        <value caption="2-bit enhanced resolution by averaging. ADC sample rate divided by 256." name="OSR256" value="0x4"/>
      </value-group>
      <value-group caption="Averaging on Single Trigger Event" name="ADC_EMR__ASTE">
        <value caption="The average requests several trigger events." name="MULTI_TRIG_AVERAGE" value="0"/>
        <value caption="The average requests only one trigger event." name="SINGLE_TRIG_AVERAGE" value="1"/>
      </value-group>
      <value-group caption="External Clock Selection" name="ADC_EMR__SRCCLK">
        <value caption="The peripheral clock is the source for the ADC prescaler." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Tracking Time x4, x8 or x16" name="ADC_EMR__TRACKX">
        <value caption="ADC_MR.TRACKTIM effect is multiplied by 1." name="TRACKTIMX1" value="0x0"/>
        <value caption="ADC_MR.TRACKTIM effect is multiplied by 4." name="TRACKTIMX4" value="0x1"/>
        <value caption="ADC_MR.TRACKTIM effect is multiplied by 8" name="TRACKTIMX8" value="0x2"/>
        <value caption="ADC_MR.TRACKTIM effect is multiplied by 16." name="TRACKTIMX16" value="0x3"/>
      </value-group>
      <value-group caption="Sign Mode" name="ADC_EMR__SIGNMODE">
        <value caption="Single-ended channels: unsigned conversions Differential channels: signed conversions" name="SE_UNSG_DF_SIGN" value="0x0"/>
        <value caption="Single-ended channels: signed conversions Differential channels: unsigned conversions" name="SE_SIGN_DF_UNSG" value="0x1"/>
        <value caption="All channels: unsigned conversions" name="ALL_UNSIGNED" value="0x2"/>
        <value caption="All channels: signed conversions" name="ALL_SIGNED" value="0x3"/>
      </value-group>
      <value-group caption="ADC Running Mode" name="ADC_EMR__ADCMODE">
        <value caption="Normal mode of operation." name="NORMAL" value="0x0"/>
        <value caption="Offset Error mode to measure the offset error. See Table 6-6 &quot;ADC Running Modes&quot;." name="OFFSET_ERROR" value="0x1"/>
        <value caption="Gain Error mode to measure the gain error. See Table 6-6 &quot;ADC Running Modes&quot;." name="GAIN_ERROR_HIGH" value="0x2"/>
        <value caption="Gain Error mode to measure the gain error. See Table 6-6 &quot;ADC Running Modes&quot;." name="GAIN_ERROR_LOW" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ADC_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
      <value-group name="ADC_FMR__ENFIFO">
        <value name="0" caption="FIFO is disabled." value="0"/>
        <value name="1" caption="FIFO is enabled." value="1"/>
      </value-group>
      <value-group name="ADC_FMR__ENLEVEL">
        <value name="0" caption="Request to DMA is generated as soon as one data is written in FIFO when FIFO is enabled. CHUNK is not used." value="0"/>
        <value name="1" caption="Request to DMA is generated as soon as the number of written elements in the FIFO is greater than or equal to CHUNK." value="1"/>
      </value-group>
      <value-group caption="Trigger Mode" name="ADC_TRGR__TRGMOD">
        <value caption="No hardware trigger, only software trigger can start conversions" name="NO_TRIGGER" value="0x0"/>
        <value caption="Rising edge of the selected trigger event, defined in ADC_MR.TRGSEL" name="EXT_TRIG_RISE" value="0x1"/>
        <value caption="Falling edge of the selected trigger event" name="EXT_TRIG_FALL" value="0x2"/>
        <value caption="Any edge of the selected trigger event" name="EXT_TRIG_ANY" value="0x3"/>
        <value caption="ADC internal periodic trigger (see TRGPER)" name="PERIOD_TRIG" value="0x5"/>
        <value caption="Continuous mode, free run mode" name="CONTINUOUS" value="0x6"/>
      </value-group>
      <value-group caption="Write Protection Key" name="ADC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x414443"/>
      </value-group>
    </module>
    <module caption="Chip Identifier" name="CHIPID" id="6417" version="ZW">
      <register-group name="CHIPID">
        <register caption="Chip ID Register" name="CHIPID_CIDR" offset="0x0" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="CHIPID_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="CHIPID_CIDR__NVPSIZ"/>
          <bitfield caption="Second Nonvolatile Program Memory Size" mask="0x0000F000" name="NVPSIZ2" values="CHIPID_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="CHIPID_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="CHIPID_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="CHIPID_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="CHIPID_EXID" offset="0x4" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
      </register-group>
      <value-group caption="Embedded Processor" name="CHIPID_CIDR__EPROC">
        <value caption="Cortex-M7" name="SAMx7" value="0x0"/>
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
        <value caption="Cortex-M4" name="CM4" value="0x7"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="160 Kbytes" name="_160K" value="0x8"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Second Nonvolatile Program Memory Size" name="CHIPID_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8 Kbytes" name="_8K" value="0x1"/>
        <value caption="16 Kbytes" name="_16K" value="0x2"/>
        <value caption="32 Kbytes" name="_32K" value="0x3"/>
        <value caption="64 Kbytes" name="_64K" value="0x5"/>
        <value caption="128 Kbytes" name="_128K" value="0x7"/>
        <value caption="256 Kbytes" name="_256K" value="0x9"/>
        <value caption="512 Kbytes" name="_512K" value="0xA"/>
        <value caption="1024 Kbytes" name="_1024K" value="0xC"/>
        <value caption="2048 Kbytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="Internal SRAM Size" name="CHIPID_CIDR__SRAMSIZ">
        <value caption="48 Kbytes" name="_48K" value="0x0"/>
        <value caption="192 Kbytes" name="_192K" value="0x1"/>
        <value caption="384 Kbytes" name="_384K" value="0x2"/>
        <value caption="6 Kbytes" name="_6K" value="0x3"/>
        <value caption="24 Kbytes" name="_24K" value="0x4"/>
        <value caption="4 Kbytes" name="_4K" value="0x5"/>
        <value caption="80 Kbytes" name="_80K" value="0x6"/>
        <value caption="160 Kbytes" name="_160K" value="0x7"/>
        <value caption="8 Kbytes" name="_8K" value="0x8"/>
        <value caption="16 Kbytes" name="_16K" value="0x9"/>
        <value caption="32 Kbytes" name="_32K" value="0xA"/>
        <value caption="64 Kbytes" name="_64K" value="0xB"/>
        <value caption="128 Kbytes" name="_128K" value="0xC"/>
        <value caption="256 Kbytes" name="_256K" value="0xD"/>
        <value caption="96 Kbytes" name="_96K" value="0xE"/>
        <value caption="512 Kbytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="Architecture Identifier" name="CHIPID_CIDR__ARCH">
        <value caption="Dual Core, Single Phase, High Accuracy (128-lead version)" name="PIC32CXMTSH128" value="0xC3"/>
        <value caption="Dual Core (128-lead version)" name="PIC32CXMTC128" value="0xC5"/>
        <value caption="Single Core (64-lead version)" name="PIC32CXMTG64" value="0xC6"/>
        <value caption="Single Core (128-lead version)" name="PIC32CXMTG128" value="0xC8"/>
      </value-group>
      <value-group caption="Nonvolatile Program Memory Type" name="CHIPID_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash Memory - NVPSIZ is ROM size - NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module caption="Dual Watchdog Timer" name="DWDT" id="04686" version="C">
      <register-group name="DWDT">
        <register caption="Watchdog 1 Control Register" name="WDT1_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT1_CR__KEY"/>
        </register>
        <register caption="Watchdog 1 Mode Register" name="WDT1_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Watchdog Overflow Period Reset Enable" mask="0x00000010" name="PERIODRST"/>
          <bitfield caption="Repeat Threshold Reset Enable" mask="0x00000020" name="RPTHRST"/>
          <bitfield caption="Watchdog Reset NRST Pin Disable" mask="0x00000200" name="WDNRSTDIS"/>
          <bitfield caption="Watchdog Disable" mask="0x00001000" name="WDDIS"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x10000000" name="WDIDLEHLT"/>
          <bitfield caption="Watchdog Core 0 Debug Halt" mask="0x20000000" name="WDDBG0HLT"/>
          <bitfield caption="Watchdog Core 1 Debug Halt" mask="0x40000000" name="WDDBG1HLT"/>
        </register>
        <register caption="Watchdog 1 Value Register" name="WDT1_VR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Watchdog Down Counter Value" mask="0x00000FFF" name="COUNTER"/>
        </register>
        <register caption="Watchdog 1 Window Level Register" name="WDT1_WL" offset="0x000C" rw="RW" size="4">
          <bitfield caption="Watchdog Period" mask="0x00000FFF" name="PERIOD"/>
          <bitfield caption="Repeat Threshold" mask="0x0FFF0000" name="RPTH"/>
        </register>
        <register caption="Watchdog 1 Interrupt Level Register" name="WDT1_IL" offset="0x0010" rw="RW" size="4">
          <bitfield caption="Level Threshold" mask="0x00000FFF" name="LVLTH"/>
          <bitfield caption="Prescaler Ratio" mask="0x00070000" name="PRESC" values="WDT1_IL__PRESC"/>
        </register>
        <register caption="Watchdog 1 Interrupt Enable Register" name="WDT1_IER" offset="0x0014" rw="W" size="4">
          <bitfield caption="Overflow Period Interrupt Enable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Enable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Enable" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Reload Command Error Interrupt Enable" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 1 Interrupt Disable Register" name="WDT1_IDR" offset="0x0018" rw="W" size="4">
          <bitfield caption="Overflow Period Interrupt Disable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Disable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Disable" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Reload Command Error Interrupt Disable" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 1 Interrupt Status Register" name="WDT1_ISR" offset="0x001C" rw="R" size="4">
          <bitfield caption="Overflow Period Status (cleared on read)" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Status (cleared on read)" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Status (cleared on read)" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Reload Command Error Status (cleared on read)" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 1 Interrupt Mask Register" name="WDT1_IMR" offset="0x0020" rw="R" size="4">
          <bitfield caption="Overflow Period Interrupt Mask" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Mask" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Mask" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Reload Command Error Interrupt Mask" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 0 Control Register" name="WDT0_CR" offset="0x1210" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Lock Mode Register Write Access" mask="0x00000010" name="LOCKMR"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="WDT0_CR__KEY"/>
        </register>
        <register caption="Watchdog 0 Mode Register" name="WDT0_MR" offset="0x1214" rw="RW" size="4">
          <bitfield caption="Period Reset" mask="0x00000010" name="PERIODRST"/>
          <bitfield caption="Repeat Threshold Reset" mask="0x00000020" name="RPTHRST"/>
          <bitfield caption="Watchdog NRST Disable" mask="0x00000200" name="WDNRSTDIS"/>
          <bitfield caption="Watchdog Disable" mask="0x00001000" name="WDDIS"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x10000000" name="WDIDLEHLT"/>
          <bitfield caption="Watchdog Core 0 Debug Halt" mask="0x20000000" name="WDDBG0HLT"/>
          <bitfield caption="Watchdog Core 1 Debug Halt" mask="0x40000000" name="WDDBG1HLT"/>
        </register>
        <register caption="Watchdog 0 Value Register" name="WDT0_VR" offset="0x1218" rw="R" size="4">
          <bitfield caption="Watchdog Down Counter Value" mask="0x00000FFF" name="COUNTER"/>
        </register>
        <register caption="Watchdog 0 Window Level" name="WDT0_WL" offset="0x121C" rw="RW" size="4">
          <bitfield caption="Watchdog Period" mask="0x00000FFF" name="PERIOD"/>
          <bitfield caption="Repeat Threshold" mask="0x0FFF0000" name="RPTH"/>
        </register>
        <register caption="Watchdog 0 Interrupt Level" name="WDT0_IL" offset="0x1220" rw="RW" size="4">
          <bitfield caption="Level Threshold" mask="0x00000FFF" name="LVLTH"/>
          <bitfield caption="Prescaler Ratio" mask="0x00070000" name="PRESC" values="WDT0_IL__PRESC"/>
        </register>
        <register caption="Watchdog 0 Interrupt Enable Register" name="WDT0_IER" offset="0x1224" rw="W" size="4">
          <bitfield caption="Overflow Period Interrupt Enable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Enable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Enable" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Watchdog 1 Overflow Interrupt Enable" mask="0x00000008" name="W1PERINT"/>
          <bitfield caption="Watchdog 1 Repeat Threshold Interrupt Enable" mask="0x00000010" name="W1RPTHINT"/>
          <bitfield caption="Reload Command Error Interrupt Enable" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 0 Interrupt Disable Register" name="WDT0_IDR" offset="0x1228" rw="W" size="4">
          <bitfield caption="Overflow Period Interrupt Disable" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Disable" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Disable" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Watchdog 1 Overflow Interrupt Disable" mask="0x00000008" name="W1PERINT"/>
          <bitfield caption="Watchdog 1 Repeat Threshold Interrupt Disable" mask="0x00000010" name="W1RPTHINT"/>
          <bitfield caption="Reload Command Error Interrupt Disable" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 0 Interrupt Status Register" name="WDT0_ISR" offset="0x122C" rw="R" size="4">
          <bitfield caption="Overflow Period Status (cleared on read)" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Status (cleared on read)" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Status (cleared on read)" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Watchdog 1 Overflow Interrupt Status" mask="0x00000008" name="W1PERINT"/>
          <bitfield caption="Watchdog 1 Repeat Threshold Interrupt Status" mask="0x00000010" name="W1RPTHINT"/>
          <bitfield caption="Reload Command Error Status (cleared on read)" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 0 Interrupt Mask Register" name="WDT0_IMR" offset="0x1230" rw="R" size="4">
          <bitfield caption="Overflow Period Interrupt Mask" mask="0x00000001" name="PERINT"/>
          <bitfield caption="Reload Repeat Period Interrupt Mask" mask="0x00000002" name="RPTHINT"/>
          <bitfield caption="Interrupt Level Threshold Interrupt Mask" mask="0x00000004" name="LVLINT"/>
          <bitfield caption="Watchdog 1 Overflow Interrupt Mask" mask="0x00000008" name="W1PERINT"/>
          <bitfield caption="Watchdog 1 Repeat Threshold Interrupt Mask" mask="0x00000010" name="W1RPTHINT"/>
          <bitfield caption="Reload Command Error Interrupt Mask" mask="0x00000020" name="RLDERR"/>
        </register>
        <register caption="Watchdog 1 Level Limits Register" name="WDT1_LVLLIM" offset="0x1234" rw="RW" size="4">
          <bitfield caption="Minimum Level" mask="0x00000FFF" name="LVLMIN"/>
          <bitfield caption="Maximum Level" mask="0x0FFF0000" name="LVLMAX"/>
        </register>
        <register caption="Watchdog 1 Repeat Limits Register" name="WDT1_RLIM" offset="0x1238" rw="RW" size="4">
          <bitfield caption="Minimum Repeat Threshold" mask="0x00000FFF" name="RPTHMIN"/>
          <bitfield caption="Maximum Repeat Threshold" mask="0x0FFF0000" name="RPTHMAX"/>
        </register>
        <register caption="Watchdog 1 Period Limits Register" name="WDT1_PLIM" offset="0x123C" rw="RW" size="4">
          <bitfield caption="Minimum Period" mask="0x00000FFF" name="PERMIN"/>
          <bitfield caption="Maximum Period" mask="0x0FFF0000" name="PERMAX"/>
        </register>
      </register-group>
      <value-group caption="Password" name="WDT1_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Prescaler Ratio" name="WDT1_IL__PRESC">
        <value caption="The watchdog counter decreased when the prescaler reaches 128." name="RATIO128" value="0x0"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 64." name="RATIO64" value="0x1"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 32." name="RATIO32" value="0x2"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 16." name="RATIO16" value="0x3"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 8." name="RATIO8" value="0x4"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 4." name="RATIO4" value="0x5"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 2." name="RATIO2" value="0x6"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 1." name="RATIO1" value="0x7"/>
      </value-group>
      <value-group caption="Password" name="WDT0_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Prescaler Ratio" name="WDT0_IL__PRESC">
        <value caption="The watchdog counter decreased when the prescaler reaches 128." name="RATIO128" value="0x0"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 64." name="RATIO64" value="0x1"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 32." name="RATIO32" value="0x2"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 16." name="RATIO16" value="0x3"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 8." name="RATIO8" value="0x4"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 4." name="RATIO4" value="0x5"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 2." name="RATIO2" value="0x6"/>
        <value caption="The watchdog counter decreased when the prescaler reaches 1." name="RATIO1" value="0x7"/>
      </value-group>
    </module>
    <module caption="Energy Metering Analog Front End" name="EMAFE" id="04742" version="C">
      <register-group name="EMAFE">
        <register caption="Control Register" name="EMAFE_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Sinc Decimation Filters Reset" mask="0x00000002" name="SWRST_DECIM"/>
        </register>
        <register caption="Mode Register" name="EMAFE_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Low-Pass Filter 0 On" mask="0x00000001" name="LPF_ON0"/>
          <bitfield caption="Low-Pass Filter 1 On" mask="0x00000002" name="LPF_ON1"/>
          <bitfield caption="Low-Pass Filter 2 On" mask="0x00000004" name="LPF_ON2"/>
          <bitfield caption="Low-Pass Filter 3 On" mask="0x00000008" name="LPF_ON3"/>
          <bitfield caption="Low-Pass Filter 4 On" mask="0x00000010" name="LPF_ON4"/>
          <bitfield caption="Direct Memory Access On" mask="0x00000080" name="DMA_ON"/>
          <bitfield caption="Channel 0 Enable for DMA transfer" mask="0x00000100" name="DMACH0"/>
          <bitfield caption="Channel 1 Enable for DMA transfer" mask="0x00000200" name="DMACH1"/>
          <bitfield caption="Channel 2 Enable for DMA transfer" mask="0x00000400" name="DMACH2"/>
          <bitfield caption="Channel 3 Enable for DMA transfer" mask="0x00000800" name="DMACH3"/>
          <bitfield caption="Channel 4 Enable for DMA transfer" mask="0x00001000" name="DMACH4"/>
          <bitfield caption="Variation Detection On" mask="0x00008000" name="VAR_ON"/>
          <bitfield caption="Variation Detection Channel Selection" mask="0x00070000" name="VAR_CH" values="EMAFE_MR__VAR_CH"/>
          <bitfield caption="Variation Detection Limit for Event Triggering" mask="0x3FF00000" name="VAR_LIMIT"/>
        </register>
        <register caption="Channels Difference Comparison Register" name="EMAFE_CDCR" offset="0x08" rw="RW" size="4">
          <bitfield caption="First Channel to Compare" mask="0x00000007" name="CHA_IDX" values="EMAFE_CDCR__CHA_IDX"/>
          <bitfield caption="Second Channel to Compare" mask="0x00000070" name="CHB_IDX" values="EMAFE_CDCR__CHB_IDX"/>
          <bitfield caption="Type of Comparison" mask="0x00000100" name="DIFFTYPE"/>
          <bitfield caption="Successive Comparison Event Count" mask="0x0000F000" name="DIFFCOUNT"/>
          <bitfield caption="Threshold" mask="0x0FFF0000" name="DIFFTHRES"/>
        </register>
        <register caption="Extended Mode Register" name="EMAFE_EMR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Data Format" mask="0x00000003" name="FORMAT" values="EMAFE_EMR__FORMAT"/>
          <bitfield caption="LPF Clock Prescaler Ratio" mask="0x000000F0" name="MCLKDIV_LPF" values="EMAFE_EMR__MCLKDIV_LPF"/>
          <bitfield caption="OSR of the Decimation Filters" mask="0x00000700" name="OSR" values="EMAFE_EMR__OSR"/>
        </register>
        <register caption="DMA Data Register" name="EMAFE_DMA_DATA" offset="0x10" rw="R" size="4">
          <mode name="CH_INDEX_24BIT_DATA"/>
          <mode name="ONLY_32BIT_DATA_SE24BIT"/>
          <mode name="ONLY_32BIT_DATA"/>
          <bitfield caption="24-bit Data read by DMA" mask="0x00FFFFFF" name="DATA24" modes="CH_INDEX_24BIT_DATA"/>
          <bitfield caption="Channel Index" mask="0xFF000000" name="CHIDX" modes="CH_INDEX_24BIT_DATA"/>
          <bitfield caption="Low-pass Filter 24-bit Data with 32-bit Sign Extension read by DMA" mask="0xFFFFFFFF" name="DATA24SE" modes="ONLY_32BIT_DATA_SE24BIT"/>
          <bitfield caption="32-bit Data read by DMA" mask="0xFFFFFFFF" name="DATA32" modes="ONLY_32BIT_DATA"/>
        </register>
        <register caption="Data Channel 0 Register" name="EMAFE_DATA" offset="0x14" rw="R" size="4" count="5">
          <mode name="DATA_24BIT"/>
          <mode name="SE_24BIT_DATA"/>
          <mode name="DATA_32BIT"/>
          <bitfield caption="Low-pass Filter 24-bit Signed Data" mask="0x00FFFFFF" name="DATA24" modes="DATA_24BIT"/>
          <bitfield caption="Low-pass Filter 24-bit Data with 32-bit Sign Extension" mask="0xFFFFFFFF" name="DATA24SE" modes="SE_24BIT_DATA"/>
          <bitfield caption="Low-pass Filter 32-bit Signed Data" mask="0xFFFFFFFF" name="DATA32" modes="DATA_32BIT"/>
        </register>
        <register caption="Channel A Comparison Configuration 1" name="EMAFE_CHA_CFG1" offset="0x40" rw="RW" size="4">
          <bitfield caption="Threshold 1 for Channel A" mask="0x00FFFFFF" name="THRESH1"/>
          <bitfield caption="Channel A Index" mask="0x07000000" name="IDX" values="EMAFE_CHA_CFG1__IDX"/>
          <bitfield caption="Condition Applied for Detection on Channel A" mask="0x20000000" name="COND" values="EMAFE_CHA_CFG1__COND"/>
        </register>
        <register caption="Channel B Comparison Configuration 1" name="EMAFE_CHB_CFG1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Threshold 1 for Channel B" mask="0x00FFFFFF" name="THRESH1"/>
          <bitfield caption="Channel B Index" mask="0x07000000" name="IDX" values="EMAFE_CHB_CFG1__IDX"/>
          <bitfield caption="Condition Applied for Detection on Channel B" mask="0x20000000" name="COND" values="EMAFE_CHB_CFG1__COND"/>
        </register>
        <register caption="Channel A Comparison Configuration 2" name="EMAFE_CHA_CFG2" offset="0x48" rw="RW" size="4">
          <bitfield caption="Threshold 2 for Channel A" mask="0x00FFFFFF" name="THRESH2"/>
        </register>
        <register caption="Channel B Comparison Configuration 2" name="EMAFE_CHB_CFG2" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Threshold 2 for Channel B" mask="0x00FFFFFF" name="THRESH2"/>
        </register>
        <register caption="Interrupt Enable Register" name="EMAFE_IER" offset="0x50" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Receive Underflow Flow Interrupt Enable" mask="0x00000002" name="RXUDR"/>
          <bitfield caption="Receive FIFO Full Interrupt Enable" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Empty Interrupt Enable" mask="0x00000008" name="RXEMPTY"/>
          <bitfield caption="Channel Data Change Interrupt Enable" mask="0x00000010" name="CHCHG"/>
          <bitfield caption="Comparison Flag Interrupt Enable" mask="0x00000020" name="CHDIFF"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000040" name="PARERROR"/>
          <bitfield caption="PDC Receive Transfer End Interrupt Enable" mask="0x00000080" name="ENDRX"/>
          <bitfield caption="PDC Receive Buffer Full Interrupt Enable" mask="0x00000100" name="RXBUFF"/>
          <bitfield caption="Channel A Event Interrupt Enable" mask="0x00000200" name="CHAEVT"/>
          <bitfield caption="Channel B Event Interrupt Enable" mask="0x00000400" name="CHBEVT"/>
        </register>
        <register caption="Interrupt Disable Register" name="EMAFE_IDR" offset="0x54" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Receive Underflow Flow Interrupt Disable" mask="0x00000002" name="RXUDR"/>
          <bitfield caption="Receive FIFO Full Interrupt Disable" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Empty Interrupt Disable" mask="0x00000008" name="RXEMPTY"/>
          <bitfield caption="Channel Data Change Interrupt Disable" mask="0x00000010" name="CHCHG"/>
          <bitfield caption="Comparison Flag Interrupt Disable" mask="0x00000020" name="CHDIFF"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000040" name="PARERROR"/>
          <bitfield caption="PDC Receive Transfer End Interrupt Disable" mask="0x00000080" name="ENDRX"/>
          <bitfield caption="PDC Receive Buffer Full Interrupt Disable" mask="0x00000100" name="RXBUFF"/>
          <bitfield caption="Threshold Channel A Interrupt Disable" mask="0x00000200" name="CHAEVT"/>
          <bitfield caption="Threshold Channel B Interrupt Disable" mask="0x00000400" name="CHBEVT"/>
        </register>
        <register caption="Interrupt Mask Register" name="EMAFE_IMR" offset="0x58" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Receive Underflow Flow Interrupt Mask" mask="0x00000002" name="RXUDR"/>
          <bitfield caption="Receive FIFO Full Interrupt Mask" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Empty Interrupt Mask" mask="0x00000008" name="RXEMPTY"/>
          <bitfield caption="Channel Data Change Interrupt Mask" mask="0x00000010" name="CHCHG"/>
          <bitfield caption="Comparison Flag Interrupt Mask" mask="0x00000020" name="CHDIFF"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000040" name="PARERROR"/>
          <bitfield caption="PDC Receive Transfer End Interrupt Mask" mask="0x00000080" name="ENDRX"/>
          <bitfield caption="PDC Receive Buffer Full Interrupt Mask" mask="0x00000100" name="RXBUFF"/>
          <bitfield caption="Channel A Interrupt Mask" mask="0x00000200" name="CHAEVT"/>
          <bitfield caption="Channel B Interrupt Mask" mask="0x00000400" name="CHBEVT"/>
        </register>
        <register caption="Interrupt Status Register" name="EMAFE_ISR" offset="0x5C" rw="R" size="4">
          <bitfield caption="Data Ready (cleared on read)" mask="0x00000001" name="DRDY"/>
          <bitfield caption="Receive Under Flow (cleared on read)" mask="0x00000002" name="RXUDR"/>
          <bitfield caption="Receive FIFO Full (cleared on read)" mask="0x00000004" name="RXFULL"/>
          <bitfield caption="Receive FIFO Empty (cleared on read)" mask="0x00000008" name="RXEMPTY"/>
          <bitfield caption="Channel Data Variation Detection Event (cleared on read)" mask="0x00000010" name="CHCHG"/>
          <bitfield caption="Channel Difference Comparison Event (cleared on read)" mask="0x00000020" name="CHDIFF"/>
          <bitfield caption="Parity Error Event (cleared on read)" mask="0x00000040" name="PARERROR"/>
          <bitfield caption="PDC Receive Transfer End Event (cleared by writing EMAFE_RCR or EMAFE_RNCR)" mask="0x00000080" name="ENDRX"/>
          <bitfield caption="PDC Receive Buffer Full Event (cleared by writing EMAFE_RCR or EMAFE_RNCR)" mask="0x00000100" name="RXBUFF"/>
          <bitfield caption="Channel A Event (cleared on read)" mask="0x00000200" name="CHAEVT"/>
          <bitfield caption="Channel B Event (cleared on read)" mask="0x00000400" name="CHBEVT"/>
        </register>
        <register caption="Status Register" name="EMAFE_SR" offset="0x60" rw="R" size="4">
          <bitfield caption="Event on Channel A" mask="0x00000001" name="CHAEVT"/>
          <bitfield caption="Event on Channel B" mask="0x00000002" name="CHBEVT"/>
        </register>
        <register caption="Write Protection Mode Register" name="EMAFE_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPCFEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control" mask="0x00000004" name="WPCTRL"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="EMAFE_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="EMAFE_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="EMAFE_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x0000FFFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x000F0000" name="MFN"/>
        </register>
        <register caption="Receive Pointer Register" name="EMAFE_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="EMAFE_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="EMAFE_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="EMAFE_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="EMAFE_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="EMAFE_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="EMAFE_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="EMAFE_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Variation Detection Channel Selection" name="EMAFE_MR__VAR_CH">
        <value caption="Channel 0 is selected." name="CH0" value="0x0"/>
        <value caption="Channel 1 is selected." name="CH1" value="0x1"/>
        <value caption="Channel 2 is selected." name="CH2" value="0x2"/>
        <value caption="Channel 3 is selected." name="CH3" value="0x3"/>
        <value caption="Channel 4 is selected." name="CH4" value="0x4"/>
        <value caption="Channel 5 is selected." name="CH5" value="0x5"/>
        <value caption="Channel 6 is selected." name="CH6" value="0x6"/>
      </value-group>
      <value-group caption="First Channel to Compare" name="EMAFE_CDCR__CHA_IDX">
        <value caption="Channel 0 is used to perform comparison." name="CH0" value="0x0"/>
        <value caption="Channel 1 is used to perform comparison." name="CH1" value="0x1"/>
        <value caption="Channel 2 is used to perform comparison." name="CH2" value="0x2"/>
        <value caption="Channel 3 is used to perform comparison." name="CH3" value="0x3"/>
        <value caption="Channel 4 is used to perform comparison." name="CH4" value="0x4"/>
        <value caption="Channel 5 is used to perform comparison." name="CH5" value="0x5"/>
        <value caption="Channel 6 is used to perform comparison." name="CH6" value="0x6"/>
      </value-group>
      <value-group caption="Second Channel to Compare" name="EMAFE_CDCR__CHB_IDX">
        <value caption="Channel 0 is used to perform comparison" name="CH0" value="0x0"/>
        <value caption="Channel 1 is used to perform comparison" name="CH1" value="0x1"/>
        <value caption="Channel 2 is used to perform comparison" name="CH2" value="0x2"/>
        <value caption="Channel 3 is used to perform comparison" name="CH3" value="0x3"/>
        <value caption="Channel 4 is used to perform comparison" name="CH4" value="0x4"/>
        <value caption="Channel 5 is used to perform comparison." name="CH5" value="0x5"/>
        <value caption="Channel 6 is used to perform comparison." name="CH6" value="0x6"/>
      </value-group>
      <value-group caption="Data Format" name="EMAFE_EMR__FORMAT">
        <value caption="Index of channel is added in register EMAFE_DMA_DATA. 24-bit dynamic range. (default)." name="NB_CHANNEL" value="0x0"/>
        <value caption="24-bit value with sign extension up to 32-bit applied to registers EMAFE_DMA_DATA and EMAFE _DATAx. 24-bit dynamic range" name="SIGNEXTEND" value="0x1"/>
        <value caption="32-bit full range signed extension is applied in EMAFE_DMA_DATA and EMAFE _DATAx. 32-bit dynamic range." name="FULLRANGE" value="0x2"/>
      </value-group>
      <value-group caption="LPF Clock Prescaler Ratio" name="EMAFE_EMR__MCLKDIV_LPF">
        <value caption="LPFIF clock is MCLK/1." name="MCLK" value="0x0"/>
        <value caption="LPFIF clock is MCLK/2." name="MCLKDIV2" value="0x1"/>
        <value caption="LPFIF clock is MCLK/4." name="MCLKDIV4" value="0x2"/>
        <value caption="LPFIF clock is MCLK/8. (Default)" name="MCLKDIV8" value="0x3"/>
        <value caption="LPFIF clock is MCLK/16." name="MCLKDIV16" value="0x4"/>
        <value caption="LPFIF clock is MCLK/32." name="MCLKDIV32" value="0x5"/>
      </value-group>
      <value-group caption="OSR of the Decimation Filters" name="EMAFE_EMR__OSR">
        <value caption="OSR of the system is 8." name="OSR8" value="0x0"/>
        <value caption="OSR of the system is 16." name="OSR16" value="0x1"/>
        <value caption="OSR of the system is 32." name="OSR32" value="0x2"/>
        <value caption="OSR of the system is 64 (Default)." name="OSR64" value="0x3"/>
      </value-group>
      <value-group caption="Channel A Index" name="EMAFE_CHA_CFG1__IDX">
        <value caption="Channel 0 is selected." name="CH0" value="0x0"/>
        <value caption="Channel 1 is selected." name="CH1" value="0x1"/>
        <value caption="Channel 2 is selected." name="CH2" value="0x2"/>
        <value caption="Channel 3 is selected." name="CH3" value="0x3"/>
        <value caption="Channel 4 is selected." name="CH4" value="0x4"/>
        <value caption="Channel 5 is selected." name="CH5" value="0x5"/>
        <value caption="Channel 6 is selected." name="CH6" value="0x6"/>
      </value-group>
      <value-group caption="Condition Applied for Detection on Channel A" name="EMAFE_CHA_CFG1__COND">
        <value caption="Selected channel data is lower than THRESH1 OR higher than THRESH2." name="OR" value="0"/>
        <value caption="Selected channel data is lower than THRESH1 AND higher than THRESH2." name="AND" value="1"/>
      </value-group>
      <value-group caption="Channel B Index" name="EMAFE_CHB_CFG1__IDX">
        <value caption="Channel 0 is selected." name="CH0" value="0x0"/>
        <value caption="Channel 1 is selected." name="CH1" value="0x1"/>
        <value caption="Channel 2 is selected." name="CH2" value="0x2"/>
        <value caption="Channel 3 is selected." name="CH3" value="0x3"/>
        <value caption="Channel 4 is selected." name="CH4" value="0x4"/>
        <value caption="Channel 5 is selected." name="CH5" value="0x5"/>
        <value caption="Channel 6 is selected." name="CH6" value="0x6"/>
      </value-group>
      <value-group caption="Condition Applied for Detection on Channel B" name="EMAFE_CHB_CFG1__COND">
        <value caption="Selected channel data is lower than THRESH1 OR higher than THRESH2." name="OR" value="0"/>
        <value caption="Selected channel data is lower than THRESH1 AND higher than THRESH2." name="AND" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="EMAFE_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCFEN and WPITEN bit. Always reads as 0." name="PASSWD" value="0x768070"/>
      </value-group>
      <value-group caption="Write Protection Key" name="EMAFE_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Flexible Serial Communication" name="FLEXCOM" id="11268" version="ZH">
      <register-group name="FLEXCOM">
        <register caption="FLEXCOM Mode Register" name="FLEX_MR" offset="0x000" rw="RW" size="4">
          <bitfield caption="FLEXCOM Operating Mode" mask="0x00000003" name="OPMODE" values="FLEX_MR__OPMODE"/>
        </register>
        <register caption="FLEXCOM Receive Holding Register" name="FLEX_RHR" offset="0x010" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RXDATA"/>
        </register>
        <register caption="FLEXCOM Transmit Holding Register" name="FLEX_THR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TXDATA"/>
        </register>
        <register caption="Receive Pointer Register" name="FLEX_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="FLEX_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="FLEX_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="FLEX_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="FLEX_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="FLEX_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="FLEX_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="FLEX_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="FLEX_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="FLEX_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="FLEX_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_PWPMR__WPKEY"/>
        </register>
        <register caption="USART Control Register" name="FLEX_US_CR" offset="0x200" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield caption="Clear TIMEOUT Flag and Start Timeout After Next Character Received" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" name="RSTNACK"/>
          <bitfield caption="Start Timeout Immediately" mask="0x00008000" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield caption="Abort LIN Transmission" mask="0x00100000" name="LINABT"/>
          <bitfield caption="Send LIN Wakeup Signal" mask="0x00200000" name="LINWKUP"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" name="RXFCLR"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" name="TXFLCLR"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x10000000" name="REQCLR"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="USART Mode Register" name="FLEX_US_MR" offset="0x204" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="OOK"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="FLEX_US_MR__USART_MODE" modes="DEFAULT"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="FLEX_US_MR__USCLKS" modes="DEFAULT"/>
          <bitfield caption="Character Length" mask="0x000000C0" name="CHRL" values="FLEX_US_MR__CHRL" modes="DEFAULT"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" name="SYNC" modes="DEFAULT"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="FLEX_US_MR__PAR" modes="DEFAULT"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="FLEX_US_MR__NBSTOP" modes="DEFAULT"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="FLEX_US_MR__CHMODE" modes="DEFAULT"/>
          <bitfield caption="Bit Order" mask="0x00010000" name="MSBF" modes="DEFAULT"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" name="MODE9" modes="DEFAULT"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO" modes="DEFAULT"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" name="OVER" modes="DEFAULT"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" name="INACK" modes="DEFAULT"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" name="DSNACK" modes="DEFAULT"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" name="VAR_SYNC" modes="DEFAULT"/>
          <bitfield caption="Inverted Data" mask="0x00800000" name="INVDATA" modes="DEFAULT"/>
          <bitfield caption="Maximum Number of Automatic Iteration" mask="0x07000000" name="MAX_ITERATION" modes="DEFAULT"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" name="FILTER" modes="DEFAULT"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" name="MAN" modes="DEFAULT"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" name="MODSYNC" modes="DEFAULT"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" name="ONEBIT" modes="DEFAULT"/>
          <bitfield caption="USART Mode of Operation" mask="0x0000000F" name="USART_MODE" values="FLEX_US_MR_OOK__USART_MODE" modes="OOK"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="FLEX_US_MR_OOK__USCLKS" modes="OOK"/>
          <bitfield caption="Character Length" mask="0x000000C0" name="CHRL" values="FLEX_US_MR_OOK__CHRL" modes="OOK"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" name="SYNC" modes="OOK"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="FLEX_US_MR_OOK__PAR" modes="OOK"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="FLEX_US_MR_OOK__NBSTOP" modes="OOK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="FLEX_US_MR_OOK__CHMODE" modes="OOK"/>
          <bitfield caption="Bit Order" mask="0x00010000" name="MSBF" modes="OOK"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" name="MODE9" modes="OOK"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO" modes="OOK"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" name="OVER" modes="OOK"/>
          <bitfield caption="OOK Demodulation Input Selection" mask="0x00100000" name="OOKRXD" modes="OOK"/>
          <bitfield caption="OOK Modulation/Demodulation Enabled" mask="0x00200000" name="OOKEN" modes="OOK"/>
          <bitfield caption="Receive Line Filter" mask="0x10000000" name="FILTER" modes="OOK"/>
        </register>
        <register caption="USART Interrupt Enable Register" name="FLEX_US_IER" offset="0x208" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="End of Receive Transfer Interrupt Enable (available in all USART modes of operation)" mask="0x00000008" name="ENDRX" modes="DEFAULT"/>
          <bitfield caption="End of Transmit Interrupt Enable (available in all USART modes of operation)" mask="0x00000010" name="ENDTX" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max number of Repetitions Reached Interrupt Enable" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Buffer Empty Interrupt Enable (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE" modes="DEFAULT"/>
          <bitfield caption="Buffer Full Interrupt Enable (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Enable" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Enable" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="End of Receive Transfer Interrupt Enable" mask="0x00000008" name="ENDRX" modes="LIN_MODE"/>
          <bitfield caption="End of Transmit Interrupt Enable" mask="0x00000010" name="ENDTX" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Enable" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="Buffer Empty Interrupt Enable" mask="0x00000800" name="TXBUFE" modes="LIN_MODE"/>
          <bitfield caption="Buffer Full Interrupt Enable" mask="0x00001000" name="RXBUFF" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Enable" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Enable" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Enable" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Enable" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Enable" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Enable" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Enable" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Client Not Responding Error Interrupt Enable" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Enable" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Enable" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
        </register>
        <register caption="USART Interrupt Disable Register" name="FLEX_US_IDR" offset="0x20C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="End of Receive Transfer Interrupt Disable (available in all USART modes of operation)" mask="0x00000008" name="ENDRX" modes="DEFAULT"/>
          <bitfield caption="End of Transmit Interrupt Disable (available in all USART modes of operation)" mask="0x00000010" name="ENDTX" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Disable" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Buffer Empty Interrupt Disable (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE" modes="DEFAULT"/>
          <bitfield caption="Buffer Full Interrupt Disable (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Disable" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Disable" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="End of Receive Transfer Interrupt Disable" mask="0x00000008" name="ENDRX" modes="LIN_MODE"/>
          <bitfield caption="End of Transmit Interrupt Disable" mask="0x00000010" name="ENDTX" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Disable" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="Buffer Empty Interrupt Disable" mask="0x00000800" name="TXBUFE" modes="LIN_MODE"/>
          <bitfield caption="Buffer Full Interrupt Disable" mask="0x00001000" name="RXBUFF" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Disable" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Disable" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Disable" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Disable" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Disable" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Disable" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Disable" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Client Not Responding Error Interrupt Disable" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Disable" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Disable" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
        </register>
        <register caption="USART Interrupt Mask Register" name="FLEX_US_IMR" offset="0x210" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="End of Receive Transfer Interrupt Mask (available in all USART modes of operation)" mask="0x00000008" name="ENDRX" modes="DEFAULT"/>
          <bitfield caption="End of Transmit Interrupt Mask (available in all USART modes of operation)" mask="0x00000010" name="ENDTX" modes="DEFAULT"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached Interrupt Mask" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="Buffer Empty Interrupt Mask (available in all USART modes of operation)" mask="0x00000800" name="TXBUFE" modes="DEFAULT"/>
          <bitfield caption="Buffer Full Interrupt Mask (available in all USART modes of operation)" mask="0x00001000" name="RXBUFF" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt Mask" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Manchester Error Interrupt Mask" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="End of Receive Transfer Interrupt Mask" mask="0x00000008" name="ENDRX" modes="LIN_MODE"/>
          <bitfield caption="End of Transmit Interrupt Mask" mask="0x00000010" name="ENDTX" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Timeout Interrupt Mask" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="Buffer Empty Interrupt Mask" mask="0x00000800" name="TXBUFE" modes="LIN_MODE"/>
          <bitfield caption="Buffer Full Interrupt Mask" mask="0x00001000" name="RXBUFF" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received Interrupt Mask" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received Interrupt Mask" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed Interrupt Mask" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Error Interrupt Mask" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error Interrupt Mask" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Interrupt Mask" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error Interrupt Mask" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Client Not Responding Error Interrupt Mask" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error Interrupt Mask" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error Interrupt Mask" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
        </register>
        <register caption="USART Channel Status Register" name="FLEX_US_CSR" offset="0x214" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="LIN_MODE"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" name="RXBRK" modes="DEFAULT"/>
          <bitfield caption="End of RX Buffer (cleared by writing FLEX_US_RCR or FLEX_US_RNCR)" mask="0x00000008" name="ENDRX" modes="DEFAULT"/>
          <bitfield caption="End of TX Buffer (cleared by writing FLEX_US_TCR or FLEX_US_TNCR)" mask="0x00000010" name="ENDTX" modes="DEFAULT"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME" modes="DEFAULT"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE" modes="DEFAULT"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT" modes="DEFAULT"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY" modes="DEFAULT"/>
          <bitfield caption="Max Number of Repetitions Reached" mask="0x00000400" name="ITER" modes="DEFAULT"/>
          <bitfield caption="TX Buffer Empty (cleared by writing FLEX_US_TCR or FLEX_US_TNCR)" mask="0x00000800" name="TXBUFE" modes="DEFAULT"/>
          <bitfield caption="RX Buffer Full (cleared by writing FLEX_US_RCR or FLEX_US_RNCR)" mask="0x00001000" name="RXBUFF" modes="DEFAULT"/>
          <bitfield caption="Non Acknowledge Interrupt" mask="0x00002000" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" name="CTSIC" modes="DEFAULT"/>
          <bitfield caption="Comparison Status" mask="0x00400000" name="CMP" modes="DEFAULT"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" name="CTS" modes="DEFAULT"/>
          <bitfield caption="Manchester Error" mask="0x01000000" name="MANE" modes="DEFAULT"/>
          <bitfield caption="Receiver Ready (cleared by reading FLEX_US_RHR)" mask="0x00000001" name="RXRDY" modes="LIN_MODE"/>
          <bitfield caption="Transmitter Ready (cleared by writing FLEX_US_THR)" mask="0x00000002" name="TXRDY" modes="LIN_MODE"/>
          <bitfield caption="End of RX Buffer (cleared by writing FLEX_US_RCR or FLEX_US_RNCR)" mask="0x00000008" name="ENDRX" modes="LIN_MODE"/>
          <bitfield caption="End of TX Buffer (cleared by writing FLEX_US_TCR or FLEX_US_TNCR)" mask="0x00000010" name="ENDTX" modes="LIN_MODE"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE" modes="LIN_MODE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME" modes="LIN_MODE"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE" modes="LIN_MODE"/>
          <bitfield caption="Receiver Timeout" mask="0x00000100" name="TIMEOUT" modes="LIN_MODE"/>
          <bitfield caption="Transmitter Empty (cleared by writing FLEX_US_THR)" mask="0x00000200" name="TXEMPTY" modes="LIN_MODE"/>
          <bitfield caption="TX Buffer Empty (cleared by writing FLEX_US_TCR or FLEX_US_TNCR)" mask="0x00000800" name="TXBUFE" modes="LIN_MODE"/>
          <bitfield caption="RX Buffer Full (cleared by writing FLEX_US_RCR or FLEX_US_RNCR)" mask="0x00001000" name="RXBUFF" modes="LIN_MODE"/>
          <bitfield caption="LIN Break Sent or LIN Break Received" mask="0x00002000" name="LINBK" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Sent or LIN Identifier Received" mask="0x00004000" name="LINID" modes="LIN_MODE"/>
          <bitfield caption="LIN Transfer Completed" mask="0x00008000" name="LINTC" modes="LIN_MODE"/>
          <bitfield caption="LIN Bus Line Status" mask="0x00800000" name="LINBLS" modes="LIN_MODE"/>
          <bitfield caption="LIN Bit Error" mask="0x02000000" name="LINBE" modes="LIN_MODE"/>
          <bitfield caption="LIN Inconsistent Synch Field Error" mask="0x04000000" name="LINISFE" modes="LIN_MODE"/>
          <bitfield caption="LIN Identifier Parity Error" mask="0x08000000" name="LINIPE" modes="LIN_MODE"/>
          <bitfield caption="LIN Checksum Error" mask="0x10000000" name="LINCE" modes="LIN_MODE"/>
          <bitfield caption="LIN Client Not Responding Error" mask="0x20000000" name="LINSNRE" modes="LIN_MODE"/>
          <bitfield caption="LIN Synch Tolerance Error" mask="0x40000000" name="LINSTE" modes="LIN_MODE"/>
          <bitfield caption="LIN Header Timeout Error" mask="0x80000000" name="LINHTE" modes="LIN_MODE"/>
        </register>
        <register caption="USART Receive Holding Register" name="FLEX_US_RHR" offset="0x218" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR" modes="DEFAULT"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH" modes="DEFAULT"/>
          <bitfield caption="Received Characters" mask="0x000000FF" name="RXCHR0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Characters" mask="0x0000FF00" name="RXCHR1" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Characters" mask="0x00FF0000" name="RXCHR2" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Received Characters" mask="0xFF000000" name="RXCHR3" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="USART Transmit Holding Register" name="FLEX_US_THR" offset="0x21C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR" modes="DEFAULT"/>
          <bitfield caption="Sync Field to be Transmitted" mask="0x00008000" name="TXSYNH" modes="DEFAULT"/>
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x0000FF00" name="TXCHR1" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0x00FF0000" name="TXCHR2" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Character to be Transmitted" mask="0xFF000000" name="TXCHR3" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="USART Baud Rate Generator Register" name="FLEX_US_BRGR" offset="0x220" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="USART Receiver Timeout Register" name="FLEX_US_RTOR" offset="0x224" rw="RW" size="4">
          <bitfield caption="Timeout Value" mask="0x0001FFFF" name="TO"/>
        </register>
        <register caption="USART Transmitter Timeguard Register" name="FLEX_US_TTGR" offset="0x228" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="USART FI DI Ratio Register" name="FLEX_US_FIDI" offset="0x240" rw="RW" size="4">
          <bitfield caption="FI Over DI Ratio Value" mask="0x0000FFFF" name="FI_DI_RATIO"/>
        </register>
        <register caption="USART Number of Errors Register" name="FLEX_US_NER" offset="0x244" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="USART IrDA Filter Register" name="FLEX_US_IF" offset="0x24C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="USART Manchester Configuration Register" name="FLEX_US_MAN" offset="0x250" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="FLEX_US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="FLEX_US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift Compensation" mask="0x40000000" name="DRIFT"/>
          <bitfield caption="Receiver Idle Value" mask="0x80000000" name="RXIDLEV"/>
        </register>
        <register caption="USART LIN Mode Register" name="FLEX_US_LINMR" offset="0x254" rw="RW" size="4">
          <bitfield caption="LIN Node Action" mask="0x00000003" name="NACT" values="FLEX_US_LINMR__NACT"/>
          <bitfield caption="Parity Disable" mask="0x00000004" name="PARDIS"/>
          <bitfield caption="Checksum Disable" mask="0x00000008" name="CHKDIS"/>
          <bitfield caption="Checksum Type" mask="0x00000010" name="CHKTYP"/>
          <bitfield caption="Data Length Mode" mask="0x00000020" name="DLM"/>
          <bitfield caption="Frame Slot Mode Disable" mask="0x00000040" name="FSDIS"/>
          <bitfield caption="Wakeup Signal Type" mask="0x00000080" name="WKUPTYP"/>
          <bitfield caption="Data Length Control" mask="0x0000FF00" name="DLC"/>
          <bitfield caption="PDC Mode" mask="0x00010000" name="PDCM"/>
          <bitfield caption="Synchronization Disable" mask="0x00020000" name="SYNCDIS"/>
        </register>
        <register caption="USART LIN Identifier Register" name="FLEX_US_LINIR" offset="0x258" rw="RW" size="4">
          <bitfield caption="Identifier Character" mask="0x000000FF" name="IDCHR"/>
        </register>
        <register caption="USART LIN Baud Rate Register" name="FLEX_US_LINBRR" offset="0x25C" rw="R" size="4">
          <bitfield caption="Clock Divider after Synchronization" mask="0x0000FFFF" name="LINCD"/>
          <bitfield caption="Fractional Part after Synchronization" mask="0x00070000" name="LINFP"/>
        </register>
        <register caption="USART Comparison Register" name="FLEX_US_CMPR" offset="0x290" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000001FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00003000" name="CMPMODE" values="FLEX_US_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x01FF0000" name="VAL2"/>
        </register>
        <register caption="USART FIFO Mode Register" name="FLEX_US_FMR" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_US_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_US_FMR__RXRDYM"/>
          <bitfield caption="FIFO RTS Pin Control enable (Hardware Handshaking mode only)" mask="0x00000080" name="FRTSC"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x00003F00" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x003F0000" name="RXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold 2" mask="0x3F000000" name="RXFTHRES2"/>
        </register>
        <register caption="USART FIFO Level Register" name="FLEX_US_FLR" offset="0x2A4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="USART FIFO Interrupt Enable Register" name="FLEX_US_FIER" offset="0x2A8" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Enable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Disable Register" name="FLEX_US_FIDR" offset="0x2AC" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Disable" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Interrupt Mask Register" name="FLEX_US_FIMR" offset="0x2B0" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="RXFTHF2 Interrupt Mask" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART FIFO Event Status Register" name="FLEX_US_FESR" offset="0x2B4" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00000100" name="TXFLOCK"/>
          <bitfield caption="Receive FIFO Threshold Flag 2 (cleared by writing the FLEX_US_CR.RSTSTA bit)" mask="0x00000200" name="RXFTHF2"/>
        </register>
        <register caption="USART Write Protection Mode Register" name="FLEX_US_WPMR" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_US_WPMR__WPKEY"/>
        </register>
        <register caption="USART Write Protection Status Register" name="FLEX_US_WPSR" offset="0x2E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="SPI Control Register" name="FLEX_SPI_CR" offset="0x400" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="SPI Mode Register" name="FLEX_SPI_MR" offset="0x404" rw="RW" size="4">
          <bitfield caption="Host/Client Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="FLEX_SPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="FLEX_SPI_MR__CMPMODE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x00030000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="SPI Receive Data Register" name="FLEX_SPI_RDR" offset="0x408" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Receive Data" mask="0x000000FF" name="RD0" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" name="RD1" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" name="RD2" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0xFF000000" name="RD3" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD0" modes="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" name="RD1" modes="FIFO_MULTI_DATA_16"/>
        </register>
        <register caption="SPI Transmit Data Register" name="FLEX_SPI_TDR" offset="0x40C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER" modes="DEFAULT"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" name="TD1" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="SPI Status Register" name="FLEX_SPI_SR" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading FLEX_SPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of RX Buffer (cleared by writing FLEX_SPI_RCR or FLEX_SPI_RNCR)" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of TX Buffer (cleared by writing FLEX_SPI_TCR or FLEX_SPI_TNCR)" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="RX Buffer Full (cleared by writing FLEX_SPI_RCR or FLEX_SPI_RNCR)" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty (cleared by writing FLEX_SPI_TCR or FLEX_SPI_TNCR)" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing FLEX_SPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Client mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="Client Mode Frame Error (cleared on read)" mask="0x00001000" name="SFERR"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Enable Register" name="FLEX_SPI_IER" offset="0x414" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="Client Mode Frame Error Interrupt Enable" mask="0x00001000" name="SFERR"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Disable Register" name="FLEX_SPI_IDR" offset="0x418" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="Client Mode Frame Error Interrupt Disable" mask="0x00001000" name="SFERR"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Interrupt Mask Register" name="FLEX_SPI_IMR" offset="0x41C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="Client Mode Frame Error Interrupt Mask" mask="0x00001000" name="SFERR"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="SPI Chip Select Register" name="FLEX_SPI_CSR" offset="0x430" rw="RW" size="4" count="2">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="FLEX_SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="SPI FIFO Mode Register" name="FLEX_SPI_FMR" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="FLEX_SPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="FLEX_SPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="SPI FIFO Level Register" name="FLEX_SPI_FLR" offset="0x444" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="SPI Comparison Register" name="FLEX_SPI_CMPR" offset="0x448" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="SPI Write Protection Mode Register" name="FLEX_SPI_WPMR" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_SPI_WPMR__WPKEY"/>
        </register>
        <register caption="SPI Write Protection Status Register" name="FLEX_SPI_WPSR" offset="0x4E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="TWI Control Register" name="FLEX_TWI_CR" offset="0x600" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START" modes="DEFAULT"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP" modes="DEFAULT"/>
          <bitfield caption="TWI Host Mode Enabled" mask="0x00000004" name="MSEN" modes="DEFAULT"/>
          <bitfield caption="TWI Host Mode Disabled" mask="0x00000008" name="MSDIS" modes="DEFAULT"/>
          <bitfield caption="TWI Client Mode Enabled" mask="0x00000010" name="SVEN" modes="DEFAULT"/>
          <bitfield caption="TWI Client Mode Disabled" mask="0x00000020" name="SVDIS" modes="DEFAULT"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK" modes="DEFAULT"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST" modes="DEFAULT"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN" modes="DEFAULT"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS" modes="DEFAULT"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN" modes="DEFAULT"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS" modes="DEFAULT"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN" modes="DEFAULT"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS" modes="DEFAULT"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ" modes="DEFAULT"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR" modes="DEFAULT"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN" modes="DEFAULT"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS" modes="DEFAULT"/>
          <bitfield caption="Transmit Holding Register Clear" mask="0x01000000" name="THRCLR" modes="DEFAULT"/>
          <bitfield caption="Lock Clear" mask="0x04000000" name="LOCKCLR" modes="DEFAULT"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN" modes="DEFAULT"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS" modes="DEFAULT"/>
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START" modes="FIFO_ENABLED"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Host Mode Enabled" mask="0x00000004" name="MSEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Host Mode Disabled" mask="0x00000008" name="MSDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Client Mode Enabled" mask="0x00000010" name="SVEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI Client Mode Disabled" mask="0x00000020" name="SVDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Quick Command" mask="0x00000040" name="QUICK" modes="FIFO_ENABLED"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI High-Speed Mode Enabled" mask="0x00000100" name="HSEN" modes="FIFO_ENABLED"/>
          <bitfield caption="TWI High-Speed Mode Disabled" mask="0x00000200" name="HSDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Mode Enabled" mask="0x00000400" name="SMBEN" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Mode Disabled" mask="0x00000800" name="SMBDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="Packet Error Checking Enable" mask="0x00001000" name="PECEN" modes="FIFO_ENABLED"/>
          <bitfield caption="Packet Error Checking Disable" mask="0x00002000" name="PECDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="PEC Request" mask="0x00004000" name="PECRQ" modes="FIFO_ENABLED"/>
          <bitfield caption="Bus CLEAR Command" mask="0x00008000" name="CLEAR" modes="FIFO_ENABLED"/>
          <bitfield caption="Alternative Command Mode Enable" mask="0x00010000" name="ACMEN" modes="FIFO_ENABLED"/>
          <bitfield caption="Alternative Command Mode Disable" mask="0x00020000" name="ACMDIS" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x01000000" name="TXFCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="Receive FIFO Clear" mask="0x02000000" name="RXFCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Lock CLEAR" mask="0x04000000" name="TXFLCLR" modes="FIFO_ENABLED"/>
          <bitfield caption="FIFO Enable" mask="0x10000000" name="FIFOEN" modes="FIFO_ENABLED"/>
          <bitfield caption="FIFO Disable" mask="0x20000000" name="FIFODIS" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Host Mode Register" name="FLEX_TWI_MMR" offset="0x604" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="FLEX_TWI_MMR__IADRSZ"/>
          <bitfield caption="Host Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="SCL Rise Boost Level" mask="0x00006000" name="SCLRBL"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
          <bitfield caption="No Auto-Stop On NACK Error" mask="0x01000000" name="NOAP"/>
        </register>
        <register caption="TWI Client Mode Register" name="FLEX_TWI_SMR" offset="0x608" rw="RW" size="4">
          <bitfield caption="Client Receiver Data Phase NACK Enable" mask="0x00000001" name="NACKEN"/>
          <bitfield caption="SMBus Default Address" mask="0x00000004" name="SMDA"/>
          <bitfield caption="SMBus Host Header" mask="0x00000008" name="SMHH"/>
          <bitfield caption="Client Address Treated as Data" mask="0x00000010" name="SADAT"/>
          <bitfield caption="TWI Bus Selection" mask="0x00000020" name="BSEL"/>
          <bitfield caption="Clock Wait State Disable" mask="0x00000040" name="SCLWSDIS"/>
          <bitfield caption="Client Sniffer Mode" mask="0x00000080" name="SNIFF"/>
          <bitfield caption="Client Address Mask" mask="0x00007F00" name="MASK"/>
          <bitfield caption="Client Address" mask="0x007F0000" name="SADR"/>
          <bitfield caption="Client Address 1 Enable" mask="0x10000000" name="SADR1EN"/>
          <bitfield caption="Client Address 2 Enable" mask="0x20000000" name="SADR2EN"/>
          <bitfield caption="Client Address 3 Enable" mask="0x40000000" name="SADR3EN"/>
          <bitfield caption="Data Matching Enable" mask="0x80000000" name="DATAMEN"/>
        </register>
        <register caption="TWI Internal Address Register" name="FLEX_TWI_IADR" offset="0x60C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="TWI Clock Waveform Generator Register" name="FLEX_TWI_CWGR" offset="0x610" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00100000" name="BRSRCCLK" values="FLEX_TWI_CWGR__BRSRCCLK"/>
          <bitfield caption="TWD Hold Time Versus TWCK Falling" mask="0x3F000000" name="HOLD"/>
        </register>
        <register caption="TWI Status Register" name="FLEX_TWI_SR" offset="0x620" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" name="TXCOMP" modes="DEFAULT"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" name="RXRDY" modes="DEFAULT"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" name="TXRDY" modes="DEFAULT"/>
          <bitfield caption="Client Read" mask="0x00000008" name="SVREAD" modes="DEFAULT"/>
          <bitfield caption="Client Access" mask="0x00000010" name="SVACC" modes="DEFAULT"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC" modes="DEFAULT"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE" modes="DEFAULT"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE" modes="DEFAULT"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK" modes="DEFAULT"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST" modes="DEFAULT"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS" modes="DEFAULT"/>
          <bitfield caption="End Of Client Access (cleared on read)" mask="0x00000800" name="EOSACC" modes="DEFAULT"/>
          <bitfield caption="End of RX Buffer (cleared by writing FLEX_TWI_RCR or FLEX_TWI_RNCR)" mask="0x00001000" name="ENDRX" modes="DEFAULT"/>
          <bitfield caption="End of TX Buffer (cleared by writing FLEX_TWI_TCR or FLEX_TWI_TNCR)" mask="0x00002000" name="ENDTX" modes="DEFAULT"/>
          <bitfield caption="RX Buffer Full (cleared by writing FLEX_TWI_RCR or FLEX_TWI_RNCR)" mask="0x00004000" name="RXBUFF" modes="DEFAULT"/>
          <bitfield caption="TX Buffer Empty (cleared by writing FLEX_TWI_TCR or FLEX_TWI_TNCR)" mask="0x00008000" name="TXBUFE" modes="DEFAULT"/>
          <bitfield caption="Host Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK" modes="DEFAULT"/>
          <bitfield caption="SMBus Alert Flag" mask="0x00020000" name="SMBAF" modes="DEFAULT"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT" modes="DEFAULT"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR" modes="DEFAULT"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM" modes="DEFAULT"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM" modes="DEFAULT"/>
          <bitfield caption="TWI Lock Due to Frame Errors" mask="0x00800000" name="LOCK" modes="DEFAULT"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL" modes="DEFAULT"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA" modes="DEFAULT"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="DEFAULT"/>
          <bitfield caption="Transmission Completed (cleared by writing FLEX_TWI_THR)" mask="0x00000001" name="TXCOMP" modes="FIFO_ENABLED"/>
          <bitfield caption="Receive Holding Register Ready (cleared when reading FLEX_TWI_RHR)" mask="0x00000002" name="RXRDY" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit Holding Register Ready (cleared by writing FLEX_TWI_THR)" mask="0x00000004" name="TXRDY" modes="FIFO_ENABLED"/>
          <bitfield caption="Client Read" mask="0x00000008" name="SVREAD" modes="FIFO_ENABLED"/>
          <bitfield caption="Client Access" mask="0x00000010" name="SVACC" modes="FIFO_ENABLED"/>
          <bitfield caption="General Call Access (cleared on read)" mask="0x00000020" name="GACC" modes="FIFO_ENABLED"/>
          <bitfield caption="Overrun Error (cleared on read)" mask="0x00000040" name="OVRE" modes="FIFO_ENABLED"/>
          <bitfield caption="Underrun Error (cleared on read)" mask="0x00000080" name="UNRE" modes="FIFO_ENABLED"/>
          <bitfield caption="Not Acknowledged (cleared on read)" mask="0x00000100" name="NACK" modes="FIFO_ENABLED"/>
          <bitfield caption="Arbitration Lost (cleared on read)" mask="0x00000200" name="ARBLST" modes="FIFO_ENABLED"/>
          <bitfield caption="Clock Wait State" mask="0x00000400" name="SCLWS" modes="FIFO_ENABLED"/>
          <bitfield caption="End Of Client Access (cleared on read)" mask="0x00000800" name="EOSACC" modes="FIFO_ENABLED"/>
          <bitfield caption="End of RX Buffer (cleared by writing FLEX_TWI_RCR or FLEX_TWI_RNCR)" mask="0x00001000" name="ENDRX" modes="FIFO_ENABLED"/>
          <bitfield caption="End of TX Buffer (cleared by writing FLEX_TWI_TCR or FLEX_TWI_TNCR)" mask="0x00002000" name="ENDTX" modes="FIFO_ENABLED"/>
          <bitfield caption="RX Buffer Full (cleared by writing FLEX_TWI_RCR or FLEX_TWI_RNCR)" mask="0x00004000" name="RXBUFF" modes="FIFO_ENABLED"/>
          <bitfield caption="TX Buffer Empty (cleared by writing FLEX_TWI_TCR or FLEX_TWI_TNCR)" mask="0x00008000" name="TXBUFE" modes="FIFO_ENABLED"/>
          <bitfield caption="Host Code Acknowledge (cleared on read)" mask="0x00010000" name="MCACK" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Alert Flag" mask="0x00020000" name="SMBAF" modes="FIFO_ENABLED"/>
          <bitfield caption="Timeout Error (cleared on read)" mask="0x00040000" name="TOUT" modes="FIFO_ENABLED"/>
          <bitfield caption="PEC Error (cleared on read)" mask="0x00080000" name="PECERR" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Default Address Match (cleared on read)" mask="0x00100000" name="SMBDAM" modes="FIFO_ENABLED"/>
          <bitfield caption="SMBus Host Header Address Match (cleared on read)" mask="0x00200000" name="SMBHHM" modes="FIFO_ENABLED"/>
          <bitfield caption="Transmit FIFO Lock" mask="0x00800000" name="TXFLOCK" modes="FIFO_ENABLED"/>
          <bitfield caption="SCL Line Value" mask="0x01000000" name="SCL" modes="FIFO_ENABLED"/>
          <bitfield caption="SDA Line Value" mask="0x02000000" name="SDA" modes="FIFO_ENABLED"/>
          <bitfield caption="Start Repeated" mask="0x04000000" name="SR" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Interrupt Enable Register" name="FLEX_TWI_IER" offset="0x624" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Client Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Client Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Host Code Acknowledge Interrupt Enable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Enable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Enable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Enable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Enable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Disable Register" name="FLEX_TWI_IDR" offset="0x628" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Client Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Client Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Host Code Acknowledge Interrupt Disable" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Disable" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Disable" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Disable" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Disable" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Interrupt Mask Register" name="FLEX_TWI_IMR" offset="0x62C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Client Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000080" name="UNRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Client Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00001000" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00002000" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00004000" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00008000" name="TXBUFE"/>
          <bitfield caption="Host Code Acknowledge Interrupt Mask" mask="0x00010000" name="MCACK"/>
          <bitfield caption="Timeout Error Interrupt Mask" mask="0x00040000" name="TOUT"/>
          <bitfield caption="PEC Error Interrupt Mask" mask="0x00080000" name="PECERR"/>
          <bitfield caption="SMBus Default Address Match Interrupt Mask" mask="0x00100000" name="SMBDAM"/>
          <bitfield caption="SMBus Host Header Address Match Interrupt Mask" mask="0x00200000" name="SMBHHM"/>
        </register>
        <register caption="TWI Receive Holding Register" name="FLEX_TWI_RHR" offset="0x630" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Receive Holding Data" mask="0x000000FF" name="RXDATA" modes="DEFAULT"/>
          <bitfield caption="Start State (Client Sniffer Mode only)" mask="0x00000300" name="SSTATE" values="FLEX_TWI_RHR__SSTATE" modes="DEFAULT"/>
          <bitfield caption="Stop State (Client Sniffer Mode only)" mask="0x00000400" name="PSTATE" modes="DEFAULT"/>
          <bitfield caption="Acknowledge State (Client Sniffer Mode only)" mask="0x00001800" name="ASTATE" values="FLEX_TWI_RHR__ASTATE" modes="DEFAULT"/>
          <bitfield caption="Host or Client Receive Holding Data 0" mask="0x000000FF" name="RXDATA0" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Receive Holding Data 1" mask="0x0000FF00" name="RXDATA1" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Receive Holding Data 2" mask="0x00FF0000" name="RXDATA2" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Receive Holding Data 3" mask="0xFF000000" name="RXDATA3" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI Transmit Holding Register" name="FLEX_TWI_THR" offset="0x634" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Transmit Holding Data" mask="0x000000FF" name="TXDATA" modes="DEFAULT"/>
          <bitfield caption="Host or Client Transmit Holding Data 0" mask="0x000000FF" name="TXDATA0" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Transmit Holding Data 1" mask="0x0000FF00" name="TXDATA1" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Transmit Holding Data 2" mask="0x00FF0000" name="TXDATA2" modes="FIFO_ENABLED"/>
          <bitfield caption="Host or Client Transmit Holding Data 3" mask="0xFF000000" name="TXDATA3" modes="FIFO_ENABLED"/>
        </register>
        <register caption="TWI SMBus Timing Register" name="FLEX_TWI_SMBTR" offset="0x638" rw="RW" size="4">
          <bitfield caption="SMBus Clock Prescaler" mask="0x0000000F" name="PRESC"/>
          <bitfield caption="Client Clock Stretch Maximum Cycles" mask="0x0000FF00" name="TLOWS"/>
          <bitfield caption="Host Clock Stretch Maximum Cycles" mask="0x00FF0000" name="TLOWM"/>
          <bitfield caption="Clock High Maximum Cycles" mask="0xFF000000" name="THMAX"/>
        </register>
        <register caption="TWI High Speed Register" name="FLEX_TWI_HSR" offset="0x63C" rw="RW" size="4">
          <bitfield caption="TWI High Speed Host Code" mask="0x000000FF" name="MCODE"/>
        </register>
        <register caption="TWI Alternative Command Register" name="FLEX_TWI_ACR" offset="0x640" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x000000FF" name="DATAL"/>
          <bitfield caption="Transfer Direction" mask="0x00000100" name="DIR"/>
          <bitfield caption="PEC Request (SMBus Mode only)" mask="0x00000200" name="PEC"/>
          <bitfield caption="Next Data Length" mask="0x00FF0000" name="NDATAL"/>
          <bitfield caption="Next Transfer Direction" mask="0x01000000" name="NDIR"/>
          <bitfield caption="Next PEC Request (SMBus Mode only)" mask="0x02000000" name="NPEC"/>
        </register>
        <register caption="TWI Filter Register" name="FLEX_TWI_FILTR" offset="0x644" rw="RW" size="4">
          <bitfield caption="RX Digital Filter" mask="0x00000001" name="FILT"/>
          <bitfield caption="PAD Filter Enable" mask="0x00000002" name="PADFEN"/>
          <bitfield caption="Digital Filter Threshold" mask="0x00000700" name="THRES"/>
        </register>
        <register caption="TWI High Speed Clock Waveform Generator Register" name="FLEX_TWI_HSCWGR" offset="0x648" rw="RW" size="4">
          <bitfield caption="High Speed Clock Low Divider" mask="0x000000FF" name="HSCLDIV"/>
          <bitfield caption="High Speed Clock High Divider" mask="0x0000FF00" name="HSCHDIV"/>
          <bitfield caption="High Speed Clock Divider" mask="0x00070000" name="HSCKDIV"/>
        </register>
        <register caption="TWI Matching Register" name="FLEX_TWI_SWMR" offset="0x64C" rw="RW" size="4">
          <bitfield caption="Client Address 1" mask="0x0000007F" name="SADR1"/>
          <bitfield caption="Client Address 2" mask="0x00007F00" name="SADR2"/>
          <bitfield caption="Client Address 3" mask="0x007F0000" name="SADR3"/>
          <bitfield caption="Data Match" mask="0xFF000000" name="DATAM"/>
        </register>
        <register caption="TWI FIFO Mode Register" name="FLEX_TWI_FMR" offset="0x650" rw="RW" size="4">
          <bitfield caption="Transmitter Ready Mode" mask="0x00000003" name="TXRDYM" values="FLEX_TWI_FMR__TXRDYM"/>
          <bitfield caption="Receiver Ready Mode" mask="0x00000030" name="RXRDYM" values="FLEX_TWI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="TWI FIFO Level Register" name="FLEX_TWI_FLR" offset="0x654" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="TWI FIFO Status Register" name="FLEX_TWI_FSR" offset="0x660" rw="R" size="4">
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Enable Register" name="FLEX_TWI_FIER" offset="0x664" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Enable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Disable Register" name="FLEX_TWI_FIDR" offset="0x668" rw="W" size="4">
          <bitfield caption="TXFEF Interrupt Disable" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI FIFO Interrupt Mask Register" name="FLEX_TWI_FIMR" offset="0x66C" rw="R" size="4">
          <bitfield caption="TXFEF Interrupt Mask" mask="0x00000001" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x00000002" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x00000004" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x00000008" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x00000010" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x00000020" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x00000040" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x00000080" name="RXFPTEF"/>
        </register>
        <register caption="TWI Write Protection Mode Register" name="FLEX_TWI_WPMR" offset="0x6E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="FLEX_TWI_WPMR__WPKEY"/>
        </register>
        <register caption="TWI Write Protection Status Register" name="FLEX_TWI_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0xFFFFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="FLEXCOM Operating Mode" name="FLEX_MR__OPMODE">
        <value caption="No communication" name="NO_COM" value="0x0"/>
        <value caption="All UART related protocols are selected (RS232, RS485, IrDA, ISO7816, LIN,) SPI/TWI related registers are not accessible and have no impact on IOs." name="USART" value="0x1"/>
        <value caption="SPI operating mode is selected. USART/TWI related registers are not accessible and have no impact on IOs." name="SPI" value="0x2"/>
        <value caption="All TWI related protocols are selected (TWI, SMBus). USART/SPI related registers are not accessible and have no impact on IOs." name="TWI" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="LIN Host mode" name="LIN_MASTER" value="0xA"/>
        <value caption="LIN Client mode" name="LIN_SLAVE" value="0xB"/>
        <value caption="16-bit data host" name="DATA16BIT_MASTER" value="0xC"/>
        <value caption="16-bit data client" name="DATA16BIT_SLAVE" value="0xD"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR__USCLKS">
        <value caption="Peripheral clock is selected" name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV = 8) is selected" name="DIV" value="0x1"/>
        <value caption="PMC generic clock is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="GCLK" value="0x2"/>
        <value caption="External pin SCK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR__CHRL">
        <value caption="Character length is 5 bits" name="5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Parity Type" name="FLEX_US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="Number of Stop Bits" name="FLEX_US_MR__NBSTOP">
        <value caption="1 stop bit" name="1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Channel Mode" name="FLEX_US_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="USART Mode of Operation" name="FLEX_US_MR_OOK__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
      </value-group>
      <value-group caption="Clock Selection" name="FLEX_US_MR_OOK__USCLKS">
        <value caption="Peripheral clock is selected." name="MCK" value="0x0"/>
        <value caption="Peripheral clock divided (DIV=8) is selected." name="DIV" value="0x1"/>
        <value caption="PMC programmable clock (PCK) is selected. If the SCK pin is driven (CLKO = 1), the CD field must be greater than 1." name="PCK" value="0x2"/>
        <value caption="Serial clock (SCK) is selected." name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="Character Length" name="FLEX_US_MR_OOK__CHRL">
        <value caption="Character length is 5 bits." name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits." name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits." name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits." name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Parity Type" name="FLEX_US_MR_OOK__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="Number of Stop Bits" name="FLEX_US_MR_OOK__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="Channel Mode" name="FLEX_US_MR_OOK__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Preamble Pattern" name="FLEX_US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="Receiver Preamble Pattern detected" name="FLEX_US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="LIN Node Action" name="FLEX_US_LINMR__NACT">
        <value caption="The USART transmits the response." name="PUBLISH" value="0x0"/>
        <value caption="The USART receives the response." name="SUBSCRIBE" value="0x1"/>
        <value caption="The USART does not transmit and does not receive the response." name="IGNORE" value="0x2"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_US_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0x0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="0x1"/>
        <value caption="Comparison must be met to receive the current data only" name="FILTER" value="0x2"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_US_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as a byte." name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA (chunk size=1 and word access). If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_US_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as a byte." name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA (chunk size=1 and halfword access). If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_US_MR.MODE9=0 (up to 8 bits to transfer on the line), the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_US_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0." name="PASSWD" value="0x555341"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_SPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="FLEX_SPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="FLEX_SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="FLEX_SPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data, the chunk of 1 data (byte or halfword) must be configured in the DMA depending on FLEX_SPI_CSR0.BITS. If the transfer is performed by software, the access type (byte, halfword) must be defined depending on FLEX_SPI_CSR0.BITS." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the transmit FIFO. FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 2 data) must be configured in the DMA. If the transfer is performed by software, the access type must be defined as word (2 data per access, 1 access)." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="FLEX_SPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 byte must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 1 halfword must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte or halfword depending on FLEX_SPI_CSR0.BITS." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 1 word (1 word carries 2 halfwords) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as halfword (2 bytes per access, 1 access when FLEX_SPI_CSR0.BITS=0), or word (2 halfwords per access, 2 accesses when FLEX_SPI_CSR0.BITS&gt;0)." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data and FLEX_SPI_CSR0.BITS=0 (8 bits transfered on SPI line), the chunk of 1 word (1 halfword carries 4 bytes) must be configured in the DMA. When FLEX_SPI_CSR0.BITS&gt;0 (9 to 16 bits transfered on SPI line), the chunk of 2 words (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as word (4 bytes per access, 1 access when FLEX_SPI_CSR0.BITS=0 or 2 halfwords per access, 2 accesses when FLEX_SPI_CSR0.BITS&gt;0)." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_SPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="Internal Device Address Size" name="FLEX_TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="3_BYTE" value="0x3"/>
      </value-group>
      <value-group caption="Bit Rate Source Clock" name="FLEX_TWI_CWGR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Start State (Client Sniffer Mode only)" name="FLEX_TWI_RHR__SSTATE">
        <value caption="No START detected with the logged data" name="NOSTART" value="0x0"/>
        <value caption="START (S) detected with the logged data" name="START" value="0x1"/>
        <value caption="Repeated START (Sr) detected with the logged data" name="RSTART" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Acknowledge State (Client Sniffer Mode only)" name="FLEX_TWI_RHR__ASTATE">
        <value caption="No Acknowledge or Nacknowledge detected after previously logged data" name="NONE" value="0x0"/>
        <value caption="Acknowledge (A) detected after previously logged data" name="ACK" value="0x1"/>
        <value caption="Nacknowledge (NA) detected after previously logged data" name="NACK" value="0x2"/>
        <value caption="Not defined" name="UNDEF" value="0x3"/>
      </value-group>
      <value-group caption="Transmitter Ready Mode" name="FLEX_TWI_FMR__TXRDYM">
        <value caption="TXRDY will be at level '1' when at least one data can be written in the transmit FIFO. When DMA is enabled to transfer data, the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type must be defined as byte." name="ONE_DATA" value="0x0"/>
        <value caption="TXRDY will be at level '1' when at least two data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." name="TWO_DATA" value="0x1"/>
        <value caption="TXRDY will be at level '1' when at least four data can be written in the transmit FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Receiver Ready Mode" name="FLEX_TWI_FMR__RXRDYM">
        <value caption="RXRDY will be at level '1' when at least one unread data is in the receive FIFO. When DMA is enabled to transfer data the chunk of 1 byte must be configured in the DMA. If the transfer is performed by software, the access type (byte, halfword) must be defined accordingly." name="ONE_DATA" value="0x0"/>
        <value caption="RXRDY will be at level '1' when at least two unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 halfword (1 halfword carries 2 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 2 accesses) or halfword (2 bytes per access, 1 single access)." name="TWO_DATA" value="0x1"/>
        <value caption="RXRDY will be at level '1' when at least four unread data are in the receive FIFO. To minimize system bus load, when DMA is enabled to transfer data, the chunk of 1 word (1 word carries 4 bytes) must be configured in the DMA. If the transfer is performed by software, the access type can be defined as byte (1 byte per access, 4 accesses), halfword (2 bytes per access, 2 accesses) or word (4 bytes per access, 1 single access)." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="FLEX_TWI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of bits WPEN, WPITEN and WPCREN. Always reads as 0" name="PASSWD" value="0x545749"/>
      </value-group>
    </module>
    <module caption="General Purpose Backup Registers" name="GPBR" id="6378" version="R">
      <register-group name="GPBR">
        <register caption="GPBR Mode Register" name="GPBR_MR" offset="0x0" rw="RW" size="4">
          <bitfield caption="GPBRx Write Protection" mask="0x00000001" name="GPBRWP0"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000002" name="GPBRWP1"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000004" name="GPBRWP2"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000008" name="GPBRWP3"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000010" name="GPBRWP4"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000020" name="GPBRWP5"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000040" name="GPBRWP6"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000080" name="GPBRWP7"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000100" name="GPBRWP8"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000200" name="GPBRWP9"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000400" name="GPBRWP10"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00000800" name="GPBRWP11"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00001000" name="GPBRWP12"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00002000" name="GPBRWP13"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00004000" name="GPBRWP14"/>
          <bitfield caption="GPBRx Write Protection" mask="0x00008000" name="GPBRWP15"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00010000" name="GPBRRP0"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00020000" name="GPBRRP1"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00040000" name="GPBRRP2"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00080000" name="GPBRRP3"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00100000" name="GPBRRP4"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00200000" name="GPBRRP5"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00400000" name="GPBRRP6"/>
          <bitfield caption="GPBRx Read Protection" mask="0x00800000" name="GPBRRP7"/>
          <bitfield caption="GPBRx Read Protection" mask="0x01000000" name="GPBRRP8"/>
          <bitfield caption="GPBRx Read Protection" mask="0x02000000" name="GPBRRP9"/>
          <bitfield caption="GPBRx Read Protection" mask="0x04000000" name="GPBRRP10"/>
          <bitfield caption="GPBRx Read Protection" mask="0x08000000" name="GPBRRP11"/>
          <bitfield caption="GPBRx Read Protection" mask="0x10000000" name="GPBRRP12"/>
          <bitfield caption="GPBRx Read Protection" mask="0x20000000" name="GPBRRP13"/>
          <bitfield caption="GPBRx Read Protection" mask="0x40000000" name="GPBRRP14"/>
          <bitfield caption="GPBRx Read Protection" mask="0x80000000" name="GPBRRP15"/>
        </register>
        <register caption="General Purpose Backup Register" name="SYS_GPBR" offset="0x8" rw="RW" size="4" count="24">
          <bitfield caption="Value of SYS_GPBRx" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
      </register-group>
    </module>
    <module caption="Inter-processor Communication" name="IPC" id="11204" version="D">
      <register-group name="IPC">
        <register caption="Interrupt Set Command Register" name="IPC_ISCR" offset="0x000" rw="W" size="4">
          <bitfield caption="Interrupt Set" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Set" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Set" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Set" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Set" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Set" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Set" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Set" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Set" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Set" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Set" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Set" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Set" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Set" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Set" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Set" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Set" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Set" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Set" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Set" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Set" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Set" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Set" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Set" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Set" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Set" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Set" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Set" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Set" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Set" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Set" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Set" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Clear Command Register" name="IPC_ICCR" offset="0x004" rw="W" size="4">
          <bitfield caption="Interrupt Clear" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Clear" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Clear" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Clear" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Clear" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Clear" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Clear" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Clear" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Clear" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Clear" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Clear" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Clear" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Clear" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Clear" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Clear" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Clear" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Clear" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Clear" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Clear" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Clear" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Clear" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Clear" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Clear" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Clear" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Clear" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Clear" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Clear" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Clear" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Clear" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Clear" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Clear" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Clear" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Pending Register" name="IPC_IPR" offset="0x008" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Enable Command Register" name="IPC_IECR" offset="0x00C" rw="W" size="4">
          <bitfield caption="Interrupt Enable" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Enable" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Enable" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Enable" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Enable" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Enable" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Enable" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Enable" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Enable" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Enable" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Enable" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Enable" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Enable" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Enable" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Enable" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Enable" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Enable" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Enable" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Enable" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Enable" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Enable" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Enable" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Enable" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Enable" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Enable" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Enable" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Enable" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Enable" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Enable" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Enable" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Enable" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Enable" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Disable Command Register" name="IPC_IDCR" offset="0x010" rw="W" size="4">
          <bitfield caption="Interrupt Disable" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Disable" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Disable" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Disable" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Disable" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Disable" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Disable" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Disable" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Disable" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Disable" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Disable" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Disable" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Disable" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Disable" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Disable" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Disable" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Disable" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Disable" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Disable" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Disable" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Disable" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Disable" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Disable" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Disable" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Disable" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Disable" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Disable" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Disable" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Disable" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Disable" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Disable" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Disable" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Mask Register" name="IPC_IMR" offset="0x014" rw="R" size="4">
          <bitfield caption="Interrupt Mask" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Interrupt Mask" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Interrupt Mask" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Interrupt Mask" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Interrupt Mask" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Interrupt Mask" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Interrupt Mask" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Interrupt Mask" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Interrupt Mask" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Interrupt Mask" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Interrupt Mask" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Interrupt Mask" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Interrupt Mask" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Interrupt Mask" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Interrupt Mask" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Interrupt Mask" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Interrupt Mask" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Interrupt Mask" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Interrupt Mask" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Interrupt Mask" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Interrupt Mask" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Interrupt Mask" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Interrupt Mask" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Interrupt Mask" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Interrupt Mask" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Interrupt Mask" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Interrupt Mask" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Interrupt Mask" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Interrupt Mask" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Interrupt Mask" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Interrupt Mask" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Interrupt Mask" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Interrupt Status Register" name="IPC_ISR" offset="0x018" rw="R" size="4">
          <bitfield caption="Current Interrupt Identifier" mask="0x00000001" name="IRQ0"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000002" name="IRQ1"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000004" name="IRQ2"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000008" name="IRQ3"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000010" name="IRQ4"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000020" name="IRQ5"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000040" name="IRQ6"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000080" name="IRQ7"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000100" name="IRQ8"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000200" name="IRQ9"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000400" name="IRQ10"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00000800" name="IRQ11"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00001000" name="IRQ12"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00002000" name="IRQ13"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00004000" name="IRQ14"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00008000" name="IRQ15"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00010000" name="IRQ16"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00020000" name="IRQ17"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00040000" name="IRQ18"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00080000" name="IRQ19"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00100000" name="IRQ20"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00200000" name="IRQ21"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00400000" name="IRQ22"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x00800000" name="IRQ23"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x01000000" name="IRQ24"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x02000000" name="IRQ25"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x04000000" name="IRQ26"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x08000000" name="IRQ27"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x10000000" name="IRQ28"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x20000000" name="IRQ29"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x40000000" name="IRQ30"/>
          <bitfield caption="Current Interrupt Identifier" mask="0x80000000" name="IRQ31"/>
        </register>
        <register caption="Write Protection Mode Register" name="IPC_WPMR" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="IPC_WPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="IPC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x495043"/>
      </value-group>
    </module>
    <module caption="AHB Bus Matrix" name="MATRIX" id="6342" version="J">
      <register-group name="MATRIX_PR" size="8">
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS" offset="0x0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 0" mask="0x00000004" name="LQOSEN0"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 1" mask="0x00000040" name="LQOSEN1"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 2" mask="0x00000400" name="LQOSEN2"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 3" mask="0x00004000" name="LQOSEN3"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 4" mask="0x00040000" name="LQOSEN4"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 5" mask="0x00400000" name="LQOSEN5"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 6" mask="0x04000000" name="LQOSEN6"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 7" mask="0x40000000" name="LQOSEN7"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS" offset="0x4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 8" mask="0x00000004" name="LQOSEN8"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 9" mask="0x00000040" name="LQOSEN9"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 10" mask="0x00000400" name="LQOSEN10"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 11" mask="0x00004000" name="LQOSEN11"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 12" mask="0x00040000" name="LQOSEN12"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 13" mask="0x00400000" name="LQOSEN13"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 14" mask="0x04000000" name="LQOSEN14"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
          <bitfield caption="Latency Quality of Service Enable for Master 15" mask="0x40000000" name="LQOSEN15"/>
        </register>
      </register-group>
      <register-group name="MATRIX">
        <register caption="Master Configuration Register" name="MATRIX_MCFG" offset="0x0000" rw="RW" size="4" count="16">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT" values="MATRIX_MCFG__ULBT"/>
        </register>
        <register caption="Slave Configuration Register" name="MATRIX_SCFG" offset="0x0040" rw="RW" size="4" count="16">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE" values="MATRIX_SCFG__DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register-group name="MATRIX_PR" size="8" name-in-module="MATRIX_PR" offset="0x0080" count="16"/>
        <register caption="Master Remap Control Register" name="MATRIX_MRCR" offset="0x0100" rw="RW" size="4">
          <bitfield caption="Remap Command Bit for Master 0" mask="0x00000001" name="RCB0"/>
          <bitfield caption="Remap Command Bit for Master 1" mask="0x00000002" name="RCB1"/>
          <bitfield caption="Remap Command Bit for Master 2" mask="0x00000004" name="RCB2"/>
          <bitfield caption="Remap Command Bit for Master 3" mask="0x00000008" name="RCB3"/>
          <bitfield caption="Remap Command Bit for Master 4" mask="0x00000010" name="RCB4"/>
          <bitfield caption="Remap Command Bit for Master 5" mask="0x00000020" name="RCB5"/>
          <bitfield caption="Remap Command Bit for Master 6" mask="0x00000040" name="RCB6"/>
          <bitfield caption="Remap Command Bit for Master 7" mask="0x00000080" name="RCB7"/>
          <bitfield caption="Remap Command Bit for Master 8" mask="0x00000100" name="RCB8"/>
          <bitfield caption="Remap Command Bit for Master 9" mask="0x00000200" name="RCB9"/>
          <bitfield caption="Remap Command Bit for Master 10" mask="0x00000400" name="RCB10"/>
          <bitfield caption="Remap Command Bit for Master 11" mask="0x00000800" name="RCB11"/>
          <bitfield caption="Remap Command Bit for Master 12" mask="0x00001000" name="RCB12"/>
          <bitfield caption="Remap Command Bit for Master 13" mask="0x00002000" name="RCB13"/>
          <bitfield caption="Remap Command Bit for Master 14" mask="0x00004000" name="RCB14"/>
          <bitfield caption="Remap Command Bit for Master 15" mask="0x00008000" name="RCB15"/>
        </register>
        <register caption="Special Function Register" name="MATRIX_SFR" offset="0x0110" rw="RW" size="4" count="16">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Master Error Interrupt Enable Register" name="MATRIX_MEIER" offset="0x0150" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Interrupt Disable Register" name="MATRIX_MEIDR" offset="0x0154" rw="W" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Interrupt Mask Register" name="MATRIX_MEIMR" offset="0x0158" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master Error Status Register" name="MATRIX_MESR" offset="0x015C" rw="R" size="4">
          <bitfield caption="Master 0 Access Error" mask="0x00000001" name="MERR0"/>
          <bitfield caption="Master 1 Access Error" mask="0x00000002" name="MERR1"/>
          <bitfield caption="Master 2 Access Error" mask="0x00000004" name="MERR2"/>
          <bitfield caption="Master 3 Access Error" mask="0x00000008" name="MERR3"/>
          <bitfield caption="Master 4 Access Error" mask="0x00000010" name="MERR4"/>
          <bitfield caption="Master 5 Access Error" mask="0x00000020" name="MERR5"/>
          <bitfield caption="Master 6 Access Error" mask="0x00000040" name="MERR6"/>
          <bitfield caption="Master 7 Access Error" mask="0x00000080" name="MERR7"/>
          <bitfield caption="Master 8 Access Error" mask="0x00000100" name="MERR8"/>
          <bitfield caption="Master 9 Access Error" mask="0x00000200" name="MERR9"/>
          <bitfield caption="Master 10 Access Error" mask="0x00000400" name="MERR10"/>
          <bitfield caption="Master 11 Access Error" mask="0x00000800" name="MERR11"/>
          <bitfield caption="Master 12 Access Error" mask="0x00001000" name="MERR12"/>
          <bitfield caption="Master 13 Access Error" mask="0x00002000" name="MERR13"/>
          <bitfield caption="Master 14 Access Error" mask="0x00004000" name="MERR14"/>
          <bitfield caption="Master 15 Access Error" mask="0x00008000" name="MERR15"/>
        </register>
        <register caption="Master 0 Error Address Register" name="MATRIX_MEAR" offset="0x0160" rw="R" size="4" count="16">
          <bitfield caption="Master Error Address" mask="0xFFFFFFFF" name="ERRADD"/>
        </register>
        <register caption="Write Protect Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Configuration Freeze" mask="0x00000080" name="CFGFRZ"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MATRIX_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Version Register" name="MATRIX_VERSION" offset="0x01FC" rw="R" size="4">
          <bitfield caption="Matrix Version" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
        <register caption="Protection Slave 0 Register" name="MATRIX_PSR" offset="0x0200" rw="RW" size="4" count="16">
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000001" name="LAUSERH0"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000002" name="LAUSERH1"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000004" name="LAUSERH2"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000008" name="LAUSERH3"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000010" name="LAUSERH4"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000020" name="LAUSERH5"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000040" name="LAUSERH6"/>
          <bitfield caption="Low Area USER in HSELx Protected Region" mask="0x00000080" name="LAUSERH7"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000100" name="RDUSERH0"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000200" name="RDUSERH1"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000400" name="RDUSERH2"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00000800" name="RDUSERH3"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00001000" name="RDUSERH4"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00002000" name="RDUSERH5"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00004000" name="RDUSERH6"/>
          <bitfield caption="Read USER for HSELx Protected Region" mask="0x00008000" name="RDUSERH7"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00010000" name="WRUSERH0"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00020000" name="WRUSERH1"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00040000" name="WRUSERH2"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00080000" name="WRUSERH3"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00100000" name="WRUSERH4"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00200000" name="WRUSERH5"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00400000" name="WRUSERH6"/>
          <bitfield caption="Write USER for HSELx Protected Region" mask="0x00800000" name="WRUSERH7"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x01000000" name="DPSOA0"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x02000000" name="DPSOA1"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x04000000" name="DPSOA2"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x08000000" name="DPSOA3"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x10000000" name="DPSOA4"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x20000000" name="DPSOA5"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x40000000" name="DPSOA6"/>
          <bitfield caption="Downward Protection Split Address for HSELx Protected Region" mask="0x80000000" name="DPSOA7"/>
        </register>
        <register caption="Protected Areas Split Slave 0 Register" name="MATRIX_PASSR" offset="0x0240" rw="RW" size="4" count="16">
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0000000F" name="PASPLIT0"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x000000F0" name="PASPLIT1"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x00000F00" name="PASPLIT2"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0000F000" name="PASPLIT3"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x000F0000" name="PASPLIT4"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x00F00000" name="PASPLIT5"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0x0F000000" name="PASPLIT6"/>
          <bitfield caption="Protected Areas Split for HSELx Protected Region" mask="0xF0000000" name="PASPLIT7"/>
        </register>
        <register caption="Protected Region Top Slave 0 Register" name="MATRIX_PRTSR" offset="0x0280" rw="RW" size="4" count="16">
          <bitfield caption="HSELx Protected Region Top" mask="0x0000000F" name="PRTOP0"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x000000F0" name="PRTOP1"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x00000F00" name="PRTOP2"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x0000F000" name="PRTOP3"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x000F0000" name="PRTOP4"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x00F00000" name="PRTOP5"/>
          <bitfield caption="HSELx Protected Region Top" mask="0x0F000000" name="PRTOP6"/>
          <bitfield caption="HSELx Protected Region Top" mask="0xF0000000" name="PRTOP7"/>
        </register>
        <register caption="Protected Peripheral Select 1 Register" name="MATRIX_PPSELR" offset="0x02C0" rw="RW" size="4" count="3">
          <bitfield caption="User PSELy Peripheral" mask="0x00000001" name="USERP0"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000002" name="USERP1"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000004" name="USERP2"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000008" name="USERP3"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000010" name="USERP4"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000020" name="USERP5"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000040" name="USERP6"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000080" name="USERP7"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000100" name="USERP8"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000200" name="USERP9"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000400" name="USERP10"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00000800" name="USERP11"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00001000" name="USERP12"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00002000" name="USERP13"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00004000" name="USERP14"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00008000" name="USERP15"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00010000" name="USERP16"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00020000" name="USERP17"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00040000" name="USERP18"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00080000" name="USERP19"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00100000" name="USERP20"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00200000" name="USERP21"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00400000" name="USERP22"/>
          <bitfield caption="User PSELy Peripheral" mask="0x00800000" name="USERP23"/>
          <bitfield caption="User PSELy Peripheral" mask="0x01000000" name="USERP24"/>
          <bitfield caption="User PSELy Peripheral" mask="0x02000000" name="USERP25"/>
          <bitfield caption="User PSELy Peripheral" mask="0x04000000" name="USERP26"/>
          <bitfield caption="User PSELy Peripheral" mask="0x08000000" name="USERP27"/>
          <bitfield caption="User PSELy Peripheral" mask="0x10000000" name="USERP28"/>
          <bitfield caption="User PSELy Peripheral" mask="0x20000000" name="USERP29"/>
          <bitfield caption="User PSELy Peripheral" mask="0x40000000" name="USERP30"/>
          <bitfield caption="User PSELy Peripheral" mask="0x80000000" name="USERP31"/>
        </register>
      </register-group>
      <value-group caption="Undefined Length Burst Type" name="MATRIX_MCFG__ULBT">
        <value caption="Unlimited Length Burst-No predicted end of burst is generated, therefore INCR bursts coming from this master can only be broken if the Slave Slot Cycle Limit is reached. If the Slot Cycle Limit is not reached, the burst is normally completed by the master, at the latest, on the next system bus 1 Kbyte address boundary, allowing up to 256-beat word bursts or 128-beat double-word bursts. This value should not be used in the very particular case of a master capable of performing back-to-back undefined length bursts on a single slave, since this could indefinitely freeze the slave arbitration and thus prevent another master from accessing this slave." name="UNLIMITED" value="0x0"/>
        <value caption="Single Access-The undefined length burst is treated as a succession of single accesses, allowing re-arbitration at each beat of the INCR burst or bursts sequence." name="SINGLE" value="0x1"/>
        <value caption="4-beat Burst-The undefined length burst or bursts sequence is split into 4-beat bursts or less, allowing re-arbitration every 4 beats." name="_4_BEAT" value="0x2"/>
        <value caption="8-beat Burst-The undefined length burst or bursts sequence is split into 8-beat bursts or less, allowing re-arbitration every 8 beats." name="_8_BEAT" value="0x3"/>
        <value caption="16-beat Burst-The undefined length burst or bursts sequence is split into 16-beat bursts or less, allowing re-arbitration every 16 beats." name="_16_BEAT" value="0x4"/>
        <value caption="32-beat Burst-The undefined length burst or bursts sequence is split into 32-beat bursts or less, allowing re-arbitration every 32 beats." name="_32_BEAT" value="0x5"/>
        <value caption="64-beat Burst-The undefined length burst or bursts sequence is split into 64-beat bursts or less, allowing re-arbitration every 64 beats." name="_64_BEAT" value="0x6"/>
        <value caption="128-beat Burst-The undefined length burst or bursts sequence is split into 128-beat bursts or less, allowing re-arbitration every 128 beats. Unless duly needed, the ULBT should be left at its default 0 value for power saving." name="_128_BEAT" value="0x7"/>
      </value-group>
      <value-group caption="Default Master Type" name="MATRIX_SCFG__DEFMSTR_TYPE">
        <value caption="No Default Master-At the end of the current slave access, if no other master request is pending, the slave is disconnected from all masters. This results in a one clock cycle latency for the first access of a burst transfer or for a single access." name="NONE" value="0x0"/>
        <value caption="Last Default Master-At the end of the current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it. This results in not having one clock cycle latency when the last master tries to access the slave again." name="LAST" value="0x1"/>
        <value caption="Fixed Default Master-At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field. This results in not having one clock cycle latency when the fixed master tries to access the slave again." name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MATRIX_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and CFGFRZ bits. Always reads as 0." name="PASSWD" value="0x4D4154"/>
      </value-group>
    </module>
    <module caption="Multi Channel Serial Peripheral Interface" name="MCSPI" id="04462" version="H">
      <register-group name="MCSPI">
        <register caption="Control Register" name="MCSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="MCSPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="MCSPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="MCSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Request to Clear the Comparison Trigger" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Transmit FIFO Clear" mask="0x00010000" name="TXFCLR"/>
          <bitfield caption="Receive FIFO Clear" mask="0x00020000" name="RXFCLR"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
          <bitfield caption="FIFO Enable" mask="0x40000000" name="FIFOEN"/>
          <bitfield caption="FIFO Disable" mask="0x80000000" name="FIFODIS"/>
        </register>
        <register caption="Mode Register" name="MCSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Host/Client Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Bit Rate Source Clock" mask="0x00000008" name="BRSRCCLK" values="MCSPI_MR__BRSRCCLK"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait for Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="CRC Enable" mask="0x00000040" name="CRCEN"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="LSB Timing Selection" mask="0x00000100" name="LSBHALF"/>
          <bitfield caption="Two-pin MOSI Chip Select External Multiplexing Mode" mask="0x00000200" name="TMCSMUX" values="MCSPI_MR__TMCSMUX"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="MCSPI_MR__CMPMODE"/>
          <bitfield caption="Two-Pin Mode Enable" mask="0x00002000" name="TPMEN"/>
          <bitfield caption="Chip Select Inversion Enable" mask="0x00004000" name="CSIE"/>
          <bitfield caption="MOSI Inversion Enable" mask="0x00008000" name="MOSIIE"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="MCSPI_RDR" offset="0x08" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA_8"/>
          <mode name="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Receive Data" mask="0x000000FF" name="RD0" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FF00" name="RD1" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x00FF0000" name="RD2" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0xFF000000" name="RD3" modes="FIFO_MULTI_DATA_8"/>
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD0" modes="FIFO_MULTI_DATA_16"/>
          <bitfield caption="Receive Data" mask="0xFFFF0000" name="RD1" modes="FIFO_MULTI_DATA_16"/>
        </register>
        <register caption="Transmit Data Register" name="MCSPI_TDR" offset="0x0C" rw="W" size="4">
          <mode name="DEFAULT"/>
          <mode name="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD" modes="DEFAULT"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS" modes="DEFAULT"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER" modes="DEFAULT"/>
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD0" modes="FIFO_MULTI_DATA"/>
          <bitfield caption="Transmit Data" mask="0xFFFF0000" name="TD1" modes="FIFO_MULTI_DATA"/>
        </register>
        <register caption="Status Register" name="MCSPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading MCSPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing MCSPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error (cleared on read)" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of RX Buffer (cleared by writing MCSPI_RCR or MCSPI_RNCR)" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of TX Buffer (cleared by writing MCSPI_TCR or MCSPI_TNCR)" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="RX Buffer Full (cleared by writing MCSPI_RCR or MCSPI_RNCR)" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty (cleared by writing MCSPI_TCR or MCSPI_TNCR)" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising (cleared on read)" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing MCSPI_TDR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Client mode only) (cleared on read)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Status (cleared on read)" mask="0x00000800" name="CMP"/>
          <bitfield caption="Client Frame Error (cleared on read)" mask="0x00001000" name="SFERR"/>
          <bitfield caption="CRC Error (cleared on read)" mask="0x00002000" name="CRCERR"/>
          <bitfield caption="MCSPI Enable Status" mask="0x00010000" name="SPIENS"/>
          <bitfield caption="Transmit FIFO Empty Flag (cleared on read)" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="Transmit FIFO Full Flag (cleared on read)" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="Transmit FIFO Threshold Flag (cleared on read)" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="Receive FIFO Empty Flag" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="Receive FIFO Full Flag" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="Receive FIFO Threshold Flag" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="Transmit FIFO Pointer Error Flag" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="Receive FIFO Pointer Error Flag" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Enable Register" name="MCSPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="MCSPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Enable" mask="0x00000800" name="CMP"/>
          <bitfield caption="CRC Error Interrupt Enable" mask="0x00002000" name="CRCERR"/>
          <bitfield caption="TXFEF Interrupt Enable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Enable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Enable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Enable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Enable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Enable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Enable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Enable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Disable Register" name="MCSPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="MCSPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Disable" mask="0x00000800" name="CMP"/>
          <bitfield caption="CRC Error Interrupt Disable" mask="0x00002000" name="CRCERR"/>
          <bitfield caption="TXFEF Interrupt Disable" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Disable" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Disable" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Disable" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Disable" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Disable" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Disable" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Disable" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Interrupt Mask Register" name="MCSPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="MCSPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
          <bitfield caption="Comparison Interrupt Mask" mask="0x00000800" name="CMP"/>
          <bitfield caption="CRC Error Interrupt Mask" mask="0x00002000" name="CRCERR"/>
          <bitfield caption="TXFEF Interrupt Mask" mask="0x01000000" name="TXFEF"/>
          <bitfield caption="TXFFF Interrupt Mask" mask="0x02000000" name="TXFFF"/>
          <bitfield caption="TXFTHF Interrupt Mask" mask="0x04000000" name="TXFTHF"/>
          <bitfield caption="RXFEF Interrupt Mask" mask="0x08000000" name="RXFEF"/>
          <bitfield caption="RXFFF Interrupt Mask" mask="0x10000000" name="RXFFF"/>
          <bitfield caption="RXFTHF Interrupt Mask" mask="0x20000000" name="RXFTHF"/>
          <bitfield caption="TXFPTEF Interrupt Mask" mask="0x40000000" name="TXFPTEF"/>
          <bitfield caption="RXFPTEF Interrupt Mask" mask="0x80000000" name="RXFPTEF"/>
        </register>
        <register caption="Chip Select Register (CS_number = 0)" name="MCSPI_CSR" offset="0x30" rw="RW" size="4" count="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Active After Transfer" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="MCSPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Bit Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="FIFO Mode Register" name="MCSPI_FMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Transmit Data Register Empty Mode" mask="0x00000003" name="TXRDYM" values="MCSPI_FMR__TXRDYM"/>
          <bitfield caption="Receive Data Register Full Mode" mask="0x00000030" name="RXRDYM" values="MCSPI_FMR__RXRDYM"/>
          <bitfield caption="Transmit FIFO Threshold" mask="0x003F0000" name="TXFTHRES"/>
          <bitfield caption="Receive FIFO Threshold" mask="0x3F000000" name="RXFTHRES"/>
        </register>
        <register caption="FIFO Level Register" name="MCSPI_FLR" offset="0x44" rw="R" size="4">
          <bitfield caption="Transmit FIFO Level" mask="0x0000003F" name="TXFL"/>
          <bitfield caption="Receive FIFO Level" mask="0x003F0000" name="RXFL"/>
        </register>
        <register caption="Comparison Register" name="MCSPI_CMPR" offset="0x48" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x0000FFFF" name="VAL1"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0xFFFF0000" name="VAL2"/>
        </register>
        <register caption="CRC Register" name="MCSPI_CRCR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x000000FF" name="FRL"/>
          <bitfield caption="CRC Size" mask="0x00010000" name="CRCS" values="MCSPI_CRCR__CRCS"/>
          <bitfield caption="Frame Header Length" mask="0x00F00000" name="FRHL"/>
          <bitfield caption="Continuous Read Mode" mask="0x01000000" name="CRM"/>
          <bitfield caption="Frame Header Excluded" mask="0x02000000" name="FHE"/>
          <bitfield caption="Disable CRC Receiving" mask="0x04000000" name="DCRX"/>
          <bitfield caption="Disable Header Receiving" mask="0x08000000" name="DHRX"/>
        </register>
        <register caption="Two-Pin Mode Register" name="MCSPI_TPMR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Chip Select Mode" mask="0x00000001" name="CSM"/>
          <bitfield caption="Multiple Input Lines" mask="0x00000002" name="MIL"/>
          <bitfield caption="OverSampling Rate" mask="0x0000000C" name="OSR"/>
        </register>
        <register caption="Two-Pin Header Register" name="MCSPI_TPHR" offset="0x54" rw="R" size="4">
          <bitfield caption="Frame Counter" mask="0x00000003" name="CNT"/>
          <bitfield caption="Current Boost" mask="0x00000004" name="BOOST"/>
          <bitfield caption="Gain" mask="0x00000018" name="GAIN"/>
          <bitfield caption="OverSampling Rate" mask="0x00000060" name="OSR"/>
        </register>
        <register caption="Write Protection Mode Register" name="MCSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MCSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="MCSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="MCSPI_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="MCSPI_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="MCSPI_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="MCSPI_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="MCSPI_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="MCSPI_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="MCSPI_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="MCSPI_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="MCSPI_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="MCSPI_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="MCSPI_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MCSPI_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Bit Rate Source Clock" name="MCSPI_MR__BRSRCCLK">
        <value caption="The peripheral clock is the source clock for the bit rate generation." name="PERIPH_CLK" value="0"/>
        <value caption="PMC GCLK is the source clock for the bit rate generation, thus the bit rate can be independent of the core/peripheral clock." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Two-pin MOSI Chip Select External Multiplexing Mode" name="MCSPI_MR__TMCSMUX">
        <value caption="External MOSI lines multiplexing is not required via Chip Select lines. When MCSPI_MR.TPMEN=0, MCSPI_TWMR.MIL=1 or MCSPI_TWMR.CSM=0, TMCSMUX must be written to 0." name="DISABLED" value="0"/>
        <value caption="Enables external multiplexing of MOSI lines via Chip Select lines. When MCSPI_MR.TPMEN=1, TMCSMUX must be written to 1 if MCSPI_TWMR.MIL=0 and MCSPI_TWMR.CSM=1." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Comparison Mode" name="MCSPI_MR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception of all incoming characters until REQCLR is set." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Bits Per Transfer" name="MCSPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Transmit Data Register Empty Mode" name="MCSPI_FMR__TXRDYM">
        <value caption="TDRE will be at level '1' when at least one data can be written in the Transmit FIFO." name="ONE_DATA" value="0"/>
        <value caption="TDRE will be at level '1' when at least two data can be written in the Transmit FIFO. Cannot be used if MCSPI_MR.PS =1." name="TWO_DATA" value="1"/>
      </value-group>
      <value-group caption="Receive Data Register Full Mode" name="MCSPI_FMR__RXRDYM">
        <value caption="RDRF will be at level '1' when at least one unread data is in the Receive FIFO." name="ONE_DATA" value="0x0"/>
        <value caption="RDRF will be at level '1' when at least two unread data are in the Receive FIFO. Cannot be used when MCSPI_MR.MSTR =1, or if MCSPI_MR.PS =1." name="TWO_DATA" value="0x1"/>
        <value caption="RDRF will be at level '1' when at least four unread data are in the Receive FIFO. Cannot be used when MCSPI_CSRx.BITS is greater than 0, or if MCSPI_MR.MSTR = 1, or if MCSPI_MR.PS = 1." name="FOUR_DATA" value="0x2"/>
      </value-group>
      <value-group caption="CRC Size" name="MCSPI_CRCR__CRCS">
        <value caption="CRC size is 16 bits." name="_16B_CRC" value="0"/>
        <value caption="CRC size is 32 bits." name="_32B_CRC" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MCSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of WPEN. Always reads as 0." name="PASSWD" value="0x535049"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MCSPI_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Memory to Memory" name="MEM2MEM" id="11211" version="C">
      <register-group name="MEM2MEM">
        <register caption="Transfer Holding Register" name="MEM2MEM_THR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Transfer Holding Data" mask="0xFFFFFFFF" name="THDATA"/>
        </register>
        <register caption="Mode Register" name="MEM2MEM_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Transfer Size" mask="0x00000003" name="TSIZE" values="MEM2MEM_MR__TSIZE"/>
        </register>
        <register caption="Interrupt Enable Register" name="MEM2MEM_IER" offset="0x08" rw="W" size="4">
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Enable" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Disable Register" name="MEM2MEM_IDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="End of Transfer Interrupt Disable" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Disable" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Mask Register" name="MEM2MEM_IMR" offset="0x10" rw="R" size="4">
          <bitfield caption="End of Transfer Interrupt Mask" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full Interrupt Mask" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Interrupt Status Register" name="MEM2MEM_ISR" offset="0x14" rw="R" size="4">
          <bitfield caption="End of Transfer" mask="0x00000001" name="RXEND"/>
          <bitfield caption="Buffer Full" mask="0x00000002" name="RXBUFF"/>
        </register>
        <register caption="Write Protection Mode Register" name="MEM2MEM_WPMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Write Protection Configuration Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interruption Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MEM2MEM_WPMR__WPKEY"/>
        </register>
        <register caption="Receive Pointer Register" name="MEM2MEM_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="MEM2MEM_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="MEM2MEM_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="MEM2MEM_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="MEM2MEM_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="MEM2MEM_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="MEM2MEM_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="MEM2MEM_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="MEM2MEM_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="MEM2MEM_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="MEM2MEM_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="MEM2MEM_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Transfer Size" name="MEM2MEM_MR__TSIZE">
        <value caption="The buffer size is defined in bytes." name="T_8BIT" value="0x0"/>
        <value caption="The buffer size is defined in half-words (16-bit)." name="T_16BIT" value="0x1"/>
        <value caption="The buffer size is defined in words (32-bit). Default value." name="T_32BIT" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MEM2MEM_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN, WPITEN bits. Always reads as 0." name="PASSWD" value="0x4D454D"/>
      </value-group>
      <value-group caption="Write Protection Key" name="MEM2MEM_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Analog Oscillator" name="OSC" id="version">
      <register-group name="OSC"/>
    </module>
    <module caption="Peripheral DMA Controller" name="PDC" id="6031" version="K">
      <register-group name="PDC">
        <register caption="Receive Pointer Register" name="PERIPH_RPR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="PERIPH_RCR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="PERIPH_TPR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="PERIPH_TCR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="PERIPH_RNPR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="PERIPH_RNCR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="PERIPH_TNPR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="PERIPH_TNCR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="PERIPH_PTCR" offset="0x20" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="PERIPH_PTSR" offset="0x24" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="PERIPH_PWPMR" offset="0x28" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PERIPH_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="PERIPH_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Parallel Input/Output Controller" name="PIO" id="11264" version="O">
      <register-group name="PIO_GROUP" size="64">
        <register caption="PIO Mask Register" name="PIO_MSKR" offset="0x0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_MSKR0__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_MSKR0__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_MSKR0__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_MSKR0__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_MSKR0__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_MSKR0__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_MSKR0__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_MSKR0__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_MSKR0__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_MSKR0__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_MSKR0__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_MSKR0__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_MSKR0__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_MSKR0__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_MSKR0__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_MSKR0__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_MSKR0__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_MSKR0__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_MSKR0__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_MSKR0__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_MSKR0__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_MSKR0__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_MSKR0__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_MSKR0__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_MSKR0__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_MSKR0__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_MSKR0__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_MSKR0__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_MSKR0__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_MSKR0__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_MSKR0__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_MSKR0__MSK31"/>
        </register>
        <register caption="PIO Configuration Register" name="PIO_CFGR" offset="0x4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_CFGR__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_CFGR__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_CFGR__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_CFGR__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_CFGR__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN" values="PIO_CFGR__IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_CFGR__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_CFGR__SCHMITT"/>
          <bitfield caption="Slew Rate" mask="0x00030000" name="SLEWRATE" values="PIO_CFGR__SLEWRATE"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_CFGR__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" name="PCFS" values="PIO_CFGR__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" name="ICFS" values="PIO_CFGR__ICFS"/>
        </register>
        <register caption="PIO Pin Data Status Register" name="PIO_PDSR" offset="0x8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Lock Status Register" name="PIO_LOCKSR" offset="0xC" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Set Output Data Register" name="PIO_SODR" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Clear Output Data Register" name="PIO_CODR" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Output Data Status Register" name="PIO_ODSR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Enable Register" name="PIO_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Disable Register" name="PIO_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Mask Register" name="PIO_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Interrupt Status Register" name="PIO_ISR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO I/O Freeze Configuration Register" name="PIO_IOFR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_IOFR0__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO_P" size="64">
        <register caption="PIO Privilege Mask Register (p_iogroup = 0)" name="PIO_P_MSKR" offset="0x0" rw="RW" size="4">
          <bitfield caption="PIO Line 0 Mask" mask="0x00000001" name="MSK0" values="PIO_P_MSKR0__MSK0"/>
          <bitfield caption="PIO Line 1 Mask" mask="0x00000002" name="MSK1" values="PIO_P_MSKR0__MSK1"/>
          <bitfield caption="PIO Line 2 Mask" mask="0x00000004" name="MSK2" values="PIO_P_MSKR0__MSK2"/>
          <bitfield caption="PIO Line 3 Mask" mask="0x00000008" name="MSK3" values="PIO_P_MSKR0__MSK3"/>
          <bitfield caption="PIO Line 4 Mask" mask="0x00000010" name="MSK4" values="PIO_P_MSKR0__MSK4"/>
          <bitfield caption="PIO Line 5 Mask" mask="0x00000020" name="MSK5" values="PIO_P_MSKR0__MSK5"/>
          <bitfield caption="PIO Line 6 Mask" mask="0x00000040" name="MSK6" values="PIO_P_MSKR0__MSK6"/>
          <bitfield caption="PIO Line 7 Mask" mask="0x00000080" name="MSK7" values="PIO_P_MSKR0__MSK7"/>
          <bitfield caption="PIO Line 8 Mask" mask="0x00000100" name="MSK8" values="PIO_P_MSKR0__MSK8"/>
          <bitfield caption="PIO Line 9 Mask" mask="0x00000200" name="MSK9" values="PIO_P_MSKR0__MSK9"/>
          <bitfield caption="PIO Line 10 Mask" mask="0x00000400" name="MSK10" values="PIO_P_MSKR0__MSK10"/>
          <bitfield caption="PIO Line 11 Mask" mask="0x00000800" name="MSK11" values="PIO_P_MSKR0__MSK11"/>
          <bitfield caption="PIO Line 12 Mask" mask="0x00001000" name="MSK12" values="PIO_P_MSKR0__MSK12"/>
          <bitfield caption="PIO Line 13 Mask" mask="0x00002000" name="MSK13" values="PIO_P_MSKR0__MSK13"/>
          <bitfield caption="PIO Line 14 Mask" mask="0x00004000" name="MSK14" values="PIO_P_MSKR0__MSK14"/>
          <bitfield caption="PIO Line 15 Mask" mask="0x00008000" name="MSK15" values="PIO_P_MSKR0__MSK15"/>
          <bitfield caption="PIO Line 16 Mask" mask="0x00010000" name="MSK16" values="PIO_P_MSKR0__MSK16"/>
          <bitfield caption="PIO Line 17 Mask" mask="0x00020000" name="MSK17" values="PIO_P_MSKR0__MSK17"/>
          <bitfield caption="PIO Line 18 Mask" mask="0x00040000" name="MSK18" values="PIO_P_MSKR0__MSK18"/>
          <bitfield caption="PIO Line 19 Mask" mask="0x00080000" name="MSK19" values="PIO_P_MSKR0__MSK19"/>
          <bitfield caption="PIO Line 20 Mask" mask="0x00100000" name="MSK20" values="PIO_P_MSKR0__MSK20"/>
          <bitfield caption="PIO Line 21 Mask" mask="0x00200000" name="MSK21" values="PIO_P_MSKR0__MSK21"/>
          <bitfield caption="PIO Line 22 Mask" mask="0x00400000" name="MSK22" values="PIO_P_MSKR0__MSK22"/>
          <bitfield caption="PIO Line 23 Mask" mask="0x00800000" name="MSK23" values="PIO_P_MSKR0__MSK23"/>
          <bitfield caption="PIO Line 24 Mask" mask="0x01000000" name="MSK24" values="PIO_P_MSKR0__MSK24"/>
          <bitfield caption="PIO Line 25 Mask" mask="0x02000000" name="MSK25" values="PIO_P_MSKR0__MSK25"/>
          <bitfield caption="PIO Line 26 Mask" mask="0x04000000" name="MSK26" values="PIO_P_MSKR0__MSK26"/>
          <bitfield caption="PIO Line 27 Mask" mask="0x08000000" name="MSK27" values="PIO_P_MSKR0__MSK27"/>
          <bitfield caption="PIO Line 28 Mask" mask="0x10000000" name="MSK28" values="PIO_P_MSKR0__MSK28"/>
          <bitfield caption="PIO Line 29 Mask" mask="0x20000000" name="MSK29" values="PIO_P_MSKR0__MSK29"/>
          <bitfield caption="PIO Line 30 Mask" mask="0x40000000" name="MSK30" values="PIO_P_MSKR0__MSK30"/>
          <bitfield caption="PIO Line 31 Mask" mask="0x80000000" name="MSK31" values="PIO_P_MSKR0__MSK31"/>
        </register>
        <register caption="PIO Privilege Configuration Register (p_iogroup = 0)" name="PIO_P_CFGR" offset="0x4" rw="RW" size="4">
          <bitfield caption="I/O Line Function" mask="0x00000007" name="FUNC" values="PIO_P_CFGR0__FUNC"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR" values="PIO_P_CFGR0__DIR"/>
          <bitfield caption="Pull-Up Enable" mask="0x00000200" name="PUEN" values="PIO_P_CFGR0__PUEN"/>
          <bitfield caption="Pull-Down Enable" mask="0x00000400" name="PDEN" values="PIO_P_CFGR0__PDEN"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="IFEN" values="PIO_P_CFGR0__IFEN"/>
          <bitfield caption="Input Filter Slow Clock Enable" mask="0x00002000" name="IFSCEN"/>
          <bitfield caption="Open-Drain" mask="0x00004000" name="OPD" values="PIO_P_CFGR0__OPD"/>
          <bitfield caption="Schmitt Trigger" mask="0x00008000" name="SCHMITT" values="PIO_P_CFGR0__SCHMITT"/>
          <bitfield caption="Slew Rate" mask="0x00030000" name="SLEWRATE" values="PIO_P_CFGR0__SLEWRATE"/>
          <bitfield caption="Event Selection" mask="0x07000000" name="EVTSEL" values="PIO_P_CFGR0__EVTSEL"/>
          <bitfield caption="Physical Configuration Freeze Status (read-only)" mask="0x20000000" name="PCFS" values="PIO_P_CFGR0__PCFS"/>
          <bitfield caption="Interrupt Configuration Freeze Status (read-only)" mask="0x40000000" name="ICFS" values="PIO_P_CFGR0__ICFS"/>
        </register>
        <register caption="PIO Privilege Pin Data Status Register (p_iogroup = 0)" name="PIO_P_PDSR" offset="0x8" rw="R" size="4">
          <bitfield caption="Input Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Lock Status Register (p_iogroup = 0)" name="PIO_P_LOCKSR" offset="0xC" rw="R" size="4">
          <bitfield caption="Lock Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Set Output Data Register (p_iogroup = 0)" name="PIO_P_SODR" offset="0x10" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Clear Output Data Register (p_iogroup = 0)" name="PIO_P_CODR" offset="0x14" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Output Data Status Register (p_iogroup = 0)" name="PIO_P_ODSR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Interrupt Enable Register (p_iogroup = 0)" name="PIO_P_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Interrupt Disable Register (p_iogroup = 0)" name="PIO_P_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Interrupt Mask Register (p_iogroup = 0)" name="PIO_P_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Interrupt Status Register (p_iogroup = 0)" name="PIO_P_ISR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Set I/O User Register (p_iogroup = 0)" name="PIO_P_SIO_UAR" offset="0x30" rw="W" size="4">
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O in User-Access mode" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege Set I/O Privilege Register (p_iogroup = 0)" name="PIO_P_SIO_PAR" offset="0x34" rw="W" size="4">
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000001" name="P0"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000002" name="P1"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000004" name="P2"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000008" name="P3"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000010" name="P4"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000020" name="P5"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000040" name="P6"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000080" name="P7"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000100" name="P8"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000200" name="P9"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000400" name="P10"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00000800" name="P11"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00001000" name="P12"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00002000" name="P13"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00004000" name="P14"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00008000" name="P15"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00010000" name="P16"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00020000" name="P17"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00040000" name="P18"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00080000" name="P19"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00100000" name="P20"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00200000" name="P21"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00400000" name="P22"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x00800000" name="P23"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x01000000" name="P24"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x02000000" name="P25"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x04000000" name="P26"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x08000000" name="P27"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x10000000" name="P28"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x20000000" name="P29"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x40000000" name="P30"/>
          <bitfield caption="Set I/O in Privileged-Access mode" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Privilege I/O Security Status Register (p_iogroup = 0)" name="PIO_P_IOSSR" offset="0x38" rw="R" size="4">
          <bitfield caption="I/O Security Status" mask="0x00000001" name="P0" values="PIO_P_IOSSR0__P0"/>
          <bitfield caption="I/O Security Status" mask="0x00000002" name="P1" values="PIO_P_IOSSR0__P1"/>
          <bitfield caption="I/O Security Status" mask="0x00000004" name="P2" values="PIO_P_IOSSR0__P2"/>
          <bitfield caption="I/O Security Status" mask="0x00000008" name="P3" values="PIO_P_IOSSR0__P3"/>
          <bitfield caption="I/O Security Status" mask="0x00000010" name="P4" values="PIO_P_IOSSR0__P4"/>
          <bitfield caption="I/O Security Status" mask="0x00000020" name="P5" values="PIO_P_IOSSR0__P5"/>
          <bitfield caption="I/O Security Status" mask="0x00000040" name="P6" values="PIO_P_IOSSR0__P6"/>
          <bitfield caption="I/O Security Status" mask="0x00000080" name="P7" values="PIO_P_IOSSR0__P7"/>
          <bitfield caption="I/O Security Status" mask="0x00000100" name="P8" values="PIO_P_IOSSR0__P8"/>
          <bitfield caption="I/O Security Status" mask="0x00000200" name="P9" values="PIO_P_IOSSR0__P9"/>
          <bitfield caption="I/O Security Status" mask="0x00000400" name="P10" values="PIO_P_IOSSR0__P10"/>
          <bitfield caption="I/O Security Status" mask="0x00000800" name="P11" values="PIO_P_IOSSR0__P11"/>
          <bitfield caption="I/O Security Status" mask="0x00001000" name="P12" values="PIO_P_IOSSR0__P12"/>
          <bitfield caption="I/O Security Status" mask="0x00002000" name="P13" values="PIO_P_IOSSR0__P13"/>
          <bitfield caption="I/O Security Status" mask="0x00004000" name="P14" values="PIO_P_IOSSR0__P14"/>
          <bitfield caption="I/O Security Status" mask="0x00008000" name="P15" values="PIO_P_IOSSR0__P15"/>
          <bitfield caption="I/O Security Status" mask="0x00010000" name="P16" values="PIO_P_IOSSR0__P16"/>
          <bitfield caption="I/O Security Status" mask="0x00020000" name="P17" values="PIO_P_IOSSR0__P17"/>
          <bitfield caption="I/O Security Status" mask="0x00040000" name="P18" values="PIO_P_IOSSR0__P18"/>
          <bitfield caption="I/O Security Status" mask="0x00080000" name="P19" values="PIO_P_IOSSR0__P19"/>
          <bitfield caption="I/O Security Status" mask="0x00100000" name="P20" values="PIO_P_IOSSR0__P20"/>
          <bitfield caption="I/O Security Status" mask="0x00200000" name="P21" values="PIO_P_IOSSR0__P21"/>
          <bitfield caption="I/O Security Status" mask="0x00400000" name="P22" values="PIO_P_IOSSR0__P22"/>
          <bitfield caption="I/O Security Status" mask="0x00800000" name="P23" values="PIO_P_IOSSR0__P23"/>
          <bitfield caption="I/O Security Status" mask="0x01000000" name="P24" values="PIO_P_IOSSR0__P24"/>
          <bitfield caption="I/O Security Status" mask="0x02000000" name="P25" values="PIO_P_IOSSR0__P25"/>
          <bitfield caption="I/O Security Status" mask="0x04000000" name="P26" values="PIO_P_IOSSR0__P26"/>
          <bitfield caption="I/O Security Status" mask="0x08000000" name="P27" values="PIO_P_IOSSR0__P27"/>
          <bitfield caption="I/O Security Status" mask="0x10000000" name="P28" values="PIO_P_IOSSR0__P28"/>
          <bitfield caption="I/O Security Status" mask="0x20000000" name="P29" values="PIO_P_IOSSR0__P29"/>
          <bitfield caption="I/O Security Status" mask="0x40000000" name="P30" values="PIO_P_IOSSR0__P30"/>
          <bitfield caption="I/O Security Status" mask="0x80000000" name="P31" values="PIO_P_IOSSR0__P31"/>
        </register>
        <register caption="PIO Privilege I/O Freeze Configuration Register (p_iogroup = 0)" name="PIO_P_IOFR" offset="0x3C" rw="W" size="4">
          <bitfield caption="Freeze Physical Configuration" mask="0x00000001" name="FPHY"/>
          <bitfield caption="Freeze Interrupt Configuration" mask="0x00000002" name="FINT"/>
          <bitfield caption="Freeze Key" mask="0xFFFFFF00" name="FRZKEY" values="PIO_P_IOFR0__FRZKEY"/>
        </register>
      </register-group>
      <register-group name="PIO">
        <register-group name="PIO_GROUP" size="64" name-in-module="PIO_GROUP" offset="0x0" count="3"/>
        <register caption="PIO Write Protection Mode Register" name="PIO_WPMR" offset="0x5E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_WPMR__WPKEY"/>
        </register>
        <register caption="PIO Write Protection Status Register" name="PIO_WPSR" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register-group name="PIO_P" size="64" name-in-module="PIO_P" offset="0x1000" count="3"/>
        <register caption="PIO Privilege Slow Clock Divider Debouncing Register" name="PIO_P_SCDR" offset="0x1500" rw="RW" size="4">
          <bitfield caption="Slow Clock Divider Selection for Debouncing" mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="PIO Privilege Write Protection Mode Register" name="PIO_P_WPMR" offset="0x15E0" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PIO_P_WPMR__WPKEY"/>
        </register>
        <register caption="PIO Privilege Write Protection Status Register" name="PIO_P_WPSR" offset="0x15E4" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="PIO Line 0 Mask" name="PIO_MSKR0__MSK0">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 1 Mask" name="PIO_MSKR0__MSK1">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 2 Mask" name="PIO_MSKR0__MSK2">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 3 Mask" name="PIO_MSKR0__MSK3">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 4 Mask" name="PIO_MSKR0__MSK4">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 5 Mask" name="PIO_MSKR0__MSK5">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 6 Mask" name="PIO_MSKR0__MSK6">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 7 Mask" name="PIO_MSKR0__MSK7">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 8 Mask" name="PIO_MSKR0__MSK8">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 9 Mask" name="PIO_MSKR0__MSK9">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 10 Mask" name="PIO_MSKR0__MSK10">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 11 Mask" name="PIO_MSKR0__MSK11">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 12 Mask" name="PIO_MSKR0__MSK12">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 13 Mask" name="PIO_MSKR0__MSK13">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 14 Mask" name="PIO_MSKR0__MSK14">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 15 Mask" name="PIO_MSKR0__MSK15">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 16 Mask" name="PIO_MSKR0__MSK16">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 17 Mask" name="PIO_MSKR0__MSK17">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 18 Mask" name="PIO_MSKR0__MSK18">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 19 Mask" name="PIO_MSKR0__MSK19">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 20 Mask" name="PIO_MSKR0__MSK20">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 21 Mask" name="PIO_MSKR0__MSK21">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 22 Mask" name="PIO_MSKR0__MSK22">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 23 Mask" name="PIO_MSKR0__MSK23">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 24 Mask" name="PIO_MSKR0__MSK24">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 25 Mask" name="PIO_MSKR0__MSK25">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 26 Mask" name="PIO_MSKR0__MSK26">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 27 Mask" name="PIO_MSKR0__MSK27">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 28 Mask" name="PIO_MSKR0__MSK28">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 29 Mask" name="PIO_MSKR0__MSK29">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 30 Mask" name="PIO_MSKR0__MSK30">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 31 Mask" name="PIO_MSKR0__MSK31">
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_CFGRx, PIO_ODSRx or PIO_IOFRx updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="I/O Line Function" name="PIO_CFGR__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
      </value-group>
      <value-group caption="Direction" name="PIO_CFGR__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Pull-Up Enable" name="PIO_CFGR__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Pull-Down Enable" name="PIO_CFGR__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Enable" name="PIO_CFGR__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Slow Clock Enable" name="PIO_CFGR__IFSCEN">
        <value caption="The glitch filter is able to filter glitches with a duration &lt; tmck/2 for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The debouncing filter is able to filter pulses with a duration &lt; tdiv_slck/2 for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Open-Drain" name="PIO_CFGR__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Schmitt Trigger" name="PIO_CFGR__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="Slew Rate" name="PIO_CFGR__SLEWRATE">
        <value caption="Fast slew rate" name="FAST" value="0x0"/>
        <value caption="Medium-fast slew rate" name="MEDIUMFAST" value="0x1"/>
        <value caption="Medium slew rate" name="MEDIUM" value="0x2"/>
        <value caption="Slow slew rate" name="SLOW" value="0x3"/>
      </value-group>
      <value-group caption="Event Selection" name="PIO_CFGR__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="Physical Configuration Freeze Status (read-only)" name="PIO_CFGR__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Interrupt Configuration Freeze Status (read-only)" name="PIO_CFGR__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Freeze Key" name="PIO_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="PIO Line 0 Mask" name="PIO_P_MSKR0__MSK0">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 1 Mask" name="PIO_P_MSKR0__MSK1">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 2 Mask" name="PIO_P_MSKR0__MSK2">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 3 Mask" name="PIO_P_MSKR0__MSK3">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 4 Mask" name="PIO_P_MSKR0__MSK4">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 5 Mask" name="PIO_P_MSKR0__MSK5">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 6 Mask" name="PIO_P_MSKR0__MSK6">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 7 Mask" name="PIO_P_MSKR0__MSK7">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 8 Mask" name="PIO_P_MSKR0__MSK8">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 9 Mask" name="PIO_P_MSKR0__MSK9">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 10 Mask" name="PIO_P_MSKR0__MSK10">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 11 Mask" name="PIO_P_MSKR0__MSK11">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 12 Mask" name="PIO_P_MSKR0__MSK12">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 13 Mask" name="PIO_P_MSKR0__MSK13">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 14 Mask" name="PIO_P_MSKR0__MSK14">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 15 Mask" name="PIO_P_MSKR0__MSK15">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 16 Mask" name="PIO_P_MSKR0__MSK16">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 17 Mask" name="PIO_P_MSKR0__MSK17">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 18 Mask" name="PIO_P_MSKR0__MSK18">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 19 Mask" name="PIO_P_MSKR0__MSK19">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 20 Mask" name="PIO_P_MSKR0__MSK20">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 21 Mask" name="PIO_P_MSKR0__MSK21">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 22 Mask" name="PIO_P_MSKR0__MSK22">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 23 Mask" name="PIO_P_MSKR0__MSK23">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 24 Mask" name="PIO_P_MSKR0__MSK24">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 25 Mask" name="PIO_P_MSKR0__MSK25">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 26 Mask" name="PIO_P_MSKR0__MSK26">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 27 Mask" name="PIO_P_MSKR0__MSK27">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 28 Mask" name="PIO_P_MSKR0__MSK28">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 29 Mask" name="PIO_P_MSKR0__MSK29">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 30 Mask" name="PIO_P_MSKR0__MSK30">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="PIO Line 31 Mask" name="PIO_P_MSKR0__MSK31">
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRx does not affect the corresponding I/O line configuration." name="DISABLED" value="0"/>
        <value caption="Writing the PIO_P_CFGRx, PIO_P_ODSRx or PIO_P_IOFRX updates the corresponding I/O line configuration." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="I/O Line Function" name="PIO_P_CFGR0__FUNC">
        <value caption="Select the PIO mode for the selected I/O lines." name="GPIO" value="0x0"/>
        <value caption="Select the peripheral A for the selected I/O lines." name="PERIPH_A" value="0x1"/>
        <value caption="Select the peripheral B for the selected I/O lines." name="PERIPH_B" value="0x2"/>
        <value caption="Select the peripheral C for the selected I/O lines." name="PERIPH_C" value="0x3"/>
        <value caption="Select the peripheral D for the selected I/O lines." name="PERIPH_D" value="0x4"/>
      </value-group>
      <value-group caption="Direction" name="PIO_P_CFGR0__DIR">
        <value caption="The selected I/O lines are pure inputs." name="INPUT" value="0"/>
        <value caption="The selected I/O lines are enabled in output." name="OUTPUT" value="1"/>
      </value-group>
      <value-group caption="Pull-Up Enable" name="PIO_P_CFGR0__PUEN">
        <value caption="Pull-Up is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Up is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Pull-Down Enable" name="PIO_P_CFGR0__PDEN">
        <value caption="Pull-Down is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="Pull-Down is enabled for the selected I/O lines only if PUEN is 0." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Input Filter Enable" name="PIO_P_CFGR0__IFEN">
        <value caption="The input filter is disabled for the selected I/O lines." name="DISABLED" value="0"/>
        <value caption="The input filter is enabled for the selected I/O lines." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Open-Drain" name="PIO_P_CFGR0__OPD">
        <value caption="The open-drain is disabled for the selected I/O lines. I/O lines are driven at high- and low-level." name="DISABLED" value="0"/>
        <value caption="The open-drain is enabled for the selected I/O lines. I/O lines are driven at low-level only." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Schmitt Trigger" name="PIO_P_CFGR0__SCHMITT">
        <value caption="Schmitt trigger is enabled for the selected I/O lines." name="ENABLED" value="0x0"/>
        <value caption="Schmitt trigger is disabled for the selected I/O lines." name="DISABLED" value="0x1"/>
      </value-group>
      <value-group caption="Slew Rate" name="PIO_P_CFGR0__SLEWRATE">
        <value caption="Slow slew rate" name="FAST" value="0x0"/>
        <value caption="Medium-fast slew rate" name="MEDIUMFAST" value="0x1"/>
        <value caption="Medium slew rate" name="MEDIUM" value="0x2"/>
        <value caption="Slow slew rate" name="SLOW" value="0x3"/>
      </value-group>
      <value-group caption="Event Selection" name="PIO_P_CFGR0__EVTSEL">
        <value caption="Event detection on input falling edge" name="FALLING" value="0x0"/>
        <value caption="Event detection on input rising edge" name="RISING" value="0x1"/>
        <value caption="Event detection on input both edge" name="BOTH" value="0x2"/>
        <value caption="Event detection on low level input" name="LOW" value="0x3"/>
        <value caption="Event detection on high level input" name="HIGH" value="0x4"/>
      </value-group>
      <value-group caption="Physical Configuration Freeze Status (read-only)" name="PIO_P_CFGR0__PCFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="Interrupt Configuration Freeze Status (read-only)" name="PIO_P_CFGR0__ICFS">
        <value caption="The fields are not frozen and can be written for this I/O line." name="NOT_FROZEN" value="0"/>
        <value caption="The fields are frozen and cannot be written for this I/O line. Only a hardware reset can release these fields." name="FROZEN" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P0">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P1">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P2">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P3">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P4">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P5">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P6">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P7">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P8">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P9">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P10">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P11">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P12">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P13">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P14">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P15">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P16">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P17">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P18">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P19">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P20">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P21">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P22">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P23">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P24">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P25">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P26">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P27">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P28">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P29">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P30">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="I/O Security Status" name="PIO_P_IOSSR0__P31">
        <value caption="The I/O line of the I/O group 0 is in Privileged-Access mode." name="PRIVILEGED_ACCESS" value="0"/>
        <value caption="The I/O line of the I/O group 0 is in User-Access mode." name="USER_ACCESS" value="1"/>
      </value-group>
      <value-group caption="Freeze Key" name="PIO_P_IOFR0__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit." name="PASSWD" value="0x494F46"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PIO_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PIO_P_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of WPEN. Always reads as 0." name="PASSWD" value="0x50494F"/>
      </value-group>
    </module>
    <module caption="Power Management Controller" name="PMC" id="44171" version="I">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Enable" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Coprocessor (Second Processor) Clocks Enable" mask="0x00010000" name="CPCK"/>
          <bitfield caption="Coprocessor Bus Master Clocks Enable" mask="0x00020000" name="CPBMCK"/>
          <bitfield caption="Coprocessor Clocks Enable Key" mask="0x00F00000" name="CPKEY" values="PMC_SCER__CPKEY"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Disable" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Coprocessor (Second Processor) Clocks Disable" mask="0x00010000" name="CPCK"/>
          <bitfield caption="Coprocessor Bus Master Clocks Disable" mask="0x00020000" name="CPBMCK"/>
          <bitfield caption="Coprocessor Clocks Enable Key" mask="0x00F00000" name="CPKEY" values="PMC_SCDR__CPKEY"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="CPU_CLK Status for Core 0" mask="0x00000001" name="CPU_CLK0S"/>
          <bitfield caption="CPU_CLK Status for Core 1" mask="0x00000002" name="CPU_CLK1S"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
          <bitfield caption="Programmable Clock 3 Output Status" mask="0x00000800" name="PCK3"/>
          <bitfield caption="Coprocessor (Second Processor) Clocks Status" mask="0x00010000" name="CPCK"/>
          <bitfield caption="Coprocessor Bus Master Clocks Status" mask="0x00020000" name="CPBMCK"/>
        </register>
        <register caption="PLL Control Register 0" name="PMC_PLL_CTRL0" offset="0x000C" rw="RW" size="4">
          <bitfield caption="Divider for PMC output 0" mask="0x000000FF" name="DIVPMC0"/>
          <bitfield caption="Divider for PMC output 1 (PLLA only)" mask="0x000FF000" name="DIVPMC1"/>
          <bitfield caption="PLL Multiplexer Select" mask="0x08000000" name="PLLMS"/>
          <bitfield caption="Enable PLL" mask="0x10000000" name="ENPLL"/>
          <bitfield caption="Enable PLL Clock Output 0" mask="0x20000000" name="ENPLLO0"/>
          <bitfield caption="Enable PLL Clock Output 1 (PLLA only)" mask="0x40000000" name="ENPLLO1"/>
          <bitfield caption="Enable PLL Lock" mask="0x80000000" name="ENLOCK"/>
        </register>
        <register caption="PLL Control Register 1" name="PMC_PLL_CTRL1" offset="0x0010" rw="RW" size="4">
          <bitfield caption="Multiplier Factor Value for PLLA, B and C" mask="0x0000FFFF" name="MUL"/>
        </register>
        <register caption="PLL Control Register 2" name="PMC_PLL_CTRL2" offset="0x0014" rw="RW" size="4">
          <bitfield caption="Fractional Loop Divider Setting" mask="0x003FFFFF" name="FRACR"/>
        </register>
        <register caption="PLL Spread Spectrum Register" name="PMC_PLL_SSR" offset="0x0018" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Step Size" mask="0x0000FFFF" name="STEP"/>
          <bitfield caption="Spread Spectrum Number of Step" mask="0x00FF0000" name="NSTEP"/>
          <bitfield caption="Spread Spectrum Enable" mask="0x10000000" name="ENSPREAD"/>
        </register>
        <register caption="PLL Analog Control Register" name="PMC_PLL_ACR" offset="0x001C" rw="RW" size="4">
          <bitfield caption="PLL Control Value Selection" mask="0x00000FFF" name="CONTROL"/>
          <bitfield caption="PLL Lock Threshold Value Selection" mask="0x00FF0000" name="LOCK_THR"/>
          <bitfield caption="PLL Loop Filter Selection" mask="0xFF000000" name="LOOP_FILTER"/>
        </register>
        <register caption="PLL Update Register" name="PMC_PLL_UPDT" offset="0x0020" rw="RW" size="4">
          <bitfield caption="PLL ID" mask="0x0000000F" name="ID"/>
          <bitfield caption="PLL Setting Update (write-only)" mask="0x00000100" name="UPDATE"/>
          <bitfield caption="Start-up Time" mask="0x00FF0000" name="STUPTIM"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="12 to 48 MHz Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Wait Mode Command (write-only)" mask="0x00000004" name="WAITMODE"/>
          <bitfield caption="Main RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main Crystal Oscillator Start-up Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Write Access Password" mask="0x00FF0000" name="KEY" values="CKGR_MOR__KEY"/>
          <bitfield caption="Main Clock Oscillator Selection" mask="0x01000000" name="MOSCSEL" values="CKGR_MOR__MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Frequency Monitoring Enable" mask="0x04000000" name="XT32KFME"/>
          <bitfield caption="Bad MCK0 Clock Reset Enable" mask="0x08000000" name="BMCKRST"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Frequency Measure Ready" mask="0x00010000" name="MAINFRDY"/>
          <bitfield caption="RC Oscillator Frequency Measure (write-only)" mask="0x00100000" name="RCMEAS"/>
          <bitfield caption="Counter Clock Source Selection" mask="0x01000000" name="CCSS"/>
        </register>
        <register caption="CPU Clock Register" name="PMC_CPU_CKR" offset="0x002C" rw="RW" size="4">
          <bitfield caption="Processor (CPU_CLK0) and Master Clock (MCK0) Source Selection" mask="0x00000003" name="CSS" values="PMC_CPU_CKR__CSS"/>
          <bitfield caption="Processor (CPU_CLK0) and Master Clock (MCK0) Prescaler" mask="0x00000070" name="PRES" values="PMC_CPU_CKR__PRES"/>
          <bitfield caption="Coprocessor MCK1 Source Selection" mask="0x00070000" name="CPCSS" values="PMC_CPU_CKR__CPCSS"/>
          <bitfield caption="Coprocessor MCK1 Prescaler" mask="0x00F00000" name="CPPRES" values="PMC_CPU_CKR__CPPRES"/>
          <bitfield caption="MCK0 Clock Frequency Division for MCK0DIV Clock" mask="0x01000000" name="RATIO_MCK0DIV"/>
          <bitfield caption="MCK1 Clock Frequency Division for MCK1DIV Clock" mask="0x02000000" name="RATIO_MCK1DIV"/>
          <bitfield caption="MCK0 Clock Frequency Division for MCK0DIV2 Clock" mask="0x04000000" name="RATIO_MCK0DIV2"/>
        </register>
        <register caption="Programmable Clock Register (chid = 0)" name="PMC_PCK" offset="0x44" rw="RW" size="4" count="3">
          <bitfield caption="Programmable Clock Source Selection" mask="0x0000001F" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x0000FF00" name="PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0064" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock 0 Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Coprocessor Master Clock Ready Interrupt Enable" mask="0x00000010" name="CPMCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Enable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Enable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Enable" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock 0 Clock Monitor Interrupt Enable" mask="0x00800000" name="MCKMON"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0068" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock 0 Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Coprocessor Master Clock Ready Interrupt Disable" mask="0x00000010" name="CPMCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt DIsable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt DIsable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt DIsable" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt DIsable" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Disable" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock 0 Clock Monitor Interrupt Disable" mask="0x00800000" name="MCKMON"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x006C" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock 0 Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Coprocessor Master Clock Status" mask="0x00000010" name="CPMCKRDY"/>
          <bitfield caption="Monitoring Domain Slow Clock Source Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
          <bitfield caption="Slow Crystal Oscillator Error" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock 0 Clock Monitor Error" mask="0x00800000" name="MCKMON"/>
          <bitfield caption="GCLK Ready" mask="0x01000000" name="GCLKRDY"/>
          <bitfield caption="PLL Interrupt Status" mask="0x02000000" name="PLL_INT"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x0070" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="Master Clock 0 Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Coprocessor Master Clock Ready Interrupt Mask" mask="0x00000010" name="CPMCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Programmable Clock Ready 2 Interrupt Mask" mask="0x00000400" name="PCKRDY2"/>
          <bitfield caption="Programmable Clock Ready 3 Interrupt Mask" mask="0x00000800" name="PCKRDY3"/>
          <bitfield caption="Main Clock Source Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="32.768 kHz Crystal Oscillator Error Interrupt Mask" mask="0x00200000" name="XT32KERR"/>
          <bitfield caption="Master Clock 0 Monitor Error Interrupt Mask" mask="0x00800000" name="MCKMON"/>
        </register>
        <register caption="Fast Start-up Mode Register" name="PMC_FSMR" offset="0x0074" rw="RW" size="4">
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="32KHz Crystal Failure Alarm Enable" mask="0x00040000" name="XTFA"/>
          <bitfield caption="Supply Monitor Alarm Enable" mask="0x00080000" name="SMAL"/>
          <bitfield caption="Low Power Mode" mask="0x00100000" name="LPM"/>
          <bitfield caption="Flash Low-power Mode" mask="0x00600000" name="FLPM" values="PMC_FSMR__FLPM"/>
          <bitfield caption="Force Flash Low-power Mode" mask="0x00800000" name="FFLPM"/>
        </register>
        <register caption="Wake-up Control Register" name="PMC_WCR" offset="0x0078" rw="RW" size="4">
          <bitfield caption="Wake-up Input Number" mask="0x0000000F" name="WKPIONB"/>
          <bitfield caption="Wake-up Input Enable" mask="0x00010000" name="EN"/>
          <bitfield caption="Wake-up Input Polarity" mask="0x00020000" name="WIP"/>
          <bitfield caption="Wake-up Input Enable 1" mask="0x00100000" name="WIEN1"/>
          <bitfield caption="Command" mask="0x01000000" name="CMD"/>
        </register>
        <register caption="Fault Output Clear Register" name="PMC_FOCR" offset="0x007C" rw="W" size="4">
          <bitfield caption="Fault Output Clear" mask="0x00000001" name="FOCLR"/>
        </register>
        <register caption="Coprocessor Fast Start-up Mode Register" name="PMC_CPFSMR" offset="0x0080" rw="RW" size="4">
          <bitfield caption="RTT Alarm Enable" mask="0x00010000" name="RTTAL"/>
          <bitfield caption="RTC Alarm Enable" mask="0x00020000" name="RTCAL"/>
          <bitfield caption="32KHz Crystal Failure Alarm Enable" mask="0x00040000" name="XTFA"/>
          <bitfield caption="Supply Monitor Alarm Enable" mask="0x00080000" name="SMAL"/>
        </register>
        <register caption="Write Protection Mode Register" name="PMC_WPMR" offset="0x0084" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PMC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="PMC_WPSR" offset="0x0088" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Generic Clock Source Selection" mask="0x00001F00" name="GCLKCSS" values="PMC_PCR__GCLKCSS"/>
          <bitfield caption="Master Clock Index (Read-only)" mask="0x000F0000" name="MCKID"/>
          <bitfield caption="Generic Clock Division Ratio" mask="0x0FF00000" name="GCLKDIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
          <bitfield caption="Generic Clock Enable" mask="0x20000000" name="GCLKEN"/>
          <bitfield caption="Command" mask="0x80000000" name="CMD"/>
        </register>
        <register caption="Oscillator Calibration Register" name="PMC_OCR" offset="0x0090" rw="RW" size="4">
          <bitfield caption="Main RC Oscillator Calibration Bits" mask="0x007F0000" name="CAL12"/>
          <bitfield caption="Selection of Main RC Oscillator Calibration Bits" mask="0x00800000" name="SEL12"/>
        </register>
        <register caption="Partial Wake-up Activity In Progress Register" name="PMC_SLPWK_AIPR" offset="0x0094" rw="R" size="4">
          <bitfield caption="Activity In Progress" mask="0x00000001" name="AIP"/>
        </register>
        <register caption="Partial Wake-up Control Register" name="PMC_SLPWKCR" offset="0x0098" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000007F" name="PID"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Activity Status Register" mask="0x00010000" name="ASR"/>
          <bitfield caption="Partial Wake-up Sleep Register" mask="0x10000000" name="SLPWKSR"/>
        </register>
        <register caption="MCK0 Monitor Limits Register" name="PMC_MCKLIM" offset="0x00A0" rw="RW" size="4">
          <bitfield caption="MCK0 Monitoring Low IT Limit" mask="0x000000FF" name="MCK_LOW_IT"/>
          <bitfield caption="MCK0 Monitoring High IT Limit" mask="0x0000FF00" name="MCK_HIGH_IT"/>
          <bitfield caption="MCK0 Monitoring Low RESET Limit" mask="0x00FF0000" name="MCK_LOW_RES"/>
          <bitfield caption="MCK0 Monitoring High Reset Limit" mask="0xFF000000" name="MCK_HIGH_RES"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_CSR0" offset="0x00A4" rw="R" size="4">
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_CSR1" offset="0x00A8" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Status" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Status" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 49 Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 51 Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 53 Status" mask="0x00200000" name="PID53"/>
          <bitfield caption="Peripheral Clock 55 Status" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 57 Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 59 Status" mask="0x08000000" name="PID59"/>
        </register>
        <register caption="Peripheral Clock Status Register 2" name="PMC_CSR2" offset="0x00AC" rw="R" size="4">
          <bitfield caption="Peripheral Clock 75 Status" mask="0x00000800" name="PID75"/>
          <bitfield caption="Peripheral Clock 78 Status" mask="0x00004000" name="PID78"/>
          <bitfield caption="Peripheral Clock 79 Status" mask="0x00008000" name="PID79"/>
          <bitfield caption="Peripheral Clock 80 Status" mask="0x00010000" name="PID80"/>
          <bitfield caption="Peripheral Clock 81 Status" mask="0x00020000" name="PID81"/>
          <bitfield caption="Peripheral Clock 85 Status" mask="0x00200000" name="PID85"/>
          <bitfield caption="Peripheral Clock 87 Status" mask="0x00800000" name="PID87"/>
          <bitfield caption="Peripheral Clock 88 Status" mask="0x01000000" name="PID88"/>
          <bitfield caption="Peripheral Clock 89 Status" mask="0x02000000" name="PID89"/>
          <bitfield caption="Peripheral Clock 90 Status" mask="0x04000000" name="PID90"/>
          <bitfield caption="Peripheral Clock 91 Status" mask="0x08000000" name="PID91"/>
        </register>
        <register caption="Peripheral Clock Status Register 3" name="PMC_CSR3" offset="0x00B0" rw="R" size="4">
          <bitfield caption="Peripheral Clock 96 Status" mask="0x00000001" name="PID96"/>
        </register>
        <register caption="Generic Clock Status Register 0" name="PMC_GCSR0" offset="0x00C4" rw="R" size="4">
          <bitfield caption="Generic Clock 9 Status" mask="0x00000200" name="GPID9"/>
          <bitfield caption="Generic Clock 10 Status" mask="0x00000400" name="GPID10"/>
          <bitfield caption="Generic Clock 11 Status" mask="0x00000800" name="GPID11"/>
          <bitfield caption="Generic Clock 12 Status" mask="0x00001000" name="GPID12"/>
          <bitfield caption="Generic Clock 13 Status" mask="0x00002000" name="GPID13"/>
          <bitfield caption="Generic Clock 14 Status" mask="0x00004000" name="GPID14"/>
          <bitfield caption="Generic Clock 15 Status" mask="0x00008000" name="GPID15"/>
          <bitfield caption="Generic Clock 16 Status" mask="0x00010000" name="GPID16"/>
          <bitfield caption="Generic Clock 23 Status" mask="0x00800000" name="GPID23"/>
          <bitfield caption="Generic Clock 24 Status" mask="0x01000000" name="GPID24"/>
          <bitfield caption="Generic Clock 31 Status" mask="0x80000000" name="GPID31"/>
        </register>
        <register caption="Generic Clock Status Register 1" name="PMC_GCSR1" offset="0x00C8" rw="R" size="4">
          <bitfield caption="Generic Clock 34 Status" mask="0x00000004" name="GPID34"/>
          <bitfield caption="Generic Clock 37 Status" mask="0x00000020" name="GPID37"/>
        </register>
        <register caption="Generic Clock Status Register 2" name="PMC_GCSR2" offset="0x00CC" rw="R" size="4">
          <bitfield caption="Generic Clock 75 Status" mask="0x00000800" name="GPID75"/>
          <bitfield caption="Generic Clock 79 Status" mask="0x00008000" name="GPID79"/>
          <bitfield caption="Generic Clock 87 Status" mask="0x00800000" name="GPID87"/>
          <bitfield caption="Generic Clock 89 Status" mask="0x02000000" name="GPID89"/>
          <bitfield caption="Generic Clock 90 Status" mask="0x04000000" name="GPID90"/>
        </register>
        <register caption="Generic Clock Status Register 3" name="PMC_GCSR3" offset="0x00D0" rw="R" size="4">
          <bitfield caption="Generic Clock 96 Status" mask="0x00000001" name="GPID96"/>
        </register>
        <register caption="PLL Interrupt Enable Register" name="PMC_PLL_IER" offset="0x00E4" rw="W" size="4">
          <bitfield caption="PLL of Index 0 Lock Interrupt Enable" mask="0x00000001" name="LOCK0"/>
          <bitfield caption="PLL of Index 1 Lock Interrupt Enable" mask="0x00000002" name="LOCK1"/>
          <bitfield caption="PLL of Index 2 Lock Interrupt Enable" mask="0x00000004" name="LOCK2"/>
          <bitfield caption="PLL of Index 0 Unlock Interrupt Enable" mask="0x00010000" name="UNLOCK0"/>
          <bitfield caption="PLL of Index 1 Unlock Interrupt Enable" mask="0x00020000" name="UNLOCK1"/>
          <bitfield caption="PLL of Index 2 Unlock Interrupt Enable" mask="0x00040000" name="UNLOCK2"/>
        </register>
        <register caption="PLL Interrupt Disable Register" name="PMC_PLL_IDR" offset="0x00E8" rw="W" size="4">
          <bitfield caption="PLL of Index 0 Lock Interrupt Disable" mask="0x00000001" name="LOCK0"/>
          <bitfield caption="PLL of Index 1 Lock Interrupt Disable" mask="0x00000002" name="LOCK1"/>
          <bitfield caption="PLL of Index 2 Lock Interrupt Disable" mask="0x00000004" name="LOCK2"/>
          <bitfield caption="PLL of Index 0 Unlock Interrupt Disable" mask="0x00010000" name="UNLOCK0"/>
          <bitfield caption="PLL of Index 1 Unlock Interrupt Disable" mask="0x00020000" name="UNLOCK1"/>
          <bitfield caption="PLL of Index 2 Unlock Interrupt Disable" mask="0x00040000" name="UNLOCK2"/>
        </register>
        <register caption="PLL Interrupt Mask Register" name="PMC_PLL_IMR" offset="0x00EC" rw="R" size="4">
          <bitfield caption="PLL of Index 0 Lock Interrupt Mask" mask="0x00000001" name="LOCK0"/>
          <bitfield caption="PLL of Index 1 Lock Interrupt Mask" mask="0x00000002" name="LOCK1"/>
          <bitfield caption="PLL of Index 2 Lock Interrupt Mask" mask="0x00000004" name="LOCK2"/>
          <bitfield caption="PLL of Index 0 Unlock Interrupt Mask" mask="0x00010000" name="UNLOCK0"/>
          <bitfield caption="PLL of Index 1 Unlock Interrupt Mask" mask="0x00020000" name="UNLOCK1"/>
          <bitfield caption="PLL of Index 2 Unlock Interrupt Mask" mask="0x00040000" name="UNLOCK2"/>
        </register>
        <register caption="PLL Interrupt Status Register 0" name="PMC_PLL_ISR0" offset="0x00F0" rw="R" size="4">
          <bitfield caption="PLL of Index 0 Lock Interrupt Status" mask="0x00000001" name="LOCK0"/>
          <bitfield caption="PLL of Index 1 Lock Interrupt Status" mask="0x00000002" name="LOCK1"/>
          <bitfield caption="PLL of Index 2 Lock Interrupt Status" mask="0x00000004" name="LOCK2"/>
          <bitfield caption="PLL of Index 0 Unlock Interrupt Status" mask="0x00010000" name="UNLOCK0"/>
          <bitfield caption="PLL of Index 1 Unlock Interrupt Status" mask="0x00020000" name="UNLOCK1"/>
          <bitfield caption="PLL of Index 2 Unlock Interrupt Status" mask="0x00040000" name="UNLOCK2"/>
        </register>
        <register caption="PLL Interrupt Status Register 1" name="PMC_PLL_ISR1" offset="0x00F4" rw="R" size="4">
          <bitfield caption="PLLx Underflow" mask="0x00000001" name="UDR0"/>
          <bitfield caption="PLLx Underflow" mask="0x00000002" name="UDR1"/>
          <bitfield caption="PLLx Underflow" mask="0x00000004" name="UDR2"/>
          <bitfield caption="PLLx Overflow" mask="0x00010000" name="OVR0"/>
          <bitfield caption="PLLx Overflow" mask="0x00020000" name="OVR1"/>
          <bitfield caption="PLLx Overflow" mask="0x00040000" name="OVR2"/>
        </register>
      </register-group>
      <value-group caption="Coprocessor Clocks Enable Key" name="PMC_SCER__CPKEY">
        <value caption="This field must be written to 0xA to validate CPBMCK and CPCK." name="PASSWD" value="0xA"/>
      </value-group>
      <value-group caption="Coprocessor Clocks Enable Key" name="PMC_SCDR__CPKEY">
        <value caption="This field must be written to 0xA to validate CPBMCK and CPCK." name="PASSWD" value="0xA"/>
      </value-group>
      <value-group caption="Write Access Password" name="CKGR_MOR__KEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x37"/>
      </value-group>
      <value-group caption="Main Clock Oscillator Selection" name="CKGR_MOR__MOSCSEL">
        <value name="RC" caption="The main RC oscillator is selected." value="0"/>
        <value name="XT" caption="The main crystal oscillator is selected." value="1"/>
      </value-group>
      <value-group caption="Processor (CPU_CLK0) and Master Clock (MCK0) Source Selection" name="PMC_CPU_CKR__CSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x1"/>
        <value caption="PLLACK1 is selected" name="PLLACK1" value="0x2"/>
        <value caption="PLLBCK is selected" name="PLLBCK" value="0x3"/>
      </value-group>
      <value-group caption="Processor (CPU_CLK0) and Master Clock (MCK0) Prescaler" name="PMC_CPU_CKR__PRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLK_32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLK_64" value="0x6"/>
        <value caption="Selected clock divided by 3" name="CLK_3" value="0x7"/>
      </value-group>
      <value-group caption="Coprocessor MCK1 Source Selection" name="PMC_CPU_CKR__CPCSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x1"/>
        <value caption="MCK0 is selected" name="MCK0" value="0x2"/>
        <value caption="PLLACK1 is selected" name="PLLACK1" value="0x3"/>
        <value caption="PLLBCK is selected" name="PLLBCK" value="0x4"/>
        <value caption="PLLCCK is selected" name="PLLCCK" value="0x5"/>
      </value-group>
      <value-group caption="Coprocessor MCK1 Prescaler" name="PMC_CPU_CKR__CPPRES">
        <value caption="Selected clock" name="CLK_1" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLK_2" value="0x1"/>
        <value caption="Selected clock divided by 3" name="CLK_3" value="0x2"/>
        <value caption="Selected clock divided by 4" name="CLK_4" value="0x3"/>
        <value caption="Selected clock divided by 5" name="CLK_5" value="0x4"/>
        <value caption="Selected clock divided by 6" name="CLK_6" value="0x5"/>
        <value caption="Selected clock divided by 7" name="CLK_7" value="0x6"/>
        <value caption="Selected clock divided by 8" name="CLK_8" value="0x7"/>
        <value caption="Selected clock divided by 9" name="CLK_9" value="0x8"/>
        <value caption="Selected clock divided by 10" name="CLK_10" value="0x9"/>
        <value caption="Selected clock divided by 11" name="CLK_11" value="0xA"/>
        <value caption="Selected clock divided by 12" name="CLK_12" value="0xB"/>
        <value caption="Selected clock divided by 13" name="CLK_13" value="0xC"/>
        <value caption="Selected clock divided by 14" name="CLK_14" value="0xD"/>
        <value caption="Selected clock divided by 15" name="CLK_15" value="0xE"/>
        <value caption="Selected clock divided by 16" name="CLK_16" value="0xF"/>
      </value-group>
      <value-group caption="Programmable Clock Source Selection" name="PMC_PCK__CSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="TD_SLCK is selected" name="TD_SLOW_CLOCK" value="0x1"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x2"/>
        <value caption="MCK0 is selected" name="MCK0" value="0x3"/>
        <value caption="PLLACK1 is selected." name="PLLACK1" value="0x4"/>
        <value caption="PLLBCK is selected." name="PLLBCK" value="0x5"/>
        <value caption="PLLCCK is selected." name="PLLCCK" value="0x6"/>
        <value caption="PLLCSRC is selected." name="PLLCSRC" value="0x7"/>
      </value-group>
      <value-group caption="Flash Low-power Mode" name="PMC_FSMR__FLPM">
        <value caption="Flash is in Standby Mode when system enters Wait Mode" name="FLASH_STANDBY" value="0x0"/>
        <value caption="Flash is in Deep-powerdown mode when system enters Wait Mode" name="FLASH_DEEP_POWERDOWN" value="0x1"/>
        <value caption="Idle mode" name="FLASH_IDLE" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PMC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x504D43"/>
      </value-group>
      <value-group caption="Generic Clock Source Selection" name="PMC_PCR__GCLKCSS">
        <value caption="MD_SLCK is selected" name="MD_SLOW_CLK" value="0x0"/>
        <value caption="TD_SLCK is selected" name="TD_SLOW_CLOCK" value="0x1"/>
        <value caption="MAINCK is selected" name="MAINCK" value="0x2"/>
        <value caption="MCK0 is selected" name="MCK0" value="0x3"/>
        <value caption="PLLACK1 is selected." name="PLLACK1" value="0x4"/>
        <value caption="PLLBCK is selected." name="PLLBCK" value="0x5"/>
        <value caption="PLLCCK is selected." name="PLLCCK" value="0x6"/>
        <value caption="PLLCSRC is selected." name="PLLCSRC" value="0x7"/>
      </value-group>
    </module>
    <module caption="Pulse Width Modulation Controller" name="PWM" id="6343" version="ZM">
      <register-group name="PWM_CH_NUM" size="32">
        <register caption="PWM Channel Mode Register" name="PWM_CMR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Channel Prescaler" mask="0x0000000F" name="CPRE" values="PWM_CMR__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG" values="PWM_CMR__CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL" values="PWM_CMR__CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES" values="PWM_CMR__CES"/>
          <bitfield caption="Update Selection" mask="0x00000800" name="UPDS" values="PWM_CMR__UPDS"/>
          <bitfield caption="Disabled Polarity Inverted" mask="0x00001000" name="DPOLI"/>
          <bitfield caption="Timer Counter Trigger Selection" mask="0x00002000" name="TCTS"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
          <bitfield caption="Push-Pull Mode" mask="0x00080000" name="PPM"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register" name="PWM_CDTY" offset="0x4" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register" name="PWM_CDTYUPD" offset="0x8" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register" name="PWM_CPRD" offset="0xC" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register" name="PWM_CPRDUPD" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register" name="PWM_CCNT" offset="0x14" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register" name="PWM_DT" offset="0x18" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register" name="PWM_DTUPD" offset="0x1C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
      </register-group>
      <register-group name="PWM_CMP" size="16">
        <register caption="PWM Comparison 0 Value Register" name="PWM_CMPV" offset="0x0" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM" values="PWM_CMPV__CVM"/>
        </register>
        <register caption="PWM Comparison 0 Value Update Register" name="PWM_CMPVUPD" offset="0x4" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 0 Mode Register" name="PWM_CMPM" offset="0x8" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 0 Mode Update Register" name="PWM_CMPMUPD" offset="0xC" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
      </register-group>
      <register-group name="PWM">
        <register caption="PWM Clock Register" name="PWM_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA Divide Factor" mask="0x000000FF" name="DIVA" values="PWM_CLK__DIVA"/>
          <bitfield caption="CLKA Source Clock Selection" mask="0x00000F00" name="PREA" values="PWM_CLK__PREA"/>
          <bitfield caption="CLKB Divide Factor" mask="0x00FF0000" name="DIVB" values="PWM_CLK__DIVB"/>
          <bitfield caption="CLKB Source Clock Selection" mask="0x0F000000" name="PREB" values="PWM_CLK__PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
        </register>
        <register caption="PWM Interrupt Enable Register 1" name="PWM_IER1" offset="0x10" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
        </register>
        <register caption="PWM Interrupt Disable Register 1" name="PWM_IDR1" offset="0x14" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
        </register>
        <register caption="PWM Interrupt Mask Register 1" name="PWM_IMR1" offset="0x18" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
        </register>
        <register caption="PWM Interrupt Status Register 1" name="PWM_ISR1" offset="0x1C" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
        </register>
        <register caption="PWM Sync Channels Mode Register" name="PWM_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
          <bitfield caption="Peripheral DMA Controller Transfer Request Mode" mask="0x00100000" name="PTRM"/>
          <bitfield caption="Peripheral DMA Controller Transfer Request Comparison Selection" mask="0x00E00000" name="PTRCS"/>
        </register>
        <register caption="PWM Sync Channels Update Control Register" name="PWM_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWM Sync Channels Update Period Register" name="PWM_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWM Sync Channels Update Period Update Register" name="PWM_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWM Interrupt Enable Register 2" name="PWM_IER2" offset="0x34" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="PDC End of TX Buffer Interrupt Enable" mask="0x00000002" name="ENDTX"/>
          <bitfield caption="PDC TX Buffer Empty Interrupt Enable" mask="0x00000004" name="TXBUFE"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Disable Register 2" name="PWM_IDR2" offset="0x38" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="PDC End of TX Buffer Interrupt Disable" mask="0x00000002" name="ENDTX"/>
          <bitfield caption="PDC TX Buffer Empty Interrupt Disable" mask="0x00000004" name="TXBUFE"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Mask Register 2" name="PWM_IMR2" offset="0x3C" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="PDC End of TX Buffer Interrupt Mask" mask="0x00000002" name="ENDTX"/>
          <bitfield caption="PDC TX Buffer Empty Interrupt Mask" mask="0x00000004" name="TXBUFE"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Status Register 2" name="PWM_ISR2" offset="0x40" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="PDC End of TX Buffer" mask="0x00000002" name="ENDTX"/>
          <bitfield caption="PDC TX Buffer Empty" mask="0x00000004" name="TXBUFE"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Output Override Value Register" name="PWM_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
        </register>
        <register caption="PWM Output Selection Register" name="PWM_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
        </register>
        <register caption="PWM Output Selection Set Register" name="PWM_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
        </register>
        <register caption="PWM Output Selection Clear Register" name="PWM_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
        </register>
        <register caption="PWM Output Selection Set Update Register" name="PWM_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
        </register>
        <register caption="PWM Output Selection Clear Update Register" name="PWM_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
        </register>
        <register caption="PWM Fault Mode Register" name="PWM_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWM Fault Status Register" name="PWM_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWM Fault Clear Register" name="PWM_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWM Fault Protection Value Register 1" name="PWM_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
        </register>
        <register caption="PWM Fault Protection Enable Register" name="PWM_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2" mask="0x00FF0000" name="FPE2"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register" count="1" name="PWM_ELMR" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Spread Spectrum Register" name="PWM_SSPR" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Spread Spectrum Limit Value" mask="0x00FFFFFF" name="SPRD"/>
          <bitfield caption="Spread Spectrum Counter Mode" mask="0x01000000" name="SPRDM"/>
        </register>
        <register caption="PWM Spread Spectrum Update Register" name="PWM_SSPUP" offset="0xA4" rw="W" size="4">
          <bitfield caption="Spread Spectrum Limit Value Update" mask="0x00FFFFFF" name="SPRDUP"/>
        </register>
        <register caption="Debug Register" name="PWM_DEBUG" offset="0xAC" rw="RW" size="4">
          <bitfield caption="PWM Output Mode when System is in Debug Mode" mask="0x00000001" name="OUTMODE" values="PWM_DEBUG__OUTMODE"/>
        </register>
        <register caption="PWM Stepper Motor Mode Register" name="PWM_SMMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN0"/>
          <bitfield caption="Down Count" mask="0x00010000" name="DOWN0"/>
        </register>
        <register caption="PWM Fault Protection Value 2 Register" name="PWM_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
        </register>
        <register caption="PWM Write Protection Control Register" name="PWM_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protection Command" mask="0x00000003" name="WPCMD" values="PWM_WPCR__WPCMD"/>
          <bitfield caption="Write Protection Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protection Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protection Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protection Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protection Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protection Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWM_WPCR__WPKEY"/>
        </register>
        <register caption="PWM Write Protection Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register caption="Transmit Pointer Register" name="PWM_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="PWM_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="PWM_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="PWM_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="PWM_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="PWM_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="PWM_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="PWM_PWPMR__WPKEY"/>
        </register>
        <register-group name="PWM_CMP" size="16" name-in-module="PWM_CMP" offset="0x130" count="8"/>
        <register-group name="PWM_CH_NUM" size="32" name-in-module="PWM_CH_NUM" offset="0x200" count="3"/>
        <register caption="PWM Channel Mode Update Register (ch_num = 0)" name="PWM_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 1)" name="PWM_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register 1" name="PWM_ETRG1" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG1__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG1__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register 1" name="PWM_LEBR1" offset="0x430" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 2)" name="PWM_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM External Trigger Register 2" name="PWM_ETRG2" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Maximum Counter value" mask="0x00FFFFFF" name="MAXCNT"/>
          <bitfield caption="External Trigger Mode" mask="0x03000000" name="TRGMODE" values="PWM_ETRG2__TRGMODE"/>
          <bitfield caption="Edge Selection" mask="0x10000000" name="TRGEDGE" values="PWM_ETRG2__TRGEDGE"/>
          <bitfield caption="Filtered input" mask="0x20000000" name="TRGFILT"/>
          <bitfield caption="Trigger Source" mask="0x40000000" name="TRGSRC"/>
          <bitfield caption="Recoverable Fault Enable" mask="0x80000000" name="RFEN"/>
        </register>
        <register caption="PWM Leading-Edge Blanking Register 2" name="PWM_LEBR2" offset="0x450" rw="RW" size="4">
          <bitfield caption="Leading-Edge Blanking Delay for TRGINx" mask="0x0000007F" name="LEBDELAY"/>
          <bitfield caption="PWML Falling Edge Enable" mask="0x00010000" name="PWMLFEN"/>
          <bitfield caption="PWML Rising Edge Enable" mask="0x00020000" name="PWMLREN"/>
          <bitfield caption="PWMH Falling Edge Enable" mask="0x00040000" name="PWMHFEN"/>
          <bitfield caption="PWMH Rising Edge Enable" mask="0x00080000" name="PWMHREN"/>
        </register>
      </register-group>
      <value-group caption="Channel Prescaler" name="PWM_CMR__CPRE">
        <value caption="Peripheral clock" name="MCK" value="0x0"/>
        <value caption="Peripheral clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Peripheral clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Peripheral clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Peripheral clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Peripheral clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Peripheral clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Peripheral clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Peripheral clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Peripheral clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="Channel Alignment" name="PWM_CMR__CALG">
        <value caption="Left aligned" name="LEFT_ALIGNED" value="0x0"/>
        <value caption="Center aligned" name="CENTER_ALIGNED" value="0x1"/>
      </value-group>
      <value-group caption="Channel Polarity" name="PWM_CMR__CPOL">
        <value caption="Waveform starts at low level" name="LOW_POLARITY" value="0x0"/>
        <value caption="Waveform starts at high level" name="HIGH_POLARITY" value="0x1"/>
      </value-group>
      <value-group caption="Counter Event Selection" name="PWM_CMR__CES">
        <value caption="At the end of PWM period" name="SINGLE_EVENT" value="0x0"/>
        <value caption="At half of PWM period AND at the end of PWM period" name="DOUBLE_EVENT" value="0x1"/>
      </value-group>
      <value-group caption="Update Selection" name="PWM_CMR__UPDS">
        <value caption="At the next end of PWM period" name="UPDATE_AT_PERIOD" value="0x0"/>
        <value caption="At the next end of Half PWM period" name="UPDATE_AT_HALF_PERIOD" value="0x1"/>
      </value-group>
      <value-group caption="CLKA Divide Factor" name="PWM_CLK__DIVA">
        <value caption="CLKA clock is turned off" name="CLKA_POFF" value="0"/>
        <value caption="CLKA clock is clock selected by PREA" name="PREA" value="1"/>
      </value-group>
      <value-group caption="CLKA Source Clock Selection" name="PWM_CLK__PREA">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="CLKB Divide Factor" name="PWM_CLK__DIVB">
        <value caption="CLKB clock is turned off" name="CLKB_POFF" value="0"/>
        <value caption="CLKB clock is clock selected by PREB" name="PREB" value="1"/>
      </value-group>
      <value-group caption="CLKB Source Clock Selection" name="PWM_CLK__PREB">
        <value caption="Peripheral clock" name="CLK" value="0x0"/>
        <value caption="Peripheral clock/2" name="CLK_DIV2" value="0x1"/>
        <value caption="Peripheral clock/4" name="CLK_DIV4" value="0x2"/>
        <value caption="Peripheral clock/8" name="CLK_DIV8" value="0x3"/>
        <value caption="Peripheral clock/16" name="CLK_DIV16" value="0x4"/>
        <value caption="Peripheral clock/32" name="CLK_DIV32" value="0x5"/>
        <value caption="Peripheral clock/64" name="CLK_DIV64" value="0x6"/>
        <value caption="Peripheral clock/128" name="CLK_DIV128" value="0x7"/>
        <value caption="Peripheral clock/256" name="CLK_DIV256" value="0x8"/>
        <value caption="Peripheral clock/512" name="CLK_DIV512" value="0x9"/>
        <value caption="Peripheral clock/1024" name="CLK_DIV1024" value="0xA"/>
      </value-group>
      <value-group caption="Synchronous Channels Update Mode" name="PWM_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0x0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="0x1"/>
        <value caption="Automatic write of duty-cycle update registers by the Peripheral DMA Controller and automatic update of synchronous channels" name="MODE2" value="0x2"/>
      </value-group>
      <value-group caption="PWM Output Mode when System is in Debug Mode" name="PWM_DEBUG__OUTMODE">
        <value caption="Keeps the PWM outputs running when the processor reports a debug operating mode." name="NO_EFFECT" value="0"/>
      </value-group>
      <value-group caption="Write Protection Command" name="PWM_WPCR__WPCMD">
        <value caption="Disables the software write protection of the register groups of which the bit WPRGx is at '1'." name="DISABLE_SW_PROT" value="0x0"/>
        <value caption="Enables the software write protection of the register groups of which the bit WPRGx is at '1'." name="ENABLE_SW_PROT" value="0x1"/>
        <value caption="Enables the hardware write protection of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protection. Moreover, to meet security requirements, the PIO lines associated with the PWM can not be configured through the PIO interface." name="ENABLE_HW_PROT" value="0x2"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PWM_WPCR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPCMD field. Always reads as 0" name="PASSWD" value="0x50574D"/>
      </value-group>
      <value-group caption="Write Protection Key" name="PWM_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG1__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG1__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="External Trigger Mode" name="PWM_ETRG2__TRGMODE">
        <value caption="External trigger is not enabled." name="OFF" value="0x0"/>
        <value caption="External PWM Reset Mode" name="MODE1" value="0x1"/>
        <value caption="External PWM Start Mode" name="MODE2" value="0x2"/>
        <value caption="Cycle-by-cycle Duty Mode" name="MODE3" value="0x3"/>
      </value-group>
      <value-group caption="Edge Selection" name="PWM_ETRG2__TRGEDGE">
        <value caption="TRGMODE = 1: TRGINx event detection on falling edge. TRGMODE = 2, 3: TRGINx active level is 0" name="FALLING_ZERO" value="0"/>
        <value caption="TRGMODE = 1: TRGINx event detection on rising edge. TRGMODE = 2, 3: TRGINx active level is 1" name="RISING_ONE" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_CMPV__CVM">
        <value caption="Compare when counter is incrementing" name="COMPARE_AT_INCREMENT" value="0x0"/>
        <value caption="Compare when counter is decrementing" name="COMPARE_AT_DECREMENT" value="0x1"/>
      </value-group>
    </module>
    <module caption="Quad Serial Peripheral Interface" name="QSPI" id="44132" version="G">
      <register-group name="QSPI">
        <register caption="Control Register" name="QSPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="QSPI Enable" mask="0x00000001" name="QSPIEN"/>
          <bitfield caption="QSPI Disable" mask="0x00000002" name="QSPIDIS"/>
          <bitfield caption="QSPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Update Configuration" mask="0x00000100" name="UPDCFG"/>
          <bitfield caption="Start Transfer" mask="0x00000200" name="STTFR"/>
          <bitfield caption="Reset Time-out" mask="0x00000400" name="RTOUT"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="QSPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Serial Memory Mode" mask="0x00000001" name="SMM" values="QSPI_MR__SMM"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000004" name="WDRBT" values="QSPI_MR__WDRBT"/>
          <bitfield caption="Chip Select Mode" mask="0x00000030" name="CSMODE" values="QSPI_MR__CSMODE"/>
          <bitfield caption="Tamper Clear Enable" mask="0x00000080" name="TAMPCLR"/>
          <bitfield caption="Number Of Bits Per Transfer" mask="0x00000F00" name="NBBITS" values="QSPI_MR__NBBITS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0x00FF0000" name="DLYBCT"/>
          <bitfield caption="Minimum Inactive QCS Delay" mask="0xFF000000" name="DLYCS"/>
        </register>
        <register caption="Receive Data Register" name="QSPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
        </register>
        <register caption="Transmit Data Register" name="QSPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
        </register>
        <register caption="Interrupt Status Register" name="QSPI_ISR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full (cleared by reading QSPI_RDR)" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty (cleared by writing QSPI_TDR)" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty (cleared by writing QSPI_TDR)" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Status (cleared on read)" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of RX buffer" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of TX buffer" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="RX Buffer Full" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="TX Buffer Empty" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="Chip Select Rise (cleared on read)" mask="0x00000100" name="CSR"/>
          <bitfield caption="Instruction End Status (cleared on read)" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="Last Write Access (cleared on read)" mask="0x00000800" name="LWRA"/>
          <bitfield caption="QSPI Interrupt Fall" mask="0x00001000" name="QITF"/>
          <bitfield caption="QSPI Interrupt Rise" mask="0x00002000" name="QITR"/>
          <bitfield caption="Chip Select Fall Autoclear" mask="0x00004000" name="CSFA"/>
          <bitfield caption="Chip Select Rise Autoclear" mask="0x00008000" name="CSRA"/>
          <bitfield caption="QSPI Time-out" mask="0x00020000" name="TOUT"/>
        </register>
        <register caption="Interrupt Enable Register" name="QSPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Enable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Enable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Enable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Enable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="Chip Select Rise Interrupt Enable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Instruction End Interrupt Enable" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="Last Write Access Interrupt Enable" mask="0x00000800" name="LWRA"/>
          <bitfield caption="QSPI Interrupt Fall Interrupt Enable" mask="0x00001000" name="QITF"/>
          <bitfield caption="QSPI Interrupt Rise Interrupt Enable" mask="0x00002000" name="QITR"/>
          <bitfield caption="Chip Select Fall Autoclear Interrupt Enable" mask="0x00004000" name="CSFA"/>
          <bitfield caption="Chip Select Rise Autoclear Interrupt Enable" mask="0x00008000" name="CSRA"/>
          <bitfield caption="QSPI Time-out Interrupt Enable" mask="0x00020000" name="TOUT"/>
        </register>
        <register caption="Interrupt Disable Register" name="QSPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Disable" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Disable" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Disable" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Disable" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="Chip Select Rise Interrupt Disable" mask="0x00000100" name="CSR"/>
          <bitfield caption="Instruction End Interrupt Disable" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="Last Write Access Interrupt Disable" mask="0x00000800" name="LWRA"/>
          <bitfield caption="QSPI Interrupt Fall Interrupt Disable" mask="0x00001000" name="QITF"/>
          <bitfield caption="QSPI Interrupt Rise Interrupt Disable" mask="0x00002000" name="QITR"/>
          <bitfield caption="Chip Select Fall Autoclear Interrupt Disable" mask="0x00004000" name="CSFA"/>
          <bitfield caption="Chip Select Rise Autoclear Interrupt Disable" mask="0x00008000" name="CSRA"/>
          <bitfield caption="QSPI Time-out Interrupt Disable" mask="0x00020000" name="TOUT"/>
        </register>
        <register caption="Interrupt Mask Register" name="QSPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000004" name="TXEMPTY"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield caption="End of Receive Buffer Interrupt Mask" mask="0x00000010" name="ENDRX"/>
          <bitfield caption="End of Transmit Buffer Interrupt Mask" mask="0x00000020" name="ENDTX"/>
          <bitfield caption="Receive Buffer Full Interrupt Mask" mask="0x00000040" name="RXBUFF"/>
          <bitfield caption="Transmit Buffer Empty Interrupt Mask" mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="Chip Select Rise Interrupt Mask" mask="0x00000100" name="CSR"/>
          <bitfield caption="Instruction End Interrupt Mask" mask="0x00000400" name="INSTRE"/>
          <bitfield caption="Last Write Access Interrupt Mask" mask="0x00000800" name="LWRA"/>
          <bitfield caption="QSPI Interrupt Fall Interrupt Mask" mask="0x00001000" name="QITF"/>
          <bitfield caption="QSPI Interrupt Rise Interrupt Mask" mask="0x00002000" name="QITR"/>
          <bitfield caption="Chip Select Fall Autoclear Interrupt Mask" mask="0x00004000" name="CSFA"/>
          <bitfield caption="Chip Select Rise Autoclear Interrupt Mask" mask="0x00008000" name="CSRA"/>
          <bitfield caption="QSPI Time-out Interrupt Mask" mask="0x00020000" name="TOUT"/>
        </register>
        <register caption="Serial Clock Register" name="QSPI_SCR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="CPHA"/>
          <bitfield caption="Delay Before QSCK" mask="0x00FF0000" name="DLYBS"/>
        </register>
        <register caption="Status Register" name="QSPI_SR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Synchronization Busy" mask="0x00000001" name="SYNCBSY"/>
          <bitfield caption="QSPI Enable Status" mask="0x00000002" name="QSPIENS"/>
          <bitfield caption="Chip Select Status" mask="0x00000004" name="CSS"/>
          <bitfield caption="Read Busy" mask="0x00000008" name="RBUSY"/>
          <bitfield caption="QSPI Idle" mask="0x00000010" name="HIDLE"/>
        </register>
        <register caption="Instruction Address Register" name="QSPI_IAR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Write Instruction Code Register" name="QSPI_WICR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Write Instruction Code" mask="0x000000FF" name="WRINST"/>
          <bitfield caption="Write Option Code" mask="0x00FF0000" name="WROPT"/>
        </register>
        <register caption="Instruction Frame Register" name="QSPI_IFR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Width of Instruction Code, Address, Option Code and Data" mask="0x0000000F" name="WIDTH" values="QSPI_IFR__WIDTH"/>
          <bitfield caption="Instruction Enable" mask="0x00000010" name="INSTEN"/>
          <bitfield caption="Address Enable" mask="0x00000020" name="ADDREN"/>
          <bitfield caption="Option Enable" mask="0x00000040" name="OPTEN"/>
          <bitfield caption="Data Enable" mask="0x00000080" name="DATAEN"/>
          <bitfield caption="Option Code Length" mask="0x00000300" name="OPTL" values="QSPI_IFR__OPTL"/>
          <bitfield caption="Address Length" mask="0x00000C00" name="ADDRL" values="QSPI_IFR__ADDRL"/>
          <bitfield caption="Data Transfer Type" mask="0x00001000" name="TFRTYP" values="QSPI_IFR__TFRTYP"/>
          <bitfield caption="Continuous Read Mode" mask="0x00004000" name="CRM" values="QSPI_IFR__CRM"/>
          <bitfield caption="DDR Mode Enable" mask="0x00008000" name="DDREN" values="QSPI_IFR__DDREN"/>
          <bitfield caption="Number Of Dummy Cycles" mask="0x001F0000" name="NBDUM"/>
          <bitfield caption="Serial Memory Register Mode" mask="0x00800000" name="SMRM"/>
          <bitfield caption="Peripheral BusTransfer Type" mask="0x01000000" name="APBTFRTYP"/>
          <bitfield caption="DQS Sampling Enable" mask="0x02000000" name="DQSEN"/>
          <bitfield caption="DDR Mode Command Enable" mask="0x04000000" name="DDRCMDEN" values="QSPI_IFR__DDRCMDEN"/>
          <bitfield caption="Protocol Type" mask="0x30000000" name="PROTTYP" values="QSPI_IFR__PROTTYP"/>
        </register>
        <register caption="Read Instruction Code Register" name="QSPI_RICR" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Read Instruction Code" mask="0x000000FF" name="RDINST"/>
          <bitfield caption="Read Option Code" mask="0x00FF0000" name="RDOPT"/>
        </register>
        <register caption="Scrambling Mode Register" name="QSPI_SMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Scrambling/Unscrambling Enable" mask="0x00000001" name="SCREN" values="QSPI_SMR__SCREN"/>
          <bitfield caption="Scrambling/Unscrambling Random Value Disable" mask="0x00000002" name="RVDIS"/>
          <bitfield caption="Scrambling Key Lock" mask="0x00000004" name="SCRKL"/>
        </register>
        <register caption="Scrambling Key Register" name="QSPI_SKR" offset="0x44" rw="W" size="4">
          <bitfield caption="User Scrambling Key" mask="0xFFFFFFFF" name="USRK"/>
        </register>
        <register caption="Write Access Counter Register" name="QSPI_WRACNT" offset="0x54" rw="RW" size="4">
          <bitfield caption="Number of Write Accesses" mask="0xFFFFFFFF" name="NBWRA"/>
        </register>
        <register caption="Timeout Register" name="QSPI_TOUT" offset="0x64" rw="RW" size="4">
          <bitfield caption="Time-out Counter Maximum Value" mask="0x0000FFFF" name="TCNTM"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="QSPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Receive Pointer Register" name="QSPI_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="QSPI_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="QSPI_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="QSPI_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="QSPI_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="QSPI_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="QSPI_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="QSPI_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="QSPI_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="QSPI_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="QSPI_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="QSPI_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Serial Memory Mode" name="QSPI_MR__SMM">
        <value caption="The QSPI is in SPI mode." name="SPI" value="0"/>
        <value caption="The QSPI is in Serial Memory mode." name="MEMORY" value="1"/>
      </value-group>
      <value-group caption="Wait Data Read Before Transfer" name="QSPI_MR__WDRBT">
        <value caption="No effect. In SPI mode, a transfer can be initiated whatever the state of QSPI_RDR is." name="DISABLED" value="0"/>
        <value caption="In SPI mode, a transfer can start only if QSPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Chip Select Mode" name="QSPI_MR__CSMODE">
        <value caption="The chip select is deasserted if QSPI_TDR.TD has not been reloaded before the end of the current transfer." name="NOT_RELOADED" value="0x0"/>
        <value caption="The chip select is deasserted when the bit LASTXFER is written to '1' and the character written in QSPI_TDR.TD has been transferred." name="LASTXFER" value="0x1"/>
        <value caption="The chip select is deasserted systematically after each transfer." name="SYSTEMATICALLY" value="0x2"/>
      </value-group>
      <value-group caption="Number Of Bits Per Transfer" name="QSPI_MR__NBBITS">
        <value caption="8 bits for transfer" name="8_BIT" value="0x0"/>
        <value caption="16 bits for transfer" name="16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="Width of Instruction Code, Address, Option Code and Data" name="QSPI_IFR__WIDTH">
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI" name="SINGLE_BIT_SPI" value="0x0"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI" name="DUAL_OUTPUT" value="0x1"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI" name="QUAD_OUTPUT" value="0x2"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_IO" value="0x3"/>
        <value caption="Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_IO" value="0x4"/>
        <value caption="Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI" name="DUAL_CMD" value="0x5"/>
        <value caption="Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI" name="QUAD_CMD" value="0x6"/>
      </value-group>
      <value-group caption="Option Code Length" name="QSPI_IFR__OPTL">
        <value caption="The option code is 1 bit long." name="OPTION_1BIT" value="0x0"/>
        <value caption="The option code is 2 bits long." name="OPTION_2BIT" value="0x1"/>
        <value caption="The option code is 4 bits long." name="OPTION_4BIT" value="0x2"/>
        <value caption="The option code is 8 bits long." name="OPTION_8BIT" value="0x3"/>
      </value-group>
      <value-group caption="Address Length" name="QSPI_IFR__ADDRL">
        <value caption="8-bit address size" name="_8_BIT" value="0x0"/>
        <value caption="16-bit address size" name="_16_BIT" value="0x1"/>
        <value caption="24-bit address size" name="_24_BIT" value="0x2"/>
        <value caption="32-bit address size" name="_32_BIT" value="0x3"/>
      </value-group>
      <value-group caption="Data Transfer Type" name="QSPI_IFR__TFRTYP">
        <value caption="Read/Write of memory register, write of memory page buffer. This configuration implies the following: Either the AHB or the APB interface can be used to initiate the transfer (SMRM bit). Returned data represents the memory register value. If the APB interface is used, the RDRF and TDRE flags help to control the frame. Scrambling is possible only if the APB interface is used. For HyperFlash memories the &quot;target&quot; bit is set to register space in the HyperFlash header." name="TRSFR_REGISTER" value="0"/>
        <value caption="Read/Write accesses to the memory space. This configuration implies the following: Only the System Bus interface can be used to trigger accesses. Access to random location is possible. Address mask is applied and full size accesses only are performed. Internal optimization algorithm is enabled to minimize latency. Data are returned in a system bus protocol compliant way. Seamless scrambling is enabled. Seamless handling of HyperFlash Write Buffer programming command (one command for each data) Seamless protocol-specific page boundary handling Address shift is handled seamlessly (e.g. halfword memories)." name="TRSFR_MEMORY" value="1"/>
      </value-group>
      <value-group caption="Continuous Read Mode" name="QSPI_IFR__CRM">
        <value caption="Continuous Read mode is disabled." name="DISABLED" value="0"/>
        <value caption="Continuous Read mode is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DDR Mode Enable" name="QSPI_IFR__DDREN">
        <value caption="Transfers are performed in Single Data Rate mode." name="DISABLED" value="0"/>
        <value caption="Transfers are performed in Double Data Rate mode, whereas the instruction field is still transferred in Single Data Rate mode." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="DDR Mode Command Enable" name="QSPI_IFR__DDRCMDEN">
        <value caption="Transfer of instruction field is performed in Single Data Rate mode even if DDREN is written to '1'." name="DISABLED" value="0"/>
        <value caption="Transfer of instruction field is performed in Double Data Rate mode if DDREN bit is written to '1'. If DDREN is written to '0', the instruction field is sent in Single Data Rate mode." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Protocol Type" name="QSPI_IFR__PROTTYP">
        <value caption="Standard (Q)SPI Protocol" name="STD_SPI" value="0"/>
      </value-group>
      <value-group caption="Scrambling/Unscrambling Enable" name="QSPI_SMR__SCREN">
        <value caption="The scrambling/unscrambling is disabled." name="DISABLED" value="0"/>
        <value caption="The scrambling/unscrambling is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="QSPI_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x515350"/>
      </value-group>
      <value-group caption="Write Protection Key" name="QSPI_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Reset Controller" name="RSTC" id="04678" version="G">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="Peripheral Reset" mask="0x00000004" name="PERRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="System Reset Key" mask="0xFF000000" name="KEY" values="RSTC_CR__KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status (cleared on read)" mask="0x00000001" name="URSTS"/>
          <bitfield caption="VDDCORE Supply Monitor Reset Flag Status (cleared on read)" mask="0x00000002" name="CORESMS"/>
          <bitfield caption="Reset Type" mask="0x00000F00" name="RSTTYP" values="RSTC_SR__RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4" initval="0x000000F5">
          <bitfield caption="User Reset Enable" mask="0x00000001" name="URSTEN"/>
          <bitfield caption="Slow Clock Switching" mask="0x00000002" name="SCKSW"/>
          <bitfield caption="User Reset Asynchronous Control" mask="0x00000004" name="URSTASYNC"/>
          <bitfield caption="CPU Fail Enable" mask="0x00000008" name="CPUFEN"/>
          <bitfield caption="User Reset Interrupt Enable" mask="0x00000010" name="URSTIEN"/>
          <bitfield caption="Software PMC Reset" mask="0x00000020" name="SFTPMCRS"/>
          <bitfield caption="WDT0 PMC Reset" mask="0x00000040" name="WDTPMC0"/>
          <bitfield caption="WDT1 PMC Reset" mask="0x00000080" name="WDTPMC1"/>
          <bitfield caption="External Reset Length" mask="0x00000F00" name="ERSTL"/>
          <bitfield caption="VDDCORE Supply Monitor Interrupt Enable" mask="0x00010000" name="CORSMIEN"/>
          <bitfield caption="Coprocessor Peripheral Enable" mask="0x00020000" name="CPEREN"/>
          <bitfield caption="Coprocessor (Second Processor) Enable" mask="0x00040000" name="CPROCEN"/>
          <bitfield caption="Backup Area Power Switch Control" mask="0x00200000" name="PWRSW" values="RSTC_MR__PWRSW"/>
          <bitfield caption="Bad XTAL Fail Reset" mask="0x00400000" name="BADXTRST"/>
          <bitfield caption="Write Access Password" mask="0xFF000000" name="KEY" values="RSTC_MR__KEY"/>
        </register>
      </register-group>
      <value-group caption="System Reset Key" name="RSTC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Reset Type" name="RSTC_SR__RSTTYP">
        <value caption="First power-up reset, Core and VDD3V3 Supply Monitor if not a PORVDD3V3 reset" name="GENERAL_RST" value="0x0"/>
        <value caption="VDDCORE reset. Wake-up from Backup mode" name="BACKUP_RST" value="0x1"/>
        <value caption="Watchdog 0 fault occurred" name="WDT0_RST" value="0x2"/>
        <value caption="Processor reset required by the software" name="SOFT_RST" value="0x3"/>
        <value caption="NRST pin detected low" name="USER_RST" value="0x4"/>
        <value caption="Core Supply Monitor reset" name="CORE_SM_RST" value="0x5"/>
        <value caption="CPU clock failure detection occurred" name="CPU_FAIL_RST" value="0x6"/>
        <value caption="32.768 kHz crystal failure detection fault occurred" name="SLCK_XTAL_RST" value="0x7"/>
        <value caption="Watchdog 1 fault occurred" name="WDT1_RST" value="0x9"/>
        <value caption="VDD3V3 PORVDD3V3 reset occurred" name="PORVDD3V3_RST" value="0xA"/>
      </value-group>
      <value-group caption="Backup Area Power Switch Control" name="RSTC_MR__PWRSW">
        <value caption="VDDBU is supplied by VDD3V3" name="VDD3V3" value="0x0"/>
        <value caption="VDDBU is supplied by VBAT" name="VBAT" value="0x1"/>
      </value-group>
      <value-group caption="Write Access Password" name="RSTC_MR__KEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="Real-time Clock" name="RTC" id="04575" version="G">
      <register-group name="RTC_SUB0" size="16">
        <register caption="First Stamping Time Register of Source 0" name="RTC_FSTR" offset="0x0" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Seconds of the Tamper (cleared by reading RTC_LSDRx)" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Minutes of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Hours of the Tamper (cleared by reading RTC_LSDRx)" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="AM/PM Indicator of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="Tamper Events Counter (cleared by reading RTC_LSDRx)" mask="0x0F000000" name="TEVCNT" modes="DEFAULT"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_LSDRx)" mask="0x80000000" name="BACKUP" modes="DEFAULT"/>
          <bitfield caption="Tamper Events Counter (cleared by reading RTC_LSDRx)" mask="0x0F000000" name="TEVCNT" modes="UTC_MODE"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_LSDRx)" mask="0x80000000" name="BACKUP" modes="UTC_MODE"/>
        </register>
        <register caption="First Stamping Date Register of Source 0" name="RTC_FSDR" offset="0x4" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Century of the Tamper (cleared by reading RTC_LSDRx)" mask="0x0000007F" name="CENT" modes="DEFAULT"/>
          <bitfield caption="Year of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00007F00" name="YEAR" modes="DEFAULT"/>
          <bitfield caption="Month of the Tamper (cleared by reading RTC_LSDRx)" mask="0x001F0000" name="MONTH" modes="DEFAULT"/>
          <bitfield caption="Day of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00E00000" name="DAY" modes="DEFAULT"/>
          <bitfield caption="Date of the Tamper (cleared by reading RTC_LSDRx)" mask="0x3F000000" name="DATE" modes="DEFAULT"/>
          <bitfield caption="Time of the Tamper (cleared by reading RTC_LSDRx)" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="Last Stamping Time Register of Source 0" name="RTC_LSTR" offset="0x8" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Seconds of the Tamper (cleared by reading RTC_LSDRx)" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Minutes of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Hours of the Tamper (cleared by reading RTC_LSDRx)" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="AM/PM Indicator of the Tamper (cleared by reading RTC_LSDRx)" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_LSDRx)" mask="0x80000000" name="BACKUP" modes="DEFAULT"/>
          <bitfield caption="System Mode of the Tamper (cleared by reading RTC_LSDRx)" mask="0x80000000" name="BACKUP" modes="UTC_MODE"/>
        </register>
        <register caption="Last Stamping Date Register of Source 0" name="RTC_LSDR" offset="0xC" rw="R" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Century of the Tamper (cleared on read)" mask="0x0000007F" name="CENT" modes="DEFAULT"/>
          <bitfield caption="Year of the Tamper (cleared on read)" mask="0x00007F00" name="YEAR" modes="DEFAULT"/>
          <bitfield caption="Month of the Tamper (cleared on read)" mask="0x001F0000" name="MONTH" modes="DEFAULT"/>
          <bitfield caption="Day of the Tamper (cleared on read)" mask="0x00E00000" name="DAY" modes="DEFAULT"/>
          <bitfield caption="Date of the Tamper (cleared on read)" mask="0x3F000000" name="DATE" modes="DEFAULT"/>
          <bitfield caption="Time of the Tamper (cleared on read)" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
      </register-group>
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM" values="RTC_CR__UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL" values="RTC_CR__UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD" values="RTC_MR__HRMOD"/>
          <bitfield caption="PERSIAN Calendar" mask="0x00000002" name="PERSIAN" values="RTC_MR__PERSIAN"/>
          <bitfield caption="UTC Time Format" mask="0x00000004" name="UTC" values="RTC_MR__UTC"/>
          <bitfield caption="NEGative PPM Correction" mask="0x00000010" name="NEGPPM" values="RTC_MR__NEGPPM"/>
          <bitfield caption="Slow Clock Correction" mask="0x00007F00" name="CORRECTION"/>
          <bitfield caption="HIGH PPM Correction" mask="0x00008000" name="HIGHPPM" values="RTC_MR__HIGHPPM"/>
          <bitfield caption="RTCOUT0 OutputSource Selection" mask="0x00070000" name="OUT0" values="RTC_MR__OUT0"/>
          <bitfield caption="RTCOUT1 Output Source Selection" mask="0x00700000" name="OUT1" values="RTC_MR__OUT1"/>
          <bitfield caption="High Duration of the Output Pulse" mask="0x07000000" name="THIGH" values="RTC_MR__THIGH"/>
          <bitfield caption="Period of the Output Pulse" mask="0x30000000" name="TPERIOD" values="RTC_MR__TPERIOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM" values="RTC_TIMR__AMPM" modes="DEFAULT"/>
          <bitfield caption="Current UTC Time" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC" modes="DEFAULT"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN" values="RTC_TIMALR__SECEN" modes="DEFAULT"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN" modes="DEFAULT"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN" values="RTC_TIMALR__MINEN" modes="DEFAULT"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR" modes="DEFAULT"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM" modes="DEFAULT"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN" values="RTC_TIMALR__HOUREN" modes="DEFAULT"/>
          <bitfield caption="UTC_TIME Alarm" mask="0xFFFFFFFF" name="UTC_TIME" modes="UTC_MODE"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <mode name="DEFAULT"/>
          <mode name="UTC_MODE"/>
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH" modes="DEFAULT"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN" values="RTC_CALALR__MTHEN" modes="DEFAULT"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE" modes="DEFAULT"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN" values="RTC_CALALR__DATEEN" modes="DEFAULT"/>
          <bitfield caption="UTC Alarm Enable" mask="0x00000001" name="UTCEN" values="RTC_CALALR_UTC_MODE__UTCEN" modes="UTC_MODE"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD" values="RTC_SR__ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM" values="RTC_SR__ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC" values="RTC_SR__SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV" values="RTC_SR__TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV" values="RTC_SR__CALEV"/>
          <bitfield caption="Time and/or Date Free Running Error" mask="0x00000020" name="TDERR" values="RTC_SR__TDERR"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
          <bitfield caption="Time and/or Date Free Running Error Clear" mask="0x00000020" name="TDERRCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
          <bitfield caption="Time and/or Date Error Interrupt Enable" mask="0x00000020" name="TDERREN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
          <bitfield caption="Time and/or Date Error Interrupt Disable" mask="0x00000020" name="TDERRDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
          <bitfield caption="Time and/or Date Error Mask" mask="0x00000020" name="TDERR"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
        <register caption="Tamper Control Register" name="RTC_TCR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Timestamping on TMPx input is enabled" mask="0x00000001" name="TAMPEN0" values="RTC_TCR__TAMPEN0"/>
          <bitfield caption="Timestamping on TMPx input is enabled" mask="0x00000002" name="TAMPEN1" values="RTC_TCR__TAMPEN1"/>
          <bitfield caption="Timestamping on TMPx input is enabled" mask="0x00000004" name="TAMPEN2" values="RTC_TCR__TAMPEN2"/>
          <bitfield caption="Timestamping on TMPx input is enabled" mask="0x00000008" name="TAMPEN3" values="RTC_TCR__TAMPEN3"/>
          <bitfield caption="Timestamping on TMPx input is enabled" mask="0x00000010" name="TAMPEN4" values="RTC_TCR__TAMPEN4"/>
          <bitfield caption="Tamper Clear" mask="0x00010000" name="TAMPCLR" values="RTC_TCR__TAMPCLR"/>
          <bitfield caption="Full GPBR Clear" mask="0x00020000" name="FGPBRCLR" values="RTC_TCR__FGPBRCLR"/>
        </register>
        <register caption="Tamper Input Status Register" name="RTC_TISR" offset="0x38" rw="R" size="4">
          <bitfield caption="TMPx Input Status Register" mask="0x00000001" name="TISR0"/>
          <bitfield caption="TMPx Input Status Register" mask="0x00000002" name="TISR1"/>
          <bitfield caption="TMPx Input Status Register" mask="0x00000004" name="TISR2"/>
          <bitfield caption="TMPx Input Status Register" mask="0x00000008" name="TISR3"/>
          <bitfield caption="TMPx Input Status Register" mask="0x00000010" name="TISR4"/>
        </register>
        <register-group name="RTC_SUB0" size="16" name-in-module="RTC_SUB0" offset="0x40" count="5"/>
      </register-group>
      <value-group caption="Update Request Time Register" name="RTC_CR__UPDTIM">
        <value caption="No effect or, if UPDTIM has been previously written to 1, stops the update procedure." name="STOP_UPDATE" value="0"/>
        <value caption="Stops the RTC time counting. Second, minute and hour counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR." name="START_UPDATE" value="1"/>
      </value-group>
      <value-group caption="Update Request Calendar Register" name="RTC_CR__UPDCAL">
        <value caption="No effect or, if UPDCAL has been previously written to 1, stops the update procedure." name="STOP_UPDATE" value="0"/>
        <value caption="Stops the RTC calendar counting." name="START_UPDATE" value="1"/>
      </value-group>
      <value-group caption="Time Event Selection" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="Calendar Event Selection" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
      <value-group caption="12-/24-hour Mode" name="RTC_MR__HRMOD">
        <value caption="24-hour mode is selected." name="_24HOURS" value="0"/>
        <value caption="12-hour mode is selected." name="AMPM" value="1"/>
      </value-group>
      <value-group caption="PERSIAN Calendar" name="RTC_MR__PERSIAN">
        <value caption="Gregorian calendar." name="DISABLED" value="0"/>
        <value caption="Persian calendar." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="UTC Time Format" name="RTC_MR__UTC">
        <value caption="Gregorian or Persian calendar." name="DISABLED" value="0"/>
        <value caption="UTC format." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="NEGative PPM Correction" name="RTC_MR__NEGPPM">
        <value caption="Positive correction (the divider will be slightly higher than 32768)." name="DISABLED" value="0"/>
        <value caption="Negative correction (the divider will be slightly lower than 32768)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="HIGH PPM Correction" name="RTC_MR__HIGHPPM">
        <value caption="Lower range ppm correction with accurate correction (below 30ppm correction)." name="DISABLED" value="0"/>
        <value caption="Higher range ppm correction with accurate correction (higher than 30ppm correction)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="RTCOUT0 OutputSource Selection" name="RTC_MR__OUT0">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="RTCOUT1 Output Source Selection" name="RTC_MR__OUT1">
        <value caption="No waveform, stuck at '0'" name="NO_WAVE" value="0x0"/>
        <value caption="1 Hz square wave" name="FREQ1HZ" value="0x1"/>
        <value caption="32 Hz square wave" name="FREQ32HZ" value="0x2"/>
        <value caption="64 Hz square wave" name="FREQ64HZ" value="0x3"/>
        <value caption="512 Hz square wave" name="FREQ512HZ" value="0x4"/>
        <value caption="Output toggles when alarm flag rises" name="ALARM_TOGGLE" value="0x5"/>
        <value caption="Output is a copy of the alarm flag" name="ALARM_FLAG" value="0x6"/>
        <value caption="Duty cycle programmable pulse" name="PROG_PULSE" value="0x7"/>
      </value-group>
      <value-group caption="High Duration of the Output Pulse" name="RTC_MR__THIGH">
        <value caption="31.2 ms" name="H_31MS" value="0x0"/>
        <value caption="15.6 ms" name="H_16MS" value="0x1"/>
        <value caption="3.91 ms" name="H_4MS" value="0x2"/>
        <value caption="976 us" name="H_976US" value="0x3"/>
        <value caption="488 us" name="H_488US" value="0x4"/>
        <value caption="122 us" name="H_122US" value="0x5"/>
        <value caption="30.5 us" name="H_30US" value="0x6"/>
        <value caption="15.2 us" name="H_15US" value="0x7"/>
      </value-group>
      <value-group caption="Period of the Output Pulse" name="RTC_MR__TPERIOD">
        <value caption="1 second" name="P_1S" value="0x0"/>
        <value caption="500 ms" name="P_500MS" value="0x1"/>
        <value caption="250 ms" name="P_250MS" value="0x2"/>
        <value caption="125 ms" name="P_125MS" value="0x3"/>
      </value-group>
      <value-group caption="Ante Meridiem Post Meridiem Indicator" name="RTC_TIMR__AMPM">
        <value caption="AM." name="AM" value="0"/>
        <value caption="PM." name="PM" value="1"/>
      </value-group>
      <value-group caption="Second Alarm Enable" name="RTC_TIMALR__SECEN">
        <value caption="The second-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The second-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Minute Alarm Enable" name="RTC_TIMALR__MINEN">
        <value caption="The minute-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The minute-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Hour Alarm Enable" name="RTC_TIMALR__HOUREN">
        <value caption="The hour-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The hour-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Month Alarm Enable" name="RTC_CALALR__MTHEN">
        <value caption="The month-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The month-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Date Alarm Enable" name="RTC_CALALR__DATEEN">
        <value caption="The date-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The date-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="UTC Alarm Enable" name="RTC_CALALR_UTC_MODE__UTCEN">
        <value caption="The UTC-matching alarm is disabled." name="DISABLED" value="0"/>
        <value caption="The UTC-matching alarm is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Acknowledge for Update" name="RTC_SR__ACKUPD">
        <value caption="Time and calendar registers cannot be updated." name="FREERUN" value="0"/>
        <value caption="Time and calendar registers can be updated." name="UPDATE" value="1"/>
      </value-group>
      <value-group caption="Alarm Flag" name="RTC_SR__ALARM">
        <value caption="No alarm matching condition occurred." name="NO_ALARMEVENT" value="0"/>
        <value caption="An alarm matching condition has occurred." name="ALARMEVENT" value="1"/>
      </value-group>
      <value-group caption="Second Event" name="RTC_SR__SEC">
        <value caption="No second event has occurred since the last clear." name="NO_SECEVENT" value="0"/>
        <value caption="At least one second event has occurred since the last clear." name="SECEVENT" value="1"/>
      </value-group>
      <value-group caption="Time Event" name="RTC_SR__TIMEV">
        <value caption="No time event has occurred since the last clear." name="NO_TIMEVENT" value="0"/>
        <value caption="At least one time event has occurred since the last clear." name="TIMEVENT" value="1"/>
      </value-group>
      <value-group caption="Calendar Event" name="RTC_SR__CALEV">
        <value caption="No calendar event has occurred since the last clear." name="NO_CALEVENT" value="0"/>
        <value caption="At least one calendar event has occurred since the last clear." name="CALEVENT" value="1"/>
      </value-group>
      <value-group caption="Time and/or Date Free Running Error" name="RTC_SR__TDERR">
        <value caption="The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR)." name="CORRECT" value="0"/>
        <value caption="The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid." name="ERR_TIMEDATE" value="1"/>
      </value-group>
      <value-group caption="Timestamping on TMPx input is enabled" name="RTC_TCR__TAMPEN0">
        <value caption="Tamper event on TMPx input is not timestamped." name="TIMESTAMP_OFF" value="0"/>
        <value caption="Tamper event on TMPx input is timestamped." name="TIMESTAMP_ON" value="1"/>
      </value-group>
      <value-group caption="Timestamping on TMPx input is enabled" name="RTC_TCR__TAMPEN1">
        <value caption="Tamper event on TMPx input is not timestamped." name="TIMESTAMP_OFF" value="0"/>
        <value caption="Tamper event on TMPx input is timestamped." name="TIMESTAMP_ON" value="1"/>
      </value-group>
      <value-group caption="Timestamping on TMPx input is enabled" name="RTC_TCR__TAMPEN2">
        <value caption="Tamper event on TMPx input is not timestamped." name="TIMESTAMP_OFF" value="0"/>
        <value caption="Tamper event on TMPx input is timestamped." name="TIMESTAMP_ON" value="1"/>
      </value-group>
      <value-group caption="Timestamping on TMPx input is enabled" name="RTC_TCR__TAMPEN3">
        <value caption="Tamper event on TMPx input is not timestamped." name="TIMESTAMP_OFF" value="0"/>
        <value caption="Tamper event on TMPx input is timestamped." name="TIMESTAMP_ON" value="1"/>
      </value-group>
      <value-group caption="Timestamping on TMPx input is enabled" name="RTC_TCR__TAMPEN4">
        <value caption="Tamper event on TMPx input is not timestamped." name="TIMESTAMP_OFF" value="0"/>
        <value caption="Tamper event on TMPx input is timestamped." name="TIMESTAMP_ON" value="1"/>
      </value-group>
      <value-group caption="Tamper Clear" name="RTC_TCR__TAMPCLR">
        <value caption="A Tamper event does not create an immediate clear on GPBR registers." name="NOT_ENABLE" value="0"/>
        <value caption="Tamper event on TMP0 or TMP4 generates an immediate clear on GPBR registers. The number of cleared GPBR registers depends on the value of FGPBRCLR." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Full GPBR Clear" name="RTC_TCR__FGPBRCLR">
        <value caption="If TAMPCLR is set to '1', a tamper event immediately clears GPBR0 to GPBR11." name="HALF" value="0"/>
        <value caption="If TAMPCLR is set to '1', a tamper event immediately clears all GPBRs." name="FULL" value="1"/>
      </value-group>
    </module>
    <module caption="Real-time Timer" name="RTT" id="6081" version="Q">
      <register-group name="RTT">
        <register caption="Mode Register" name="RTT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Real-time Timer Prescaler Value" mask="0x0000FFFF" name="RTPRES"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00010000" name="ALMIEN"/>
          <bitfield caption="Real-time Timer Increment Interrupt Enable" mask="0x00020000" name="RTTINCIEN"/>
          <bitfield caption="Real-time Timer Restart" mask="0x00040000" name="RTTRST"/>
          <bitfield caption="Real-time Timer Disable" mask="0x00100000" name="RTTDIS"/>
          <bitfield caption="RTTINC2 Alarm and Interrupt Enable" mask="0x00200000" name="INC2AEN"/>
          <bitfield caption="Real-Time Clock 1Hz Clock Selection" mask="0x01000000" name="RTC1HZ"/>
        </register>
        <register caption="Alarm Register" name="RTT_AR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Alarm Value" mask="0xFFFFFFFF" name="ALMV"/>
        </register>
        <register caption="Value Register" name="RTT_VR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Real-time Value" mask="0xFFFFFFFF" name="CRTV"/>
        </register>
        <register caption="Status Register" name="RTT_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Real-time Alarm Status (cleared on read)" mask="0x00000001" name="ALMS"/>
          <bitfield caption="Prescaler Roll-over Status (cleared on read)" mask="0x00000002" name="RTTINC"/>
          <bitfield caption="Predefined Number of Prescaler Roll-overs Status (cleared on read)" mask="0x00000004" name="RTTINC2"/>
        </register>
        <register caption="Modulo Selection Register" name="RTT_MODR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" mask="0x00000007" name="SELINC2" values="RTT_MODR__SELINC2"/>
        </register>
      </register-group>
      <value-group caption="Selection of the 32-bit Counter Modulo to generate RTTINC2 Flag" name="RTT_MODR__SELINC2">
        <value caption="The RTTINC2 flag never rises" name="NO_RTTINC2" value="0x0"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 64 equals 0" name="MOD64" value="0x1"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 128 equals 0" name="MOD128" value="0x2"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 256 equals 0" name="MOD256" value="0x3"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 512 equals 0" name="MOD512" value="0x4"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 1024 equals 0. Example: If RTPRES=32 then RTTINC2 flag rises once per second if the slow clock is 32.768 kHz." name="MOD1024" value="0x5"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 2048 equals 0" name="MOD2048" value="0x6"/>
        <value caption="The RTTINC2 flag is set when CRTV modulo 4096 equals 0" name="MOD4096" value="0x7"/>
      </value-group>
    </module>
    <module caption="Special Function Register" name="SFR" id="04478" version="D">
      <register-group name="SFR">
        <register caption="SRAM0 Software Config Register" name="SFR_SRAM0_SW_CFG" offset="0x10" rw="RW" size="4">
          <bitfield caption="128 KB Light Sleep Mode" mask="0x00000001" name="M128LS"/>
          <bitfield caption="128 KB Deep Sleep Mode" mask="0x00000002" name="M128DS"/>
          <bitfield caption="128 KB Shutdown Mode" mask="0x00000004" name="M128SD"/>
          <bitfield caption="256 KB Light Sleep Mode" mask="0x00000010" name="M256LS"/>
          <bitfield caption="256 KB Deep Sleep Mode" mask="0x00000020" name="M256DS"/>
          <bitfield caption="256 KB Shutdown Mode" mask="0x00000040" name="M256SD"/>
          <bitfield caption="384 KB Light Sleep Mode" mask="0x00000100" name="M384LS"/>
          <bitfield caption="384 KB Deep Sleep Mode" mask="0x00000200" name="M384DS"/>
          <bitfield caption="384 KB Shutdown Mode" mask="0x00000400" name="M384SD"/>
          <bitfield caption="512 KB Light Sleep Mode" mask="0x00001000" name="M512LS"/>
          <bitfield caption="512 KB Deep Sleep Mode" mask="0x00002000" name="M512DS"/>
          <bitfield caption="512 KB Shutdown Mode" mask="0x00004000" name="M512SD"/>
          <bitfield caption="Clock Gating Disable" mask="0x00010000" name="CLKG_DIS"/>
        </register>
        <register caption="SRAM0 Hardware Status Register" name="SFR_SRAM0_HW_CFG" offset="0x14" rw="R" size="4">
          <bitfield caption="128 KB Light Sleep Mode" mask="0x00000001" name="M128LS"/>
          <bitfield caption="128 KB Deep Sleep Mode" mask="0x00000002" name="M128DS"/>
          <bitfield caption="128 KB Shutdown Mode" mask="0x00000004" name="M128SD"/>
          <bitfield caption="256 KB Light Sleep Mode" mask="0x00000010" name="M256LS"/>
          <bitfield caption="256 KB Deep Sleep Mode" mask="0x00000020" name="M256DS"/>
          <bitfield caption="256 KB Shutdown Mode" mask="0x00000040" name="M256SD"/>
          <bitfield caption="384 KB Light Sleep Mode" mask="0x00000100" name="M384LS"/>
          <bitfield caption="384 KB Deep Sleep Mode" mask="0x00000200" name="M384DS"/>
          <bitfield caption="384 KB Shutdown Mode" mask="0x00000400" name="M384SD"/>
          <bitfield caption="512 KB Light Sleep Mode" mask="0x00001000" name="M512LS"/>
          <bitfield caption="512 KB Deep Sleep Mode" mask="0x00002000" name="M512DS"/>
          <bitfield caption="512 KB Shutdown Mode" mask="0x00004000" name="M512SD"/>
        </register>
        <register caption="SRAM0 Read Margin Register Channel" name="SFR_SRAM0_CH" offset="0x18" rw="RW" size="4" count="4">
          <bitfield caption="Read Margin" mask="0x0000000F" name="RM0"/>
          <bitfield caption="Read Margin Enable" mask="0x00000010" name="RME0"/>
          <bitfield caption="Read Margin" mask="0x00000F00" name="RM1"/>
          <bitfield caption="Read Margin Enable" mask="0x00001000" name="RME1"/>
          <bitfield caption="Read Margin" mask="0x000F0000" name="RM2"/>
          <bitfield caption="Read Margin Enable" mask="0x00100000" name="RME2"/>
          <bitfield caption="Read Margin" mask="0x0F000000" name="RM3"/>
          <bitfield caption="Read Margin Enable" mask="0x10000000" name="RME3"/>
        </register>
        <register caption="SRAM Configuration Register" name="SFR_SRAM" offset="0x28" rw="RW" size="4" count="2">
          <bitfield caption="Read Margin" mask="0x0000000F" name="RM0"/>
          <bitfield caption="Read Margin" mask="0x000000F0" name="RM1"/>
          <bitfield caption="Read Margin" mask="0x00000F00" name="RM2"/>
          <bitfield caption="Read Margin" mask="0x0000F000" name="RM3"/>
          <bitfield caption="Read Margin Enable" mask="0x00010000" name="RME0"/>
          <bitfield caption="Read Margin Enable" mask="0x00020000" name="RME1"/>
          <bitfield caption="Read Margin Enable" mask="0x00040000" name="RME2"/>
          <bitfield caption="Read Margin Enable" mask="0x00080000" name="RME3"/>
          <bitfield caption="Light Sleep Mode" mask="0x01000000" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x02000000" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0x04000000" name="SD"/>
        </register>
        <register caption="CPKCC Memory Configuration Register" name="SFR_CPKCC" offset="0x30" rw="RW" size="4">
          <bitfield caption="ROM Read Margin" mask="0x0000000F" name="ROM_RM"/>
          <bitfield caption="ROM Read Margin Enable" mask="0x00000010" name="ROM_RME"/>
          <bitfield caption="ROM Light Sleep Mode" mask="0x00000100" name="ROM_LS"/>
          <bitfield caption="Shutdown Mode" mask="0x00000200" name="ROM_SD"/>
          <bitfield caption="RAM Read Margin" mask="0x000F0000" name="RAM_RM"/>
          <bitfield caption="RAM Read Margin Enable" mask="0x00100000" name="RAM_RME"/>
          <bitfield caption="RAM Light Sleep Mode" mask="0x01000000" name="RAM_LS"/>
          <bitfield caption="RAM Deep Sleep Mode" mask="0x02000000" name="RAM_DS"/>
          <bitfield caption="Shutdown Mode" mask="0x04000000" name="RAM_SD"/>
        </register>
        <register caption="HROMC Memory Configuration Register" name="SFR_HROMC" offset="0x40" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000000F" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x00000010" name="RME"/>
          <bitfield caption="HROMC Light Sleep Mode" mask="0x00000100" name="LS"/>
          <bitfield caption="Shutdown Mode" mask="0x00000200" name="SD"/>
        </register>
        <register caption="HCACHEI Valid Memory Configuration Register" name="SFR_HCACHEI_VALID" offset="0x50" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000000F" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x00000010" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00000100" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x00000200" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0x00000400" name="SD"/>
        </register>
        <register caption="HCACHEI Data Memory Configuration Register" name="SFR_HCACHEI_DATA" offset="0x54" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000FFFF" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x000F0000" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00F00000" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x0F000000" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0xF0000000" name="SD"/>
        </register>
        <register caption="HCACHEI Tag Memory Configuration Register" name="SFR_HCACHEI_TAG" offset="0x58" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000FFFF" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x000F0000" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00F00000" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x0F000000" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0xF0000000" name="SD"/>
        </register>
        <register caption="HCACHED Valid Memory Configuration Register" name="SFR_HCACHED_VALID" offset="0x60" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000000F" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x00000010" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00000100" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x00000200" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0x00000400" name="SD"/>
        </register>
        <register caption="HCACHED Data Memory Configuration Register" name="SFR_HCACHED_DATA" offset="0x64" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000FFFF" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x000F0000" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00F00000" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x0F000000" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0xF0000000" name="SD"/>
        </register>
        <register caption="HCACHEDTag Memory Configuration Register" name="SFR_HCACHED_TAG" offset="0x68" rw="RW" size="4">
          <bitfield caption="Read Margin" mask="0x0000FFFF" name="RM"/>
          <bitfield caption="Read Margin Enable" mask="0x000F0000" name="RME"/>
          <bitfield caption="Light Sleep Mode" mask="0x00F00000" name="LS"/>
          <bitfield caption="Deep Sleep Mode" mask="0x0F000000" name="DS"/>
          <bitfield caption="Shutdown Mode" mask="0xF0000000" name="SD"/>
        </register>
        <register caption="Flash Memory Configuration Register" name="SFR_FLASH" offset="0x70" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="PATCH_BYPASS"/>
        </register>
        <register caption="Optical Link Register" name="SFR_OPT_LINK" offset="0x80" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000001" name="CLK_SELECT"/>
        </register>
        <register caption="JTAG Register" name="SFR_JTAG" offset="0x90" rw="RW" size="4">
          <bitfield caption="JTAG Lock" mask="0x00000001" name="JTAG_LOCK"/>
        </register>
        <register caption="Core Debug Configuration Register" name="SFR_CORE_DEBUG_CFG" offset="0xA0" rw="RW" size="4">
          <bitfield caption="SWV Selection" mask="0x00000001" name="SWV"/>
          <bitfield caption="From Core 1 to Core 0 Cross Triggering" mask="0x00000002" name="XTRG1"/>
          <bitfield caption="From Core 0 to Core 1 Cross Triggering" mask="0x00000004" name="XTRG0"/>
        </register>
        <register caption="AHB2AHB Configuration Register" name="SFR_EMAHB2AHB" offset="0xA4" rw="RW" size="4">
          <bitfield caption="AHB MASTER0_1 Converter Prefetch" mask="0x00000001" name="PFETCH8_0_1" values="SFR_EMAHB2AHB__PFETCH8_0_1"/>
          <bitfield caption="AHB MASTER1_0 Converter Prefetch" mask="0x00000002" name="PFETCH8_1_0" values="SFR_EMAHB2AHB__PFETCH8_1_0"/>
        </register>
        <register caption="Secure Register" name="SFR_SECURE" offset="0xA8" rw="RW" size="4">
          <bitfield caption="ROM Access Enable" mask="0x00000001" name="ROM_ENA"/>
        </register>
        <register caption="Secure Bit Register" name="SFR_SECURE_BIT" offset="0xAC" rw="R" size="4">
          <bitfield caption="Secure Mode" mask="0x00000001" name="MODE_DIS"/>
        </register>
        <register caption="Erase Flash/SRAM Register" name="SFR_ERASE_FLASH_SRAM" offset="0xB0" rw="RW" size="4">
          <bitfield caption="PB2/Peripherals or Hardware Erase Signal Assignment" mask="0x00000001" name="HW_ERASE" values="SFR_ERASE_FLASH_SRAM__HW_ERASE"/>
          <bitfield caption="Erase SRAM0 Content" mask="0x00000002" name="SRAM0" values="SFR_ERASE_FLASH_SRAM__SRAM0"/>
        </register>
        <register caption="PWM Debug Register" name="SFR_PWM_DEBUG" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Debug Information Propagation Mode" mask="0x00000001" name="CORE0" values="SFR_PWM_DEBUG__CORE0"/>
          <bitfield caption="Debug Information Propagation Mode" mask="0x00000002" name="CORE1" values="SFR_PWM_DEBUG__CORE1"/>
        </register>
        <register caption="FFPI Register" name="SFR_FFPI" offset="0xB8" rw="R" size="4">
          <bitfield caption="FFPI Status" mask="0x00000001" name="MODE"/>
        </register>
        <register caption="Improved Wait Mode Register" name="SFR_WAIT_MODE" offset="0xBC" rw="RW" size="4">
          <bitfield caption="Improved Wait Mode Control" mask="0x00000001" name="CONTROL"/>
        </register>
        <register caption="ROM Code Register" name="SFR_ROM_CODE" offset="0xC0" rw="R" size="4">
          <bitfield caption="PLLA Status" mask="0x00000003" name="PLLA_STATUS"/>
          <bitfield caption="" mask="0x00000004" name="FORCE_BYPASS"/>
          <bitfield caption="" mask="0x00000008" name="FORCE_BYPASS_VALUE"/>
        </register>
        <register caption="Write Protection Mode Register" name="SFR_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SFR_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SFR_WPSR" offset="0xE8" rw="RW" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Source" mask="0x00FFFF00" name="WPSRC"/>
        </register>
        <register caption="Spare Register" name="SFR_SPARE" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Spare" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
        <register caption="Version Register" name="SFR_VERSION" offset="0xFC" rw="R" size="4">
          <bitfield caption="Version of the Hardware Module" mask="0x00000FFF" name="VERSION"/>
          <bitfield caption="Metal Fix Number" mask="0x00070000" name="MFN"/>
        </register>
      </register-group>
      <value-group caption="AHB MASTER0_1 Converter Prefetch" name="SFR_EMAHB2AHB__PFETCH8_0_1">
        <value caption="INCR undefined burst converted to burst of 4 data." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 data." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="AHB MASTER1_0 Converter Prefetch" name="SFR_EMAHB2AHB__PFETCH8_1_0">
        <value caption="INCR undefined burst converted to burst of 4 data." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 data." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="PB2/Peripherals or Hardware Erase Signal Assignment" name="SFR_ERASE_FLASH_SRAM__HW_ERASE">
        <value caption="Hardware erase signal disabled. PB2 pin can be used in GPIO or Peripheral IO mode." name="DISABLE" value="0"/>
        <value caption="Hardware erase signal enabled. PB2 pin is assigned to Flash erase function." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Erase SRAM0 Content" name="SFR_ERASE_FLASH_SRAM__SRAM0">
        <value caption="If HW_ERASE = 1, and HW erase signal assertion occurs, SRAM0 content is not deleted." name="NOT_DELETED" value="0"/>
        <value caption="If HW_ERASE = 1, and HW erase signal assertion occurs, SRAM0 content is deleted." name="DELETED" value="1"/>
      </value-group>
      <value-group caption="Debug Information Propagation Mode" name="SFR_PWM_DEBUG__CORE0">
        <value caption="Core x does not send the debug signal to the PWM." name="NOT_SENT" value="0"/>
        <value caption="Core x sends the debug signal to PWM. Refer to &quot;Debug Mode&quot; in the section &quot;Pulse Width Modulation Controller (PWM)&quot; for details on configuring an action when the debug signal is active." name="SENT" value="1"/>
      </value-group>
      <value-group caption="Debug Information Propagation Mode" name="SFR_PWM_DEBUG__CORE1">
        <value caption="Core x does not send the debug signal to the PWM." name="NOT_SENT" value="0"/>
        <value caption="Core x sends the debug signal to PWM. Refer to &quot;Debug Mode&quot; in the section &quot;Pulse Width Modulation Controller (PWM)&quot; for details on configuring an action when the debug signal is active." name="SENT" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SFR_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534652"/>
      </value-group>
    </module>
    <module caption="Special Function Register Backup" name="SFRBU" id="04479" version="A">
      <register-group name="SFRBU">
        <register caption="XTAL Oscillator Trimming Register" name="SFRBU_XTAL_TRIM" offset="0x10" rw="RW" size="4">
          <bitfield caption="32 kHz Crystal Oscillator Trimming Value" mask="0x00000003" name="XTAL_TRIM"/>
        </register>
        <register caption="Trimming Bits Register" name="SFRBU_TRIM" offset="0x14" rw="R" size="4">
          <bitfield caption="RC Oscillator Trimming Value" mask="0x0000003F" name="RC32"/>
          <bitfield caption="Conversion IP Bandgap Trimming Value" mask="0x00000F00" name="CONVBG"/>
          <bitfield caption="Power Management IP LDO Trimming Value" mask="0x000F0000" name="LDO"/>
          <bitfield caption="LDO Internal Bandgap Trimming for LCD Driver" mask="0x0F000000" name="LCD"/>
        </register>
        <register caption="Boot Register" name="SFRBU_BOOT" offset="0x20" rw="RW" size="4">
          <bitfield caption="Source for Booting Sequence" mask="0x00000001" name="SOURCE"/>
        </register>
        <register caption="IO Retention Register" name="SFRBU_IO_RETENTION" offset="0x30" rw="RW" size="4">
          <bitfield caption="Keep Function on PA0 to PA7" mask="0x00000001" name="PA_7_0"/>
          <bitfield caption="Keep Function on PA8 to PA15" mask="0x00000002" name="PA_15_8"/>
          <bitfield caption="Keep Function on PA16 to PA23" mask="0x00000004" name="PA_23_16"/>
          <bitfield caption="Keep Function on PA24 to PA31" mask="0x00000008" name="PA_31_24"/>
          <bitfield caption="Keep Function on PB0 to PB7" mask="0x00000010" name="PB_7_0"/>
          <bitfield caption="Keep Function on PB8 to PB15" mask="0x00000020" name="PB_15_8"/>
          <bitfield caption="Keep Function on PB216 to PB23" mask="0x00000040" name="PB_23_16"/>
          <bitfield caption="Keep Function on PB24 to PB26" mask="0x00000080" name="PB_26_24"/>
          <bitfield caption="Keep Function on PC0 to PC7" mask="0x00000100" name="PC_7_0"/>
          <bitfield caption="Keep Function on PC8 to PC15" mask="0x00000200" name="PC_15_8"/>
          <bitfield caption="Keep Function on PC16 to PC22" mask="0x00000400" name="PC_22_16"/>
          <bitfield caption="Keep Function on PD0 to PD7" mask="0x00001000" name="PD_7_0"/>
          <bitfield caption="Keep Function on PD8 to PD15" mask="0x00002000" name="PD_15_8"/>
          <bitfield caption="Keep Function on PD16 to PD23" mask="0x00004000" name="PD_23_16"/>
          <bitfield caption="Keep Function on PD24 to PD30" mask="0x00008000" name="PD_30_24"/>
          <bitfield caption="Keep Function on NRST" mask="0x00010000" name="NRST"/>
        </register>
        <register caption="BOD Core Register" name="SFRBU_BODCORE" offset="0x40" rw="RW" size="4">
          <bitfield caption="Core Brownout Detector" mask="0x00000001" name="STATUS"/>
        </register>
        <register caption="Power Switch Control Register" name="SFRBU_PWS_CNTRL" offset="0x50" rw="RW" size="4">
          <bitfield caption="Unmask Power Switch Control Signals" mask="0x00000001" name="UNMASK"/>
        </register>
        <register caption="Write Protection Mode Register" name="SFRBU_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SFRBU_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SFRBU_WPSR" offset="0xE8" rw="RW" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Source" mask="0x00FFFF00" name="WPSRC"/>
        </register>
        <register caption="Spare Register" name="SFRBU_SPARE" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Spare" mask="0xFFFFFFFF" name="VALUE"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="SFRBU_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534652"/>
      </value-group>
    </module>
    <module caption="Segment LCD Controller" name="SLCDC" id="6259" version="K">
      <register-group name="SLCDC">
        <register caption="Control Register" name="SLCDC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Enable the LCDC" mask="0x00000001" name="LCDEN"/>
          <bitfield caption="Disable LCDC" mask="0x00000002" name="LCDDIS"/>
          <bitfield caption="Software Reset" mask="0x00000008" name="SWRST"/>
          <bitfield caption="Freeze Display Panel Features Configuration" mask="0x00000040" name="FRZDF"/>
          <bitfield caption="Freeze Remap Configuration" mask="0x00000080" name="FRZMAP"/>
          <bitfield caption="Freeze Key (write-only)" mask="0x0000FF00" name="FRZKEY" values="SLCDC_CR__FRZKEY"/>
        </register>
        <register caption="Mode Register" name="SLCDC_MR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Selection of the Number of Commons" mask="0x00000007" name="COMSEL" values="SLCDC_MR__COMSEL"/>
          <bitfield caption="Selection of the Number of Segments" mask="0x00003F00" name="SEGSEL"/>
          <bitfield caption="Buffer On-Time" mask="0x000F0000" name="BUFTIME" values="SLCDC_MR__BUFTIME"/>
          <bitfield caption="LCD Display Configuration" mask="0x00300000" name="BIAS" values="SLCDC_MR__BIAS"/>
          <bitfield caption="Low-Power Mode" mask="0x01000000" name="LPMODE"/>
        </register>
        <register caption="Frame Rate Register" name="SLCDC_FRR" offset="0x8" rw="RW" size="4">
          <bitfield caption="Clock Prescaler" mask="0x00000007" name="PRESC" values="SLCDC_FRR__PRESC"/>
          <bitfield caption="Clock Division" mask="0x00000700" name="DIV" values="SLCDC_FRR__DIV"/>
        </register>
        <register caption="Display Register" name="SLCDC_DR" offset="0xC" rw="RW" size="4">
          <bitfield caption="Display Mode Register" mask="0x00000007" name="DISPMODE" values="SLCDC_DR__DISPMODE"/>
          <bitfield caption="LCD Blinking Frequency Selection" mask="0x0000FF00" name="LCDBLKFREQ"/>
        </register>
        <register caption="Status Register" name="SLCDC_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Enable Status (Automatically Set/Reset)" mask="0x00000001" name="ENA"/>
          <bitfield caption="Display Panel Features Configuration Freeze Status" mask="0x00000040" name="DFFRZS"/>
          <bitfield caption="Remapping Configuration Freeze Status" mask="0x00000080" name="MAPFRZS"/>
        </register>
        <register caption="Interrupt Enable Register" name="SLCDC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="End of Frame Interrupt Enable" mask="0x00000001" name="ENDFRAME"/>
          <bitfield caption="Disable Completion Interrupt Enable" mask="0x00000004" name="DIS"/>
        </register>
        <register caption="Interrupt Disable Register" name="SLCDC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="End of Frame Interrupt Disable" mask="0x00000001" name="ENDFRAME"/>
          <bitfield caption="Disable Completion Interrupt Disable" mask="0x00000004" name="DIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="SLCDC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="End of Frame Interrupt Mask" mask="0x00000001" name="ENDFRAME"/>
          <bitfield caption="Disable Completion Interrupt Mask" mask="0x00000004" name="DIS"/>
        </register>
        <register caption="Interrupt Status Register" name="SLCDC_ISR" offset="0x2C" rw="R" size="4">
          <bitfield caption="End of Frame Interrupt Status" mask="0x00000001" name="ENDFRAME"/>
          <bitfield caption="Disable Completion Interrupt Status" mask="0x00000004" name="DIS"/>
        </register>
        <register caption="Segment Map Register 0" name="SLCDC_SMR0" offset="0x30" rw="RW" size="4">
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000001" name="LCD0"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000002" name="LCD1"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000004" name="LCD2"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000008" name="LCD3"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000010" name="LCD4"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000020" name="LCD5"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000040" name="LCD6"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000080" name="LCD7"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000100" name="LCD8"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000200" name="LCD9"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000400" name="LCD10"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00000800" name="LCD11"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00001000" name="LCD12"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00002000" name="LCD13"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00004000" name="LCD14"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00008000" name="LCD15"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00010000" name="LCD16"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00020000" name="LCD17"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00040000" name="LCD18"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00080000" name="LCD19"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00100000" name="LCD20"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00200000" name="LCD21"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00400000" name="LCD22"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x00800000" name="LCD23"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x01000000" name="LCD24"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x02000000" name="LCD25"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x04000000" name="LCD26"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x08000000" name="LCD27"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x10000000" name="LCD28"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x20000000" name="LCD29"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x40000000" name="LCD30"/>
          <bitfield caption="LCD Segment Mapped on SEGx I/O Pin" mask="0x80000000" name="LCD31"/>
        </register>
        <register caption="Write Protection Mode Register" name="SLCDC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SLCDC_WPMR__WPKEY"/>
        </register>
        <register caption="LSB Memory Register (com = 0)" name="SLCDC_LMEMR0" offset="0x200" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 1)" name="SLCDC_LMEMR1" offset="0x208" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 2)" name="SLCDC_LMEMR2" offset="0x210" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 3)" name="SLCDC_LMEMR3" offset="0x218" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 4)" name="SLCDC_LMEMR4" offset="0x220" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 5)" name="SLCDC_LMEMR5" offset="0x228" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 6)" name="SLCDC_LMEMR6" offset="0x230" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
        <register caption="LSB Memory Register (com = 7)" name="SLCDC_LMEMR7" offset="0x238" rw="RW" size="4">
          <bitfield caption="LSB Pixels Pattern Associated to COMx Terminal" mask="0xFFFFFFFF" name="LPIXEL"/>
        </register>
      </register-group>
      <value-group caption="Freeze Key (write-only)" name="SLCDC_CR__FRZKEY">
        <value caption="Writing any other value in this field aborts the write operation of the FRZDF bit or FRZMAP bit. Always reads as 0." name="PASSWD" value="0x4E"/>
      </value-group>
      <value-group caption="Selection of the Number of Commons" name="SLCDC_MR__COMSEL">
        <value caption="COM0 is driven by SLCDC, COM1:7 are driven by digital function" name="COM_0" value="0x0"/>
        <value caption="COM0:1 are driven by SLCDC, COM2:7 are driven by digital function" name="COM_0TO1" value="0x1"/>
        <value caption="COM0:2 are driven by SLCDC, COM3:7 are driven by digital function" name="COM_0TO2" value="0x2"/>
        <value caption="COM0:3 are driven by SLCDC, COM4:7 are driven by digital function" name="COM_0TO3" value="0x3"/>
        <value caption="COM0:4 are driven by SLCDC, COM5:7 are driven by digital function" name="COM_0TO4" value="0x4"/>
        <value caption="COM0:5 are driven by SLCDC, COM6:7 are driven by digital function" name="COM_0TO5" value="0x5"/>
        <value caption="COM0:6 are driven by SLCDC, COM7 driven by digital function" name="COM_0TO6" value="0x6"/>
        <value caption="COM0:7 are driven by SLCDC, no COM pin driven by digital function" name="COM_0TO7" value="0x7"/>
      </value-group>
      <value-group caption="Buffer On-Time" name="SLCDC_MR__BUFTIME">
        <value caption="Nominal drive time is 0% of SLCK period" name="OFF" value="0x0"/>
        <value caption="Nominal drive time is 2 periods of SLCK clock" name="X2_SLCK_PERIOD" value="0x1"/>
        <value caption="Nominal drive time is 4 periods of SLCK clock" name="X4_SLCK_PERIOD" value="0x2"/>
        <value caption="Nominal drive time is 8 periods of SLCK clock" name="X8_SLCK_PERIOD" value="0x3"/>
        <value caption="Nominal drive time is 16 periods of SLCK clock" name="X16_SLCK_PERIOD" value="0x4"/>
        <value caption="Nominal drive time is 32 periods of SLCK clock" name="X32_SLCK_PERIOD" value="0x5"/>
        <value caption="Nominal drive time is 64 periods of SLCK clock" name="X64_SLCK_PERIOD" value="0x6"/>
        <value caption="Nominal drive time is 128 periods of SLCK clock" name="X128_SLCK_PERIOD" value="0x7"/>
        <value caption="Nominal drive time is 50% of SLCK period" name="PERCENT_50" value="0x8"/>
        <value caption="Nominal drive time is 100% of SLCK period" name="PERCENT_100" value="0x9"/>
      </value-group>
      <value-group caption="LCD Display Configuration" name="SLCDC_MR__BIAS">
        <value caption="Static" name="STATIC" value="0x0"/>
        <value caption="Bias 1/2" name="BIAS_1_2" value="0x1"/>
        <value caption="Bias 1/3" name="BIAS_1_3" value="0x2"/>
        <value caption="Bias 1/4" name="BIAS_1_4" value="0x3"/>
      </value-group>
      <value-group caption="Clock Prescaler" name="SLCDC_FRR__PRESC">
        <value caption="Slow clock is divided by 8" name="SLCK_DIV8" value="0x0"/>
        <value caption="Slow clock is divided by 16" name="SLCK_DIV16" value="0x1"/>
        <value caption="Slow clock is divided by 32" name="SLCK_DIV32" value="0x2"/>
        <value caption="Slow clock is divided by 64" name="SLCK_DIV64" value="0x3"/>
        <value caption="Slow clock is divided by 128" name="SLCK_DIV128" value="0x4"/>
        <value caption="Slow clock is divided by 256" name="SLCK_DIV256" value="0x5"/>
        <value caption="Slow clock is divided by 512" name="SLCK_DIV512" value="0x6"/>
        <value caption="Slow clock is divided by 1024" name="SLCK_DIV1024" value="0x7"/>
      </value-group>
      <value-group caption="Clock Division" name="SLCDC_FRR__DIV">
        <value caption="Clock output from prescaler is divided by 1" name="PRESC_CLK_DIV1" value="0x0"/>
        <value caption="Clock output from prescaler is divided by 2" name="PRESC_CLK_DIV2" value="0x1"/>
        <value caption="Clock output from prescaler is divided by 3" name="PRESC_CLK_DIV3" value="0x2"/>
        <value caption="Clock output from prescaler is divided by 4" name="PRESC_CLK_DIV4" value="0x3"/>
        <value caption="Clock output from prescaler is divided by 5" name="PRESC_CLK_DIV5" value="0x4"/>
        <value caption="Clock output from prescaler is divided by 6" name="PRESC_CLK_DIV6" value="0x5"/>
        <value caption="Clock output from prescaler is divided by 7" name="PRESC_CLK_DIV7" value="0x6"/>
        <value caption="Clock output from prescaler is divided by 8" name="PRESC_CLK_DIV8" value="0x7"/>
      </value-group>
      <value-group caption="Display Mode Register" name="SLCDC_DR__DISPMODE">
        <value caption="Normal Mode-Latched data are displayed." name="NORMAL" value="0x0"/>
        <value caption="Force Off Mode-All pixels are invisible. (The SLCDC memory is unchanged.)" name="FORCE_OFF" value="0x1"/>
        <value caption="Force On Mode-All pixels are visible. (The SLCDC memory is unchanged.)" name="FORCE_ON" value="0x2"/>
        <value caption="Blinking Mode-All pixels are alternately turned off to the predefined state in SLCDC memory at LCDBLKFREQ frequency. (The SLCDC memory is unchanged.)" name="BLINKING" value="0x3"/>
        <value caption="Inverted Mode-All pixels are set in the inverted state as defined in SLCDC memory. (The SLCDC memory is unchanged.)" name="INVERTED" value="0x4"/>
        <value caption="Inverted Blinking Mode-All pixels are alternately turned off to the predefined opposite state in SLCDC memory at LCDBLKFREQ frequency. (The SLCDC memory is unchanged.)" name="INVERTED_BLINK" value="0x5"/>
        <value caption="User Buffer Only Load Mode-Blocks the automatic transfer from User Buffer to Display Buffer." name="USER_BUFFER_LOAD" value="0x6"/>
        <value caption="Buffer Swap Mode-All pixels are alternatively assigned to the state defined in the User Buffer, then to the state defined in the Display Buffer at LCDBLKFREQ frequency." name="BUFFERS_SWAP" value="0x7"/>
      </value-group>
      <value-group caption="Write Protection Key" name="SLCDC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x534C43"/>
      </value-group>
    </module>
    <module caption="Supply Controller" name="SUPC" id="04670" version="E">
      <register-group name="SUPC">
        <register caption="Control Register" name="SUPC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shutdown" mask="0x00000001" name="SHDW"/>
          <bitfield caption="Shutdown End Of Frame" mask="0x00000002" name="SHDWEOF"/>
          <bitfield caption="Voltage Regulator Off" mask="0x00000004" name="VROFF" values="SUPC_CR__VROFF"/>
          <bitfield caption="Timing Domain Slow Clock Selector" mask="0x00000008" name="TDXTALSEL" values="SUPC_CR__TDXTALSEL"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY" values="SUPC_CR__KEY"/>
        </register>
        <register caption="Supply Monitor Mode Register" name="SUPC_SMMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="VDD3V3 Supply Monitor Threshold" mask="0x0000000F" name="VDD3V3SMTH"/>
          <bitfield caption="VDD3V3 Supply Monitor Sampling Period" mask="0x00000700" name="VDD3V3SMSMPL" values="SUPC_SMMR__VDD3V3SMSMPL"/>
          <bitfield caption="VDD3V3 Supply Monitor Reset Enable" mask="0x00001000" name="VDD3V3SMRSTEN"/>
          <bitfield caption="VDD3V3 Supply Monitor Power Supply Mode" mask="0x00002000" name="VDD3V3SMPWRM" values="SUPC_SMMR__VDD3V3SMPWRM"/>
        </register>
        <register caption="Mode Register" name="SUPC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="LCD Voltage Regulator Output" mask="0x0000000F" name="LCDOUT"/>
          <bitfield caption="LCD Controller Mode of Operation" mask="0x00000030" name="LCDMODE" values="SUPC_MR__LCDMODE"/>
          <bitfield caption="VDDCORE Supply Monitor Output Mode" mask="0x00000040" name="CORSMM" values="SUPC_MR__CORSMM"/>
          <bitfield caption="Internal VDDCORE Voltage Regulator Disable" mask="0x00000080" name="VREGDIS" values="SUPC_MR__VREGDIS"/>
          <bitfield caption="VDDCORE Supply Monitor Reset Enable" mask="0x00001000" name="CORSMRSTEN"/>
          <bitfield caption="VDDCORE Supply Monitor Disable" mask="0x00002000" name="CORSMDIS"/>
          <bitfield caption="Backup Domain IO Isolation Control" mask="0x00004000" name="IO_BACKUP_ISO"/>
          <bitfield caption="Slow Crystal Oscillator Bypass" mask="0x00100000" name="OSCBYPASS" values="SUPC_MR__OSCBYPASS"/>
          <bitfield caption="Password Key" mask="0xFF000000" name="KEY" values="SUPC_MR__KEY"/>
        </register>
        <register caption="Wakeup Mode Register" name="SUPC_WUMR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Tamper Enable for WKUPx Pin" mask="0x00000001" name="LPDBCEN0"/>
          <bitfield caption="Tamper Enable for WKUPx Pin" mask="0x00000002" name="LPDBCEN1"/>
          <bitfield caption="Tamper Enable for WKUPx Pin" mask="0x00000004" name="LPDBCEN2"/>
          <bitfield caption="Tamper Enable for WKUPx Pin" mask="0x00000008" name="LPDBCEN3"/>
          <bitfield caption="Tamper Enable for WKUPx Pin" mask="0x00000010" name="LPDBCEN4"/>
          <bitfield caption="Force Wake-up Inputs Debouncer Period" mask="0x00000700" name="FWUPDBC" values="SUPC_WUMR__FWUPDBC"/>
          <bitfield caption="Wake-up Inputs Debouncer Period" mask="0x00007000" name="WKUPDBC" values="SUPC_WUMR__WKUPDBC"/>
          <bitfield caption="Low-power Debouncer Period of WKUPx" mask="0x00070000" name="LPDBC0" values="SUPC_WUMR__LPDBC0"/>
          <bitfield caption="Low-power Debouncer Period of WKUPx" mask="0x00380000" name="LPDBC1" values="SUPC_WUMR__LPDBC1"/>
          <bitfield caption="Low-power Debouncer Period of WKUPx" mask="0x01C00000" name="LPDBC2" values="SUPC_WUMR__LPDBC2"/>
          <bitfield caption="Low-power Debouncer Period of WKUPx" mask="0x0E000000" name="LPDBC3" values="SUPC_WUMR__LPDBC3"/>
          <bitfield caption="Low-power Debouncer Period of WKUPx" mask="0x70000000" name="LPDBC4" values="SUPC_WUMR__LPDBC4"/>
        </register>
        <register caption="Wakeup Inputs Register" name="SUPC_WUIR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Wake-up Input Enable 0" mask="0x00000001" name="WKUPEN0"/>
          <bitfield caption="Wake-up Input Enable 1" mask="0x00000002" name="WKUPEN1"/>
          <bitfield caption="Wake-up Input Enable 2" mask="0x00000004" name="WKUPEN2"/>
          <bitfield caption="Wake-up Input Enable 3" mask="0x00000008" name="WKUPEN3"/>
          <bitfield caption="Wake-up Input Enable 4" mask="0x00000010" name="WKUPEN4"/>
          <bitfield caption="Wake-up Input Enable 5" mask="0x00000020" name="WKUPEN5"/>
          <bitfield caption="Wake-up Input Enable 6" mask="0x00000040" name="WKUPEN6"/>
          <bitfield caption="Wake-up Input Enable 7" mask="0x00000080" name="WKUPEN7"/>
          <bitfield caption="Wake-up Input Enable 8" mask="0x00000100" name="WKUPEN8"/>
          <bitfield caption="Wake-up Input Enable 9" mask="0x00000200" name="WKUPEN9"/>
          <bitfield caption="Wake-up Input Enable 10" mask="0x00000400" name="WKUPEN10"/>
          <bitfield caption="Wake-up Input Enable 11" mask="0x00000800" name="WKUPEN11"/>
          <bitfield caption="Wake-up Input Enable 12" mask="0x00001000" name="WKUPEN12"/>
          <bitfield caption="Wake-up Input Enable 13" mask="0x00002000" name="WKUPEN13"/>
          <bitfield caption="Wake-up Input Enable 14" mask="0x00004000" name="WKUPEN14"/>
          <bitfield caption="Wake-up Input Type 0" mask="0x00010000" name="WKUPT0" values="SUPC_WUIR__WKUPT0"/>
          <bitfield caption="Wake-up Input Type 1" mask="0x00020000" name="WKUPT1" values="SUPC_WUIR__WKUPT1"/>
          <bitfield caption="Wake-up Input Type 2" mask="0x00040000" name="WKUPT2" values="SUPC_WUIR__WKUPT2"/>
          <bitfield caption="Wake-up Input Type 3" mask="0x00080000" name="WKUPT3" values="SUPC_WUIR__WKUPT3"/>
          <bitfield caption="Wake-up Input Type 4" mask="0x00100000" name="WKUPT4" values="SUPC_WUIR__WKUPT4"/>
          <bitfield caption="Wake-up Input Type 5" mask="0x00200000" name="WKUPT5" values="SUPC_WUIR__WKUPT5"/>
          <bitfield caption="Wake-up Input Type 6" mask="0x00400000" name="WKUPT6" values="SUPC_WUIR__WKUPT6"/>
          <bitfield caption="Wake-up Input Type 7" mask="0x00800000" name="WKUPT7" values="SUPC_WUIR__WKUPT7"/>
          <bitfield caption="Wake-up Input Type 8" mask="0x01000000" name="WKUPT8" values="SUPC_WUIR__WKUPT8"/>
          <bitfield caption="Wake-up Input Type 9" mask="0x02000000" name="WKUPT9" values="SUPC_WUIR__WKUPT9"/>
          <bitfield caption="Wake-up Input Type 10" mask="0x04000000" name="WKUPT10" values="SUPC_WUIR__WKUPT10"/>
          <bitfield caption="Wake-up Input Type 11" mask="0x08000000" name="WKUPT11" values="SUPC_WUIR__WKUPT11"/>
          <bitfield caption="Wake-up Input Type 12" mask="0x10000000" name="WKUPT12" values="SUPC_WUIR__WKUPT12"/>
          <bitfield caption="Wake-up Input Type 13" mask="0x20000000" name="WKUPT13" values="SUPC_WUIR__WKUPT13"/>
          <bitfield caption="Wake-up Input Type 14" mask="0x40000000" name="WKUPT14" values="SUPC_WUIR__WKUPT14"/>
        </register>
        <register caption="Status Register" name="SUPC_SR" offset="0x14" rw="R" size="4">
          <bitfield caption="Timing Domain 32 kHz Oscillator Selection Status" mask="0x00000001" name="TDOSCSEL" values="SUPC_SR__TDOSCSEL"/>
          <bitfield caption="VDD3V3 Supply Monitor Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x00000004" name="VDD3V3SMWS"/>
          <bitfield caption="VDDCORE Supply Monitor Reset Status (cleared by reading SUPC_WUSR)" mask="0x00000008" name="CORSMRSTS"/>
          <bitfield caption="VDD3V3 Supply Monitor Reset Status (cleared by reading SUPC_WUSR)" mask="0x00000010" name="VDD3V3SMRSTS"/>
          <bitfield caption="VDD3V3 Supply Monitor Interrupt Status (cleared by reading SUPC_ISR)" mask="0x00000020" name="VDD3V3SMIS"/>
          <bitfield caption="VDD3V3 Supply Monitor Output Status" mask="0x00000040" name="VDD3V3SMS"/>
          <bitfield caption="LCD Power Domain Status" mask="0x00000100" name="LCDS"/>
          <bitfield caption="Force Wake-up Pin Status" mask="0x00001000" name="FWUPS"/>
          <bitfield caption="Tamper Detection Wake-up Status (cleared by reading SUPC_ISR)" mask="0x00010000" name="LPDBCS0"/>
          <bitfield caption="Tamper Detection Wake-up Status (cleared by reading SUPC_ISR)" mask="0x00020000" name="LPDBCS1"/>
          <bitfield caption="Tamper Detection Wake-up Status (cleared by reading SUPC_ISR)" mask="0x00040000" name="LPDBCS2"/>
          <bitfield caption="Tamper Detection Wake-up Status (cleared by reading SUPC_ISR)" mask="0x00080000" name="LPDBCS3"/>
          <bitfield caption="Tamper Detection Wake-up Status (cleared by reading SUPC_ISR)" mask="0x00100000" name="LPDBCS4"/>
          <bitfield caption="Slow Crystal Oscillator Frequency Monitor Status (cleared on read)" mask="0x03000000" name="SXFMS" values="SUPC_SR__SXFMS"/>
          <bitfield caption="Slow Crystal Oscillator Frequency Monitor Error (cleared on read)" mask="0x04000000" name="SXFME"/>
          <bitfield caption="WKUP Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x08000000" name="WKUPS"/>
          <bitfield caption="Slow Crystal Oscillator Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x10000000" name="BADXTS"/>
          <bitfield caption="FWUP Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x20000000" name="FWKUPS"/>
          <bitfield caption="RTT Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x40000000" name="RTTS"/>
          <bitfield caption="RTC Wake-up Status (cleared by reading SUPC_WUSR)" mask="0x80000000" name="RTCS"/>
        </register>
        <register caption="Extended Mode Register" name="SUPC_EMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Flash Erase GPBR" mask="0x00010000" name="FLRSGPBR"/>
          <bitfield caption="Full GPBR Clean" mask="0x00020000" name="FULLGPBRC"/>
          <bitfield caption="VDDCORE Voltage Regulator Bandgap Enable" mask="0x00040000" name="COREBGEN"/>
        </register>
        <register caption="Backup Mode Register" name="SUPC_BMR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Real-time Timer Wake-up Enable" mask="0x00000001" name="RTTWKEN" values="SUPC_BMR__RTTWKEN"/>
          <bitfield caption="Real-time Clock Wake-up Enable" mask="0x00000002" name="RTCWKEN" values="SUPC_BMR__RTCWKEN"/>
          <bitfield caption="VBAT Supply Monitor Wake-up Enable" mask="0x00000004" name="VBATWKEN" values="SUPC_BMR__VBATWKEN"/>
          <bitfield caption="Force Wake-up Pin Wake-up Enable" mask="0x00000010" name="FWUPEN" values="SUPC_BMR__FWUPEN"/>
          <bitfield caption="VDDCORE POR Wake-up Enable" mask="0x00000020" name="CORPORWKEN" values="SUPC_BMR__CORPORWKEN"/>
          <bitfield caption="VDD3V3 Supply Monitor Wake-up Enable" mask="0x00000040" name="VDD3V3SMWKEN" values="SUPC_BMR__VDD3V3SMWKEN"/>
          <bitfield caption="Battery Voltage Event Report Enable" mask="0x00000100" name="VBATREN" values="SUPC_BMR__VBATREN"/>
          <bitfield caption="RTCOUT0 Outputs Drive Mode" mask="0x00000200" name="MRTCOUT" values="SUPC_BMR__MRTCOUT"/>
          <bitfield caption="Slow Crystal Oscillator Frequency Error Wake-up Enable" mask="0x00000400" name="BADXTWKEN"/>
          <bitfield caption="Password Key" mask="0xFF000000" name="KEY" values="SUPC_BMR__KEY"/>
        </register>
        <register caption="Wakeup Status Register" name="SUPC_WUSR" offset="0x24" rw="R" size="4">
          <bitfield caption="WKUP Wake-up Status (cleared on read)" mask="0x00000001" name="WKUPS"/>
          <bitfield caption="Slow Crystal Oscillator Frequency Error Wake-up Status (cleared on read)" mask="0x00000002" name="BADXTWKS"/>
          <bitfield caption="FWUP Wake-up Status (cleared on read)" mask="0x00000004" name="FWUPS"/>
          <bitfield caption="VDD3V3 Supply Monitor Wake-up Status (cleared on read)" mask="0x00000008" name="VDD3V3SMWS"/>
          <bitfield caption="RTT Wake-up Status (cleared on read)" mask="0x00000010" name="RTTS"/>
          <bitfield caption="RTC Wake-up Status (cleared on read)" mask="0x00000020" name="RTCS"/>
          <bitfield caption="VDD3V3 Supply Monitor Reset Status (cleared on read)" mask="0x00000100" name="VDD3V3SMRSTS"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00010000" name="WKUPIS0"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00020000" name="WKUPIS1"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00040000" name="WKUPIS2"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00080000" name="WKUPIS3"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00100000" name="WKUPIS4"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00200000" name="WKUPIS5"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00400000" name="WKUPIS6"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x00800000" name="WKUPIS7"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x01000000" name="WKUPIS8"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x02000000" name="WKUPIS9"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x04000000" name="WKUPIS10"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x08000000" name="WKUPIS11"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x10000000" name="WKUPIS12"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x20000000" name="WKUPIS13"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x40000000" name="WKUPIS14"/>
          <bitfield caption="WKUPx Input Wake-up Status (cleared on read)" mask="0x80000000" name="WKUPIS15"/>
        </register>
        <register caption="Enable Interrupt Register" name="SUPC_IER" offset="0x28" rw="W" size="4">
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Enable" mask="0x00000001" name="LPDBC0"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Enable" mask="0x00000002" name="LPDBC1"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Enable" mask="0x00000004" name="LPDBC2"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Enable" mask="0x00000008" name="LPDBC3"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Enable" mask="0x00000010" name="LPDBC4"/>
          <bitfield caption="VDD3V3 Supply Monitor Event Interrupt Enable" mask="0x00010000" name="VDD3V3SMEV"/>
          <bitfield caption="VBAT Supply Monitor Event Interrupt Enable" mask="0x00020000" name="VBATSMEV"/>
        </register>
        <register caption="Disable Interrupt Register" name="SUPC_IDR" offset="0x2C" rw="W" size="4">
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Disable" mask="0x00000001" name="LPDBC0"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Disable" mask="0x00000002" name="LPDBC1"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Disable" mask="0x00000004" name="LPDBC2"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Disable" mask="0x00000008" name="LPDBC3"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Disable" mask="0x00000010" name="LPDBC4"/>
          <bitfield caption="VDD3V3 Supply Monitor Event Interrupt Disable" mask="0x00010000" name="VDD3V3SMEV"/>
          <bitfield caption="VBAT Supply Monitor Event Interrupt Disable" mask="0x00020000" name="VBATSMEV"/>
        </register>
        <register caption="Mask Interrupt Register" name="SUPC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Mask" mask="0x00000001" name="LPDBC0"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Mask" mask="0x00000002" name="LPDBC1"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Mask" mask="0x00000004" name="LPDBC2"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Mask" mask="0x00000008" name="LPDBC3"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Mask" mask="0x00000010" name="LPDBC4"/>
          <bitfield caption="VDD3V3 Supply Monitor Event Interrupt Mask" mask="0x00010000" name="VDD3V3SMEV"/>
          <bitfield caption="VBAT Supply Monitor Event Interrupt Mask" mask="0x00020000" name="VBATSMEV"/>
        </register>
        <register caption="Status Interrupt Register" name="SUPC_ISR" offset="0x34" rw="R" size="4">
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Status (cleared on read)" mask="0x00000001" name="LPDBC0"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Status (cleared on read)" mask="0x00000002" name="LPDBC1"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Status (cleared on read)" mask="0x00000004" name="LPDBC2"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Status (cleared on read)" mask="0x00000008" name="LPDBC3"/>
          <bitfield caption="WKUPx Pin Tamper Detection Interrupt Status (cleared on read)" mask="0x00000010" name="LPDBC4"/>
          <bitfield caption="VDD3V3 Supply Monitor Event Interrupt Status (cleared on read)" mask="0x00010000" name="VDD3V3SMEV"/>
          <bitfield caption="VBAT Supply Monitor Event Interrupt Status (cleared on read)" mask="0x00020000" name="VBATSMEV"/>
        </register>
      </register-group>
      <value-group caption="Voltage Regulator Off" name="SUPC_CR__VROFF">
        <value caption="No effect." name="NO_EFFECT" value="0"/>
        <value caption="If KEY=0xA5, VROFF asserts the VDDCORE domain reset and stops the voltage regulator." name="STOP_VREG" value="1"/>
      </value-group>
      <value-group caption="Timing Domain Slow Clock Selector" name="SUPC_CR__TDXTALSEL">
        <value caption="Slow clock of the timing domain is driven by the embedded 32 kHz (typical) RC oscillator." name="RC" value="0"/>
        <value caption="Slow clock of the timing domain is driven by the 32.768 kHz crystal oscillator." name="XTAL" value="1"/>
      </value-group>
      <value-group caption="Password" name="SUPC_CR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="VDD3V3 Supply Monitor Sampling Period" name="SUPC_SMMR__VDD3V3SMSMPL">
        <value caption="VDD3V3 supply monitor is disabled" name="DISABLED" value="0x0"/>
        <value caption="Continuous VDD3V3 supply monitoring" name="ALWAYS_ON" value="0x1"/>
        <value caption="VDD3V3 supply monitor is enabled for 1 period every 32 MD_SLCK periods Energy optimization in Backup mode with VDD3V3 supplied." name="_32SLCK" value="0x2"/>
        <value caption="VDD3V3 supply monitor is enabled for 1 period every 256 MD_SLCK periods Energy optimization in Backup mode with VDD3V3 supplied." name="_256SLCK" value="0x3"/>
        <value caption="VDD3V3 supply monitor is enabled for 1 period every 2048 MD_SLCK periods Energy optimization in Backup mode with VDD3V3 supplied." name="_2048SLCK" value="0x4"/>
      </value-group>
      <value-group caption="VDD3V3 Supply Monitor Power Supply Mode" name="SUPC_SMMR__VDD3V3SMPWRM">
        <value caption="The VDDBU power source selection is controlled by configuring the bit RSTC_MR.PWRSW." name="MANUAL" value="0"/>
        <value caption="The VDDBU power source is VBAT when a VDD3V3 undervoltage is detected by the VDD3V3 supply monitor." name="AUTO_VDD3V3SM" value="1"/>
      </value-group>
      <value-group caption="LCD Controller Mode of Operation" name="SUPC_MR__LCDMODE">
        <value caption="The internal supply source and the external supply source are both deselected (OFF Mode)." name="LCDOFF" value="0x0"/>
        <value caption="The external supply source for LCD (VDDLCD) is selected (the embedded LCD voltage regulator is in High-impedance mode)." name="LCDON_EXTVR" value="0x2"/>
        <value caption="The internal voltage regulator for VDDLCD is selected (Active mode)." name="LCDON_INVR" value="0x3"/>
      </value-group>
      <value-group caption="VDDCORE Supply Monitor Output Mode" name="SUPC_MR__CORSMM">
        <value caption="VDDCORE supply monitor output value has no effect. Power-on is performed whatever the value of the supply monitor output." name="NO_EFFECT" value="0"/>
        <value caption="VDDCORE supply monitor output value is checked to validate the VDDCORE domain power-on." name="VALID_VDD" value="1"/>
      </value-group>
      <value-group caption="Internal VDDCORE Voltage Regulator Disable" name="SUPC_MR__VREGDIS">
        <value caption="Internal VDDCORE voltage regulator is enabled." name="INT_VREG" value="0"/>
        <value caption="Internal VDDCORE voltage regulator is disabled (external power supply is used)." name="EXT_VREG" value="1"/>
      </value-group>
      <value-group caption="Slow Crystal Oscillator Bypass" name="SUPC_MR__OSCBYPASS">
        <value caption="No effect. Clock selection depends on the value of the bit SUPC_CR.TDXTALSEL." name="NO_EFFECT" value="0"/>
        <value caption="The slow crystal oscillator is bypassed if SUPC_CR.TDXTALSEL=1. The bit OSCBYPASS must be set prior to setting the bit TDXTALSEL." name="BYPASS" value="1"/>
      </value-group>
      <value-group caption="Password Key" name="SUPC_MR__KEY">
        <value caption="Modifies the VREGDIS bit. Other bits are not affected." name="PASSWD1" value="0x59"/>
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
      <value-group caption="Force Wake-up Inputs Debouncer Period" name="SUPC_WUMR__FWUPDBC">
        <value caption="Immediate, no debouncing, detected active at least on one Slow Clock edge." name="IMMEDIATE" value="0x0"/>
        <value caption="WKUPx shall be in its active state for at least 3 MD_SLCK periods" name="_3_SK" value="0x1"/>
        <value caption="WKUPx shall be in its active state for at least 32 MD_SLCK periods" name="_32_SK" value="0x2"/>
        <value caption="WKUPx shall be in its active state for at least 512 MD_SLCK periods" name="_512_SK" value="0x3"/>
        <value caption="WKUPx shall be in its active state for at least 4,096 MD_SLCK periods" name="_4096_SK" value="0x4"/>
        <value caption="WKUPx shall be in its active state for at least 32,768 MD_SLCK periods" name="_32768_SK" value="0x5"/>
      </value-group>
      <value-group caption="Wake-up Inputs Debouncer Period" name="SUPC_WUMR__WKUPDBC">
        <value caption="Immediate, no debouncing, detected active at least on one Slow Clock edge." name="IMMEDIATE" value="0x0"/>
        <value caption="WKUPx shall be in its active state for at least 3 MD_SLCK periods" name="_3_SK" value="0x1"/>
        <value caption="WKUPx shall be in its active state for at least 32 MD_SLCK periods" name="_32_SK" value="0x2"/>
        <value caption="WKUPx shall be in its active state for at least 512 MD_SLCK periods" name="_512_SK" value="0x3"/>
        <value caption="WKUPx shall be in its active state for at least 4,096 MD_SLCK periods" name="_4096_SK" value="0x4"/>
        <value caption="WKUPx shall be in its active state for at least 32,768 MD_SLCK periods" name="_32768_SK" value="0x5"/>
      </value-group>
      <value-group caption="Low-power Debouncer Period of WKUPx" name="SUPC_WUMR__LPDBC0">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUPx in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUPx in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUPx in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUPx in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUPx in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUPx in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUPx in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="Low-power Debouncer Period of WKUPx" name="SUPC_WUMR__LPDBC1">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUPx in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUPx in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUPx in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUPx in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUPx in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUPx in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUPx in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="Low-power Debouncer Period of WKUPx" name="SUPC_WUMR__LPDBC2">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUPx in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUPx in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUPx in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUPx in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUPx in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUPx in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUPx in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="Low-power Debouncer Period of WKUPx" name="SUPC_WUMR__LPDBC3">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUPx in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUPx in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUPx in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUPx in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUPx in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUPx in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUPx in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="Low-power Debouncer Period of WKUPx" name="SUPC_WUMR__LPDBC4">
        <value caption="Disables the low-power debouncers." name="DISABLE" value="0x0"/>
        <value caption="WKUPx in active state for at least 2 RTCOUTx clock periods" name="_2_RTCOUT" value="0x1"/>
        <value caption="WKUPx in active state for at least 3 RTCOUTx clock periods" name="_3_RTCOUT" value="0x2"/>
        <value caption="WKUPx in active state for at least 4 RTCOUTx clock periods" name="_4_RTCOUT" value="0x3"/>
        <value caption="WKUPx in active state for at least 5 RTCOUTx clock periods" name="_5_RTCOUT" value="0x4"/>
        <value caption="WKUPx in active state for at least 6 RTCOUTx clock periods" name="_6_RTCOUT" value="0x5"/>
        <value caption="WKUPx in active state for at least 7 RTCOUTx clock periods" name="_7_RTCOUT" value="0x6"/>
        <value caption="WKUPx in active state for at least 8 RTCOUTx clock periods" name="_8_RTCOUT" value="0x7"/>
      </value-group>
      <value-group caption="Wake-up Input Type 0" name="SUPC_WUIR__WKUPT0">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 1" name="SUPC_WUIR__WKUPT1">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 2" name="SUPC_WUIR__WKUPT2">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 3" name="SUPC_WUIR__WKUPT3">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 4" name="SUPC_WUIR__WKUPT4">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 5" name="SUPC_WUIR__WKUPT5">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 6" name="SUPC_WUIR__WKUPT6">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 7" name="SUPC_WUIR__WKUPT7">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 8" name="SUPC_WUIR__WKUPT8">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 9" name="SUPC_WUIR__WKUPT9">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 10" name="SUPC_WUIR__WKUPT10">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 11" name="SUPC_WUIR__WKUPT11">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 12" name="SUPC_WUIR__WKUPT12">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 13" name="SUPC_WUIR__WKUPT13">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Wake-up Input Type 14" name="SUPC_WUIR__WKUPT14">
        <value caption="A falling edge followed by a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="LOW" value="0"/>
        <value caption="A rising edge followed by a high level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply." name="HIGH" value="1"/>
      </value-group>
      <value-group caption="Timing Domain 32 kHz Oscillator Selection Status" name="SUPC_SR__TDOSCSEL">
        <value caption="The timing domain slow clock (TD_SLCK) source is the slow RC oscillator output." name="RC" value="0"/>
        <value caption="The timing domain slow clock source is the 32.768 kHz crystal oscillator output." name="XTAL" value="1"/>
      </value-group>
      <value-group caption="Slow Crystal Oscillator Frequency Monitor Status (cleared on read)" name="SUPC_SR__SXFMS">
        <value caption="No frequency error detected." name="GOOD" value="0x0"/>
        <value caption="The frequency has not been correct over 4 consecutive monitoring periods but there are still edges detected on the slow crystal oscillator output." name="FREQ_ERROR" value="0x1"/>
        <value caption="No edge detected in the slow crystal oscillator output for at least 2 consecutive monitoring periods." name="FAIL" value="0x2"/>
      </value-group>
      <value-group caption="Real-time Timer Wake-up Enable" name="SUPC_BMR__RTTWKEN">
        <value caption="The RTT alarm signal has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The RTT alarm signal forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Real-time Clock Wake-up Enable" name="SUPC_BMR__RTCWKEN">
        <value caption="The RTC alarm signal has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The RTC alarm signal forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="VBAT Supply Monitor Wake-up Enable" name="SUPC_BMR__VBATWKEN">
        <value caption="Wake-up on VBAT supply monitor under voltage detection is disabled." name="DISABLE" value="0"/>
        <value caption="Wake-up on VBAT supply monitor under voltage detection is enabled." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Force Wake-up Pin Wake-up Enable" name="SUPC_BMR__FWUPEN">
        <value caption="The fwup signal has no wake-up effect." name="DISABLE" value="0"/>
        <value caption="The fwup signal forces the wake-up of the core power supply." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="VDDCORE POR Wake-up Enable" name="SUPC_BMR__CORPORWKEN">
        <value caption="Wake-up on VDDCORE Power-On Reset Event is disabled." name="DISABLE" value="0"/>
        <value caption="Wake-up on VDDCORE Power-On Reset Event is enabled." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="VDD3V3 Supply Monitor Wake-up Enable" name="SUPC_BMR__VDD3V3SMWKEN">
        <value caption="Wake-up on VDD3V3 supply monitor under voltage detection is disabled." name="DISABLE" value="0"/>
        <value caption="Wake-up on VDD3V3 supply monitor under voltage detection is enabled." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="Battery Voltage Event Report Enable" name="SUPC_BMR__VBATREN">
        <value caption="Disables the report of event on VBAT voltage." name="DISABLE" value="0"/>
        <value caption="Enables the report of event on VBAT voltage." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="RTCOUT0 Outputs Drive Mode" name="SUPC_BMR__MRTCOUT">
        <value caption="RTCOUT0 output is driven according to the configuration of the field RTC_MR.OUT0." name="USERDEF" value="0"/>
      </value-group>
      <value-group caption="Password Key" name="SUPC_BMR__KEY">
        <value caption="Writing any other value in this field aborts the write operation." name="PASSWD" value="0xA5"/>
      </value-group>
    </module>
    <module caption="External Interrupt Controller" name="SYSCWP" id="04675" version="C">
      <register-group name="SYSCWP">
        <register caption="Write Protection Mode Register" name="SYSC_WPMR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="SYSC_WPMR__WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SYSC_WPSR" offset="0x04" rw="R" size="4">
          <bitfield caption="Write Protection Register Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Violation Source" mask="0x0000FF00" name="WVSRC"/>
        </register>
      </register-group>
      <value-group caption="Write Protection Key" name="SYSC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN and WPITEN bits. Always reads as 0." name="PASSWD" value="0x535943"/>
      </value-group>
    </module>
    <module caption="Timer Counter" name="TC" id="44162" version="D">
      <register-group name="TC_CHANNEL" size="64">
        <register caption="Channel Control Register" name="TC_CCR" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register" name="TC_CMR" offset="0x4" rw="RW" size="4">
          <mode name="CAPTURE"/>
          <mode name="WAVEFORM"/>
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP" modes="CAPTURE"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS" modes="CAPTURE"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR__ETRGEDG" modes="CAPTURE"/>
          <bitfield caption="TIOAx or TIOBx External Trigger Selection" mask="0x00000400" name="ABETRG" modes="CAPTURE"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG" modes="CAPTURE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR__LDRA" modes="CAPTURE"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR__LDRB" modes="CAPTURE"/>
          <bitfield caption="Loading Edge Subsampling Ratio" mask="0x00700000" name="SBSMPLR" values="TC_CMR__SBSMPLR" modes="CAPTURE"/>
          <bitfield caption="Counter Clock Stopped with RC Compare" mask="0x00000040" name="CPCSTOP" modes="WAVEFORM"/>
          <bitfield caption="Counter Clock Disable with RC Compare" mask="0x00000080" name="CPCDIS" modes="WAVEFORM"/>
          <bitfield caption="External Event Edge Selection" mask="0x00000300" name="EEVTEDG" values="TC_CMR__EEVTEDG" modes="WAVEFORM"/>
          <bitfield caption="External Event Selection" mask="0x00000C00" name="EEVT" values="TC_CMR__EEVT" modes="WAVEFORM"/>
          <bitfield caption="External Event Trigger Enable" mask="0x00001000" name="ENETRG" modes="WAVEFORM"/>
          <bitfield caption="Waveform Selection" mask="0x00006000" name="WAVSEL" values="TC_CMR__WAVSEL" modes="WAVEFORM"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Compare Effect on TIOAx" mask="0x00030000" name="ACPA" values="TC_CMR__ACPA" modes="WAVEFORM"/>
          <bitfield caption="RC Compare Effect on TIOAx" mask="0x000C0000" name="ACPC" values="TC_CMR__ACPC" modes="WAVEFORM"/>
          <bitfield caption="External Event Effect on TIOAx" mask="0x00300000" name="AEEVT" values="TC_CMR__AEEVT" modes="WAVEFORM"/>
          <bitfield caption="Software Trigger Effect on TIOAx" mask="0x00C00000" name="ASWTRG" values="TC_CMR__ASWTRG" modes="WAVEFORM"/>
          <bitfield caption="RB Compare Effect on TIOBx" mask="0x03000000" name="BCPB" values="TC_CMR__BCPB" modes="WAVEFORM"/>
          <bitfield caption="RC Compare Effect on TIOBx" mask="0x0C000000" name="BCPC" values="TC_CMR__BCPC" modes="WAVEFORM"/>
          <bitfield caption="External Event Effect on TIOBx" mask="0x30000000" name="BEEVT" values="TC_CMR__BEEVT" modes="WAVEFORM"/>
          <bitfield caption="Software Trigger Effect on TIOBx" mask="0xC0000000" name="BSWTRG" values="TC_CMR__BSWTRG" modes="WAVEFORM"/>
        </register>
        <register caption="Stepper Motor Mode Register" name="TC_SMMR" offset="0x8" rw="RW" size="4">
          <bitfield caption="Gray Count Enable" mask="0x00000001" name="GCEN"/>
          <bitfield caption="Down Count" mask="0x00000002" name="DOWN"/>
        </register>
        <register caption="Counter Value" name="TC_CV" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A" name="TC_RA" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B" name="TC_RB" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C" name="TC_RC" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Interrupt Status Register" name="TC_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status (cleared on read)" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status (cleared on read)" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status (cleared on read)" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status (cleared on read)" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status (cleared on read)" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status (cleared on read)" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status (cleared on read)" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status (cleared on read)" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer (cleared by writing TC_RCR or TC_RNCR)" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full (cleared by writing TC_RCR or TC_RNCR)" mask="0x00000200" name="RXBUFF"/>
          <bitfield caption="Security and/or Safety Event (cleared on read)" mask="0x00000400" name="SECE"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register" name="TC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Enable" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Interrupt Disable Register" name="TC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Disable" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Interrupt Mask Register" name="TC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000100" name="ENDRX"/>
          <bitfield caption="Reception Buffer Full" mask="0x00000200" name="RXBUFF"/>
          <bitfield caption="Security and/or Safety Event Interrupt Mask" mask="0x00000400" name="SECE"/>
        </register>
        <register caption="Extended Mode Register" name="TC_EMR" offset="0x30" rw="RW" size="4">
          <bitfield caption="Trigger Source for Input A" mask="0x00000003" name="TRIGSRCA" values="TC_EMR0__TRIGSRCA"/>
          <bitfield caption="Trigger Source for Input B" mask="0x00000030" name="TRIGSRCB" values="TC_EMR0__TRIGSRCB"/>
          <bitfield caption="No Divided Clock" mask="0x00000100" name="NODIVCLK"/>
        </register>
        <register caption="Channel Status Register" name="TC_CSR" offset="0x34" rw="R" size="4">
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOAx Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOBx Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Safety Status Register" name="TC_SSR" offset="0x38" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status (cleared on read)" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Clock Glitch Detected (cleared on read)" mask="0x00000002" name="CGD"/>
          <bitfield caption="Internal Sequencer Error (cleared on read)" mask="0x00000004" name="SEQE"/>
          <bitfield caption="Software Control Error (cleared on read)" mask="0x00000008" name="SWE"/>
          <bitfield caption="Write Protection Violation Source (cleared on read)" mask="0x00FFFF00" name="WPVSRC"/>
          <bitfield caption="Software Error Type (cleared on read)" mask="0x0F000000" name="SWETYP" values="TC_SSR0__SWETYP"/>
          <bitfield caption="Software Error Class" mask="0x80000000" name="ECLASS" values="TC_SSR0__ECLASS"/>
        </register>
      </register-group>
      <register-group name="TC">
        <register-group name="TC_CHANNEL" size="64" name-in-module="TC_CHANNEL" offset="0x0" count="3"/>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
          <bitfield caption="Quadrature Decoder Enabled" mask="0x00000100" name="QDEN"/>
          <bitfield caption="Position Enabled" mask="0x00000200" name="POSEN"/>
          <bitfield caption="Speed Enabled" mask="0x00000400" name="SPEEDEN"/>
          <bitfield caption="Quadrature Decoding Transparent" mask="0x00000800" name="QDTRANS"/>
          <bitfield caption="Edge on PHA Count Mode" mask="0x00001000" name="EDGPHA"/>
          <bitfield caption="Inverted PHA" mask="0x00002000" name="INVA"/>
          <bitfield caption="Inverted PHB" mask="0x00004000" name="INVB"/>
          <bitfield caption="Inverted Index" mask="0x00008000" name="INVIDX"/>
          <bitfield caption="Swap PHA and PHB" mask="0x00010000" name="SWAP"/>
          <bitfield caption="Index Pin is PHB Pin" mask="0x00020000" name="IDXPHB"/>
          <bitfield caption="Maximum Filter" mask="0x03F00000" name="MAXFILT"/>
        </register>
        <register caption="QDEC Interrupt Enable Register" name="TC_QIER" offset="0xC8" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Disable Register" name="TC_QIDR" offset="0xCC" rw="W" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Mask Register" name="TC_QIMR" offset="0xD0" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
        </register>
        <register caption="QDEC Interrupt Status Register" name="TC_QISR" offset="0xD4" rw="R" size="4">
          <bitfield caption="Index" mask="0x00000001" name="IDX"/>
          <bitfield caption="Direction Change" mask="0x00000002" name="DIRCHG"/>
          <bitfield caption="Quadrature Error" mask="0x00000004" name="QERR"/>
          <bitfield caption="Filtered Phase A Line" mask="0x00000010" name="FPHA"/>
          <bitfield caption="Filtered Phase B Line" mask="0x00000020" name="FPHB"/>
          <bitfield caption="Filtered Index Line" mask="0x00000040" name="FIDX"/>
          <bitfield caption="Filtered Missing Pulse" mask="0x00000080" name="FMP"/>
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Fault Mode Register" name="TC_FMR" offset="0xD8" rw="RW" size="4">
          <bitfield caption="Enable Compare Fault Channel 0" mask="0x00000001" name="ENCF0"/>
          <bitfield caption="Enable Compare Fault Channel 1" mask="0x00000002" name="ENCF1"/>
        </register>
        <register caption="QDEC Status Register" name="TC_QSR" offset="0xDC" rw="R" size="4">
          <bitfield caption="Direction" mask="0x00000100" name="DIR"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Interrupt Enable" mask="0x00000002" name="WPITEN"/>
          <bitfield caption="Write Protection Control Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="First Error Report Enable" mask="0x00000010" name="FIRSTE"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_WPMR__WPKEY"/>
        </register>
        <register caption="Receive Pointer Register" name="TC_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="TC_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="TC_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="TC_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="TC_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="TC_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="TC_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="TC_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="Clock Selection" name="TC_CMR__TCCLKS">
        <value caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal MD_SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="Burst Signal Selection" name="TC_CMR__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="External Trigger Edge Selection" name="TC_CMR__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RA Loading Edge Selection" name="TC_CMR__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="RB Loading Edge Selection" name="TC_CMR__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOAx" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOAx" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOAx" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="Loading Edge Subsampling Ratio" name="TC_CMR__SBSMPLR">
        <value caption="Load a Capture register each selected edge" name="ONE" value="0x0"/>
        <value caption="Load a Capture register every 2 selected edges" name="HALF" value="0x1"/>
        <value caption="Load a Capture register every 4 selected edges" name="FOURTH" value="0x2"/>
        <value caption="Load a Capture register every 8 selected edges" name="EIGHTH" value="0x3"/>
        <value caption="Load a Capture register every 16 selected edges" name="SIXTEENTH" value="0x4"/>
      </value-group>
      <value-group caption="Clock Selection" name="TC_CMR__TCCLKS">
        <value caption="Clock selected: internal GCLK [TC_ID] clock signal (from PMC)" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: internal MCK/8 clock signal (from PMC)" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: internal MCK/32 clock signal (from PMC)" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: internal MCK/128 clock signal (from PMC)" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: internal MD_SLCK clock signal (from PMC)" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="Burst Signal Selection" name="TC_CMR__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="External Event Edge Selection" name="TC_CMR__EEVTEDG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Selection" name="TC_CMR__EEVT">
        <value caption="TIOB" name="TIOB" value="0x0"/>
        <value caption="XC0" name="XC0" value="0x1"/>
        <value caption="XC1" name="XC1" value="0x2"/>
        <value caption="XC2" name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="Waveform Selection" name="TC_CMR__WAVSEL">
        <value caption="UP mode without automatic trigger on RC Compare" name="UP" value="0x0"/>
        <value caption="UPDOWN mode without automatic trigger on RC Compare" name="UPDOWN" value="0x1"/>
        <value caption="UP mode with automatic trigger on RC Compare" name="UP_RC" value="0x2"/>
        <value caption="UPDOWN mode with automatic trigger on RC Compare" name="UPDOWN_RC" value="0x3"/>
      </value-group>
      <value-group caption="RA Compare Effect on TIOAx" name="TC_CMR__ACPA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOAx" name="TC_CMR__ACPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOAx" name="TC_CMR__AEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOAx" name="TC_CMR__ASWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RB Compare Effect on TIOBx" name="TC_CMR__BCPB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="RC Compare Effect on TIOBx" name="TC_CMR__BCPC">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="External Event Effect on TIOBx" name="TC_CMR__BEEVT">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Software Trigger Effect on TIOBx" name="TC_CMR__BSWTRG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Set" name="SET" value="0x1"/>
        <value caption="Clear" name="CLEAR" value="0x2"/>
        <value caption="Toggle" name="TOGGLE" value="0x3"/>
      </value-group>
      <value-group caption="Trigger Source for Input A" name="TC_EMR0__TRIGSRCA">
        <value caption="The trigger/capture input A is driven by external pin TIOAx" name="EXTERNAL_TIOAx" value="0"/>
        <value caption="The trigger/capture input A is driven internally by PWMx" name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Trigger Source for Input B" name="TC_EMR0__TRIGSRCB">
        <value caption="The trigger/capture input B is driven by external pin TIOBx" name="EXTERNAL_TIOBx" value="0"/>
        <value caption="The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx." name="PWMx" value="1"/>
      </value-group>
      <value-group caption="Software Error Type (cleared on read)" name="TC_SSR0__SWETYP">
        <value caption="TC Channel x is enabled and a write-only register has been read (Warning)." name="READ_WO" value="0x0"/>
        <value caption="TC Channel x is enabled and a write access has been performed on a read-only register (Warning)." name="WRITE_RO" value="0x1"/>
        <value caption="Access to an undefined address of the TC (Warning)." name="UNDEF_RW" value="0x2"/>
        <value caption="TC_RAx or TC_RBx are written while channel is enabled and configured in capture mode (Error)." name="W_RARB_CAPT" value="0x3"/>
      </value-group>
      <value-group caption="Software Error Class" name="TC_SSR0__ECLASS">
        <value caption="An abnormal access that does not have any impact." name="WARNING" value="0"/>
        <value caption="An abnormal access that may have an impact." name="ERROR" value="1"/>
      </value-group>
      <value-group caption="External Clock Signal 0 Selection" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 1 Selection" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="External Clock Signal 2 Selection" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x3"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TC_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0." name="PASSWD" value="0x54494D"/>
      </value-group>
      <value-group caption="Write Protection Key" name="TC_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module caption="Universal Asynchronous Receiver Transmitter" name="UART" id="6418" version="ZA">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Rearm Time-out" mask="0x00000400" name="RETTO"/>
          <bitfield caption="Start Time-out" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Request Clear" mask="0x00001000" name="REQCLR"/>
          <bitfield caption="Optical Logic Sleep Mode Command" mask="0x00004000" name="OPT_SLEEP"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="UART Optical Interface Enable" mask="0x00000001" name="OPT_EN" values="UART_MR__OPT_EN"/>
          <bitfield caption="UART Receive Data Inverted" mask="0x00000002" name="OPT_RXINV" values="UART_MR__OPT_RXINV"/>
          <bitfield caption="UART Modulated Data Inverted" mask="0x00000004" name="OPT_MDINV" values="UART_MR__OPT_MDINV"/>
          <bitfield caption="Optical Demodulation Enable" mask="0x00000008" name="OPT_DMOD" values="UART_MR__OPT_DMOD"/>
          <bitfield caption="Receiver Digital Filter" mask="0x00000010" name="FILTER" values="UART_MR__FILTER"/>
          <bitfield caption="Analog Comparator Enable" mask="0x00000020" name="ACON" values="UART_MR__ACON"/>
          <bitfield caption="Analog Comparator Output Edge Selection" mask="0x000000C0" name="EDGESEL" values="UART_MR__EDGESEL"/>
          <bitfield caption="Optical Link Activity Wake-up Enable" mask="0x00000100" name="OPT_WKUP" values="UART_MR__OPT_WKUP"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Baud Rate Source Clock" mask="0x00001000" name="BRSRCCK" values="UART_MR__BRSRCCK"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
          <bitfield caption="Optical Link Clock Divider" mask="0x001F0000" name="OPT_CLKDIV"/>
          <bitfield caption="Optical Link Modulation Clock Duty Cycle" mask="0x07000000" name="OPT_DUTY" values="UART_MR__OPT_DUTY"/>
          <bitfield caption="Receive Path Comparator Threshold" mask="0x70000000" name="OPT_CMPTH" values="UART_MR__OPT_CMPTH"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Enable End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable Buffer Empty Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Enable Buffer Full Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Enable Comparison Interrupt" mask="0x00008000" name="CMP"/>
          <bitfield caption="Enable Analog Comparator Event Interrupt" mask="0x00010000" name="ACE"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Disable End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable Buffer Empty Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Disable Buffer Full Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Disable Comparison Interrupt" mask="0x00008000" name="CMP"/>
          <bitfield caption="Disable Analog Comparator Event Interrupt" mask="0x00010000" name="ACE"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Mask TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask End of Receive Transfer Interrupt" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="Mask End of Transmit Interrupt" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask Time-out Interrupt" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask TXBUFE Interrupt" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Mask RXBUFF Interrupt" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Mask Comparison Interrupt" mask="0x00008000" name="CMP"/>
          <bitfield caption="Mask Analog Comparator Event Interrupt" mask="0x00010000" name="ACE"/>
        </register>
        <register caption="Interrupt Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready (Cleared by reading the UART_RHR)" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready (Cleared by writing the UART_THR)" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="End of Receiver Transfer" mask="0x00000008" name="ENDRX"/>
          <bitfield caption="End of Transmitter Transfer" mask="0x00000010" name="ENDTX"/>
          <bitfield caption="Overrun Error (Cleared by writing UART_CR.RSTSTA)" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error (Cleared by writing UART_CR.RSTSTA)" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error (Cleared by writing UART_CR.RSTSTA)" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Time-out (Cleared by writing the UART_CR.STTTO)" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty (Cleared by writing the UART_THR)" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Transmission Buffer Empty" mask="0x00000800" name="TXBUFE"/>
          <bitfield caption="Receive Buffer Full" mask="0x00001000" name="RXBUFF"/>
          <bitfield caption="Comparison Match (Cleared by writing the UART_CR.RSTSTA)" mask="0x00008000" name="CMP"/>
          <bitfield caption="Analog Comparator Event Interrupt (Cleared by writing UART_CR.RSTSTA)" mask="0x00010000" name="ACE"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
        <register caption="Comparison Register" name="UART_CMPR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="First Comparison Value for Received Character" mask="0x000000FF" name="VAL1"/>
          <bitfield caption="Comparison Mode" mask="0x00001000" name="CMPMODE" values="UART_CMPR__CMPMODE"/>
          <bitfield caption="Compare Parity" mask="0x00004000" name="CMPPAR"/>
          <bitfield caption="Second Comparison Value for Received Character" mask="0x00FF0000" name="VAL2"/>
        </register>
        <register caption="Receiver Time-out Register" name="UART_RTOR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Time-out Value" mask="0x000000FF" name="TO"/>
        </register>
        <register caption="Current Status Register" name="UART_CSR" offset="0x002C" rw="R" size="4">
          <bitfield caption="Analog Comparator Output" mask="0x00000001" name="ACO"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_WPMR__WPKEY"/>
        </register>
        <register caption="Receive Pointer Register" name="UART_RPR" offset="0x100" rw="RW" size="4">
          <bitfield caption="Receive Pointer Register" mask="0xFFFFFFFF" name="RXPTR"/>
        </register>
        <register caption="Receive Counter Register" name="UART_RCR" offset="0x104" rw="RW" size="4">
          <bitfield caption="Receive Counter Register" mask="0x0000FFFF" name="RXCTR"/>
        </register>
        <register caption="Transmit Pointer Register" name="UART_TPR" offset="0x108" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0xFFFFFFFF" name="TXPTR"/>
        </register>
        <register caption="Transmit Counter Register" name="UART_TCR" offset="0x10C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Register" mask="0x0000FFFF" name="TXCTR"/>
        </register>
        <register caption="Receive Next Pointer Register" name="UART_RNPR" offset="0x110" rw="RW" size="4">
          <bitfield caption="Receive Next Pointer" mask="0xFFFFFFFF" name="RXNPTR"/>
        </register>
        <register caption="Receive Next Counter Register" name="UART_RNCR" offset="0x114" rw="RW" size="4">
          <bitfield caption="Receive Next Counter" mask="0x0000FFFF" name="RXNCTR"/>
        </register>
        <register caption="Transmit Next Pointer Register" name="UART_TNPR" offset="0x118" rw="RW" size="4">
          <bitfield caption="Transmit Next Pointer" mask="0xFFFFFFFF" name="TXNPTR"/>
        </register>
        <register caption="Transmit Next Counter Register" name="UART_TNCR" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Transmit Counter Next" mask="0x0000FFFF" name="TXNCTR"/>
        </register>
        <register caption="Transfer Control Register" name="UART_PTCR" offset="0x120" rw="W" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Receiver Transfer Disable" mask="0x00000002" name="RXTDIS"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Transmitter Transfer Disable" mask="0x00000200" name="TXTDIS"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Receiver Circular Buffer Disable" mask="0x00020000" name="RXCBDIS"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Disable" mask="0x00080000" name="TXCBDIS"/>
          <bitfield caption="Transfer Bus Error Clear" mask="0x01000000" name="ERRCLR"/>
        </register>
        <register caption="Transfer Status Register" name="UART_PTSR" offset="0x124" rw="R" size="4">
          <bitfield caption="Receiver Transfer Enable" mask="0x00000001" name="RXTEN"/>
          <bitfield caption="Transmitter Transfer Enable" mask="0x00000100" name="TXTEN"/>
          <bitfield caption="Receiver Circular Buffer Enable" mask="0x00010000" name="RXCBEN"/>
          <bitfield caption="Transmitter Circular Buffer Enable" mask="0x00040000" name="TXCBEN"/>
          <bitfield caption="Transfer Bus Error" mask="0x01000000" name="ERR"/>
        </register>
        <register caption="Write Protection Mode Register" name="UART_PWPMR" offset="0x128" rw="RW" size="4">
          <bitfield caption="Write Protection Pointer Registers Enable" mask="0x00000001" name="WPPTREN"/>
          <bitfield caption="Write Protection Counter Registers Enable" mask="0x00000002" name="WPCTREN"/>
          <bitfield caption="Write Protection Control Register Enable" mask="0x00000004" name="WPCREN"/>
          <bitfield caption="Write Protection Key" mask="0xFFFFFF00" name="WPKEY" values="UART_PWPMR__WPKEY"/>
        </register>
      </register-group>
      <value-group caption="UART Optical Interface Enable" name="UART_MR__OPT_EN">
        <value caption="Disables the UART optical link." name="DISABLED" value="0"/>
        <value caption="Enables the UART optical link." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="UART Receive Data Inverted" name="UART_MR__OPT_RXINV">
        <value caption="The comparator data output is not inverted before entering UART." name="DISABLED" value="0"/>
        <value caption="The comparator data output is inverted before entering UART." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="UART Modulated Data Inverted" name="UART_MR__OPT_MDINV">
        <value caption="The output of the modulator is not inverted." name="DISABLED" value="0"/>
        <value caption="The output of the modulator is inverted." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Optical Demodulation Enable" name="UART_MR__OPT_DMOD">
        <value caption="The optical demodulator is disabled. External demodulation must be enabled." name="DISABLED" value="0"/>
        <value caption="The optical demodulator is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Receiver Digital Filter" name="UART_MR__FILTER">
        <value caption="UART does not filter the receive line." name="DISABLED" value="0"/>
        <value caption="UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority)." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Analog Comparator Enable" name="UART_MR__ACON">
        <value caption="The analog comparator is disabled. If OPT_EN=1, the analog comparator is enabled." name="DISABLED" value="0"/>
        <value caption="The analog comparator is enabled." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Analog Comparator Output Edge Selection" name="UART_MR__EDGESEL">
        <value caption="The UART_SR.ACE is set if a rising edge is detected on analog comparator output." name="RISING" value="0x0"/>
        <value caption="The UART_SR.ACE is set if a falling edge is detected on analog comparator output." name="FALLING" value="0x1"/>
        <value caption="The UART_SR.ACE is set as soon as an edge is detected on analog comparator output." name="ANY_EDGE" value="0x2"/>
      </value-group>
      <value-group caption="Optical Link Activity Wake-up Enable" name="UART_MR__OPT_WKUP">
        <value caption="To detect any activity on the output of analog comparator, the clock is always active and OPT_EN must be written to 1.." name="DISABLED" value="0"/>
        <value caption="If OPT_EN=0 and a logical 1 is detected after inversion (if RXINV=1) on analog comparator output, the clock if automatically enabled for all UART sub-modules. After a period of inactivity on URXD (time-out) the software can instruct the UART to disabled the clock of all sub-modules to reduce power consumption by applying the UART_CR.OPT_SLEEP command." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="Parity Type" name="UART_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="Baud Rate Source Clock" name="UART_MR__BRSRCCK">
        <value caption="The baud rate is driven by the peripheral clock" name="PERIPH_CLK" value="0"/>
        <value caption="The baud rate is driven by a PMC-programmable clock GCLK (see the section &quot;Power Management Controller (PMC)&quot;)." name="GCLK" value="1"/>
      </value-group>
      <value-group caption="Channel Mode" name="UART_MR__CHMODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="Optical Link Modulation Clock Duty Cycle" name="UART_MR__OPT_DUTY">
        <value caption="Modulation clock duty cycle Is 50%." name="DUTY_50" value="0x0"/>
        <value caption="Modulation clock duty cycle Is 43.75%." name="DUTY_43P75" value="0x1"/>
        <value caption="Modulation clock duty cycle Is 37.5%." name="DUTY_37P5" value="0x2"/>
        <value caption="Modulation clock duty cycle Is 31.75%." name="DUTY_31P25" value="0x3"/>
        <value caption="Modulation clock duty cycle Is 25%." name="DUTY_25" value="0x4"/>
        <value caption="Modulation clock duty cycle Is 18.75%." name="DUTY_18P75" value="0x5"/>
        <value caption="Modulation clock duty cycle Is 12.5%." name="DUTY_12P5" value="0x6"/>
        <value caption="Modulation clock duty cycle Is 6.25%." name="DUTY_6P25" value="0x7"/>
      </value-group>
      <value-group caption="Receive Path Comparator Threshold" name="UART_MR__OPT_CMPTH">
        <value caption="Comparator threshold is VDD3V3/2 volts." name="VDD3V3_DIV2" value="0x0"/>
        <value caption="Comparator threshold is VDD3V3/2.5 volts." name="VDD3V3_DIV2P5" value="0x1"/>
        <value caption="Comparator threshold is VDD3V3/3.3 volts." name="VDD3V3_DIV3P3" value="0x2"/>
        <value caption="Comparator threshold is VDD3V3/5 volts." name="VDD3V3_DIV5" value="0x3"/>
        <value caption="Comparator threshold is VDD3V3/10 volts." name="VDD3V3_DIV10" value="0x4"/>
      </value-group>
      <value-group caption="Comparison Mode" name="UART_CMPR__CMPMODE">
        <value caption="Any character is received and comparison function drives CMP flag." name="FLAG_ONLY" value="0"/>
        <value caption="Comparison condition must be met to start reception." name="START_CONDITION" value="1"/>
      </value-group>
      <value-group caption="Write Protection Key" name="UART_WPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x554152"/>
      </value-group>
      <value-group caption="Write Protection Key" name="UART_PWPMR__WPKEY">
        <value caption="Writing any other value in this field aborts the write operation. Always reads as 0." name="PASSWD" value="0x504443"/>
      </value-group>
    </module>
    <module name="SRAM1" caption="Metrology Core RAM (FLEXRAM 1 2)"/>
    <module name="CoreDebug" version="1.0.0" caption="Core Debug Register">
      <register-group name="CoreDebug" caption="Core Debug Register">
        <register name="DHCSR" offset="0x0" size="4" access-size="4" caption="Debug Halting Control and Status Register">
          <bitfield name="C_DEBUGEN" rw="RW" caption="" mask="0x1"/>
          <bitfield name="C_HALT" rw="RW" caption="" mask="0x2"/>
          <bitfield name="C_STEP" rw="RW" caption="" mask="0x4"/>
          <bitfield name="C_MASKINTS" rw="RW" caption="" mask="0x8"/>
          <bitfield name="C_SNAPSTALL" rw="RW" caption="" mask="0x20"/>
          <bitfield name="S_REGRDY" rw="R" caption="" mask="0x10000"/>
          <bitfield name="S_HALT" rw="R" caption="" mask="0x20000"/>
          <bitfield name="S_SLEEP" rw="R" caption="" mask="0x40000"/>
          <bitfield name="S_LOCKUP" rw="R" caption="" mask="0x80000"/>
          <bitfield name="S_RETIRE_ST" rw="R" caption="" mask="0x1000000"/>
          <bitfield name="S_RESET_ST" rw="R" caption="" mask="0x2000000"/>
          <bitfield name="DBGKEY" rw="W" caption="" mask="0xFFFF0000"/>
        </register>
        <register name="DCRSR" offset="0x4" rw="W" size="4" access-size="4" caption="Debug Core Register Selector Register">
          <bitfield name="REGSEL" caption="" mask="0x1F"/>
          <bitfield name="REGWnR" caption="" mask="0x10000"/>
        </register>
        <register name="DCRDR" offset="0x8" rw="RW" size="4" access-size="4" caption="Debug Core Register Data Register">
        </register>
        <register name="DEMCR" offset="0xC" rw="RW" size="4" access-size="4" caption="Debug Exception and Monitor Control Register">
          <bitfield name="VC_CORERESET" caption="" mask="0x1"/>
          <bitfield name="VC_MMERR" caption="" mask="0x10"/>
          <bitfield name="VC_NOCPERR" caption="" mask="0x20"/>
          <bitfield name="VC_CHKERR" caption="" mask="0x40"/>
          <bitfield name="VC_STATERR" caption="" mask="0x80"/>
          <bitfield name="VC_BUSERR" caption="" mask="0x100"/>
          <bitfield name="VC_INTERR" caption="" mask="0x200"/>
          <bitfield name="VC_HARDERR" caption="" mask="0x400"/>
          <bitfield name="MON_EN" caption="" mask="0x10000"/>
          <bitfield name="MON_PEND" caption="" mask="0x20000"/>
          <bitfield name="MON_STEP" caption="" mask="0x40000"/>
          <bitfield name="MON_REQ" caption="" mask="0x80000"/>
          <bitfield name="TRCENA" caption="" mask="0x1000000"/>
        </register>
      </register-group>
    </module>
    <module name="DWT" version="1.0.0" caption="Data Watchpoint and Trace Register">
      <register-group name="DWT" caption="Data Watchpoint and Trace Register">
        <register name="CTRL" offset="0x0" rw="RW" size="4" access-size="4" caption="Control Register">
          <bitfield name="CYCCNTENA" caption="" mask="0x1"/>
          <bitfield name="POSTPRESET" caption="" mask="0x1E"/>
          <bitfield name="POSTINIT" caption="" mask="0x1E0"/>
          <bitfield name="CYCTAP" caption="" mask="0x200"/>
          <bitfield name="SYNCTAP" caption="" mask="0xC00"/>
          <bitfield name="PCSAMPLENA" caption="" mask="0x1000"/>
          <bitfield name="EXCTRCENA" caption="" mask="0x10000"/>
          <bitfield name="CPIEVTENA" caption="" mask="0x20000"/>
          <bitfield name="EXCEVTENA" caption="" mask="0x40000"/>
          <bitfield name="SLEEPEVTENA" caption="" mask="0x80000"/>
          <bitfield name="LSUEVTENA" caption="" mask="0x100000"/>
          <bitfield name="FOLDEVTENA" caption="" mask="0x200000"/>
          <bitfield name="CYCEVTENA" caption="" mask="0x400000"/>
          <bitfield name="NOPRFCNT" caption="" mask="0x1000000"/>
          <bitfield name="NOCYCCNT" caption="" mask="0x2000000"/>
          <bitfield name="NOEXTTRIG" caption="" mask="0x4000000"/>
          <bitfield name="NOTRCPKT" caption="" mask="0x8000000"/>
          <bitfield name="NUMCOMP" caption="" mask="0xF0000000"/>
        </register>
        <register name="CYCCNT" offset="0x4" rw="RW" size="4" access-size="4" caption="Cycle Count Register">
        </register>
        <register name="CPICNT" offset="0x8" rw="RW" size="4" access-size="4" caption="CPI Count Register">
          <bitfield name="CPICNT" caption="" mask="0xFF"/>
        </register>
        <register name="EXCCNT" offset="0xC" rw="RW" size="4" access-size="4" caption="Exception Overhead Count Register">
          <bitfield name="EXCCNT" caption="" mask="0xFF"/>
        </register>
        <register name="SLEEPCNT" offset="0x10" rw="RW" size="4" access-size="4" caption="Sleep Count Register">
          <bitfield name="SLEEPCNT" caption="" mask="0xFF"/>
        </register>
        <register name="LSUCNT" offset="0x14" rw="RW" size="4" access-size="4" caption="LSU Count Register">
          <bitfield name="LSUCNT" caption="" mask="0xFF"/>
        </register>
        <register name="FOLDCNT" offset="0x18" rw="RW" size="4" access-size="4" caption="Folded-instruction Count Register">
          <bitfield name="FOLDCNT" caption="" mask="0xFF"/>
        </register>
        <register name="PCSR" offset="0x1C" rw="R" size="4" access-size="4" caption="Program Counter Sample Register">
        </register>
        <register name="COMP0" offset="0x20" rw="RW" size="4" access-size="4" caption="Comparator Register 0">
        </register>
        <register name="MASK0" offset="0x24" rw="RW" size="4" access-size="4" caption="Mask Register 0">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION0" offset="0x28" rw="RW" size="4" access-size="4" caption="Function Register 0">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP1" offset="0x30" rw="RW" size="4" access-size="4" caption="Comparator Register 1">
        </register>
        <register name="MASK1" offset="0x34" rw="RW" size="4" access-size="4" caption="Mask Register 1">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION1" offset="0x38" rw="RW" size="4" access-size="4" caption="Function Register 1">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP2" offset="0x40" rw="RW" size="4" access-size="4" caption="Comparator Register 2">
        </register>
        <register name="MASK2" offset="0x44" rw="RW" size="4" access-size="4" caption="Mask Register 2">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION2" offset="0x48" rw="RW" size="4" access-size="4" caption="Function Register 2">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
        <register name="COMP3" offset="0x50" rw="RW" size="4" access-size="4" caption="Comparator Register 3">
        </register>
        <register name="MASK3" offset="0x54" rw="RW" size="4" access-size="4" caption="Mask Register 3">
          <bitfield name="MASK" caption="" mask="0x1F"/>
        </register>
        <register name="FUNCTION3" offset="0x58" rw="RW" size="4" access-size="4" caption="Function Register 3">
          <bitfield name="FUNCTION" caption="" mask="0xF"/>
          <bitfield name="EMITRANGE" caption="" mask="0x20"/>
          <bitfield name="CYCMATCH" caption="" mask="0x80"/>
          <bitfield name="DATAVMATCH" caption="" mask="0x100"/>
          <bitfield name="LNK1ENA" caption="" mask="0x200"/>
          <bitfield name="DATAVSIZE" caption="" mask="0xC00"/>
          <bitfield name="DATAVADDR0" caption="" mask="0xF000"/>
          <bitfield name="DATAVADDR1" caption="" mask="0xF0000"/>
          <bitfield name="MATCHED" caption="" mask="0x1000000"/>
        </register>
      </register-group>
    </module>
    <module name="FPU" version="1.0.0" caption="Floating Point Unit">
      <register-group name="FPU" caption="Floating Point Unit">
        <register name="FPCCR" offset="0x4" rw="RW" size="4" access-size="4" initval="0xC0000000" caption="Floating-Point Context Control Register">
          <bitfield name="LSPACT" caption="" mask="0x1"/>
          <bitfield name="USER" caption="" mask="0x2"/>
          <bitfield name="THREAD" caption="" mask="0x8"/>
          <bitfield name="HFRDY" caption="" mask="0x10"/>
          <bitfield name="MMRDY" caption="" mask="0x20"/>
          <bitfield name="BFRDY" caption="" mask="0x40"/>
          <bitfield name="MONRDY" caption="" mask="0x100"/>
          <bitfield name="LSPEN" caption="" mask="0x40000000"/>
          <bitfield name="ASPEN" caption="" mask="0x80000000"/>
        </register>
        <register name="FPCAR" offset="0x8" rw="RW" size="4" access-size="4" caption="Floating-Point Context Address Register">
          <bitfield name="ADDRESS" caption="Address for FP registers in exception stack frame" mask="0xFFFFFFF8"/>
        </register>
        <register name="FPDSCR" offset="0xC" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Floating-Point Default Status Control Register">
          <bitfield name="RMODE" caption="Default value for FPSCR.RMODE" mask="0xC00000" values="FPU_FPDSCR__RMODE"/>
          <bitfield name="FZ" caption="Default value for FPSCR.FZ" mask="0x1000000"/>
          <bitfield name="DN" caption="Default value for FPSCR.DN" mask="0x2000000"/>
          <bitfield name="AHP" caption="Default value for FPSCR.AHP" mask="0x4000000"/>
        </register>
        <register name="MVFR0" offset="0x10" rw="R" size="4" access-size="4" caption="Media and FP Feature Register 0">
          <bitfield name="A_SIMD_registers" caption="" mask="0xF"/>
          <bitfield name="Single_precision" caption="" mask="0xF0"/>
          <bitfield name="Double_precision" caption="" mask="0xF00"/>
          <bitfield name="FP_excep_trapping" caption="" mask="0xF000"/>
          <bitfield name="Divide" caption="" mask="0xF0000"/>
          <bitfield name="Square_root" caption="" mask="0xF00000"/>
          <bitfield name="Short_vectors" caption="" mask="0xF000000"/>
          <bitfield name="FP_rounding_modes" caption="" mask="0xF0000000"/>
        </register>
        <register name="MVFR1" offset="0x14" rw="R" size="4" access-size="4" caption="Media and FP Feature Register 1">
          <bitfield name="FtZ_mode" caption="" mask="0xF"/>
          <bitfield name="D_NaN_mode" caption="" mask="0xF0"/>
          <bitfield name="FP_HPFP" caption="" mask="0xF000000"/>
          <bitfield name="FP_fused_MAC" caption="" mask="0xF0000000"/>
        </register>
      </register-group>
      <value-group name="FPU_FPDSCR__RMODE">
        <value name="RN" caption="Round to Nearest" value="0x0"/>
        <value name="RP" caption="Round towards Positive Infinity" value="0x1"/>
        <value name="RM" caption="Round towards Negative Infinity" value="0x2"/>
        <value name="RZ" caption="Round towards Zero" value="0x3"/>
      </value-group>
    </module>
    <module name="ITM" version="1.0.0" caption="Instrumentation Trace Macrocell">
      <register-group name="ITM" caption="Instrumentation Trace Macrocell">
        <register name="PORT" offset="0x0" rw="W" size="4" access-size="4" count="32" caption="ITM Stimulus Port Registers">
          <mode name="WORD"/>
          <mode name="BYTE"/>
          <mode name="HWORD"/>
          <bitfield modes="BYTE" name="PORT" caption="" mask="0xFF"/>
          <bitfield modes="HWORD" name="PORT" caption="" mask="0xFFFF"/>
          <bitfield modes="WORD" name="PORT" caption="" mask="0xFFFFFFFF"/>
        </register>
        <register name="TER" offset="0xE00" rw="RW" size="4" access-size="4" caption="ITM Trace Enable Register">
        </register>
        <register name="TPR" offset="0xE40" rw="RW" size="4" access-size="4" caption="ITM Trace Privilege Register">
          <bitfield name="PRIVMASK" caption="" mask="0xF"/>
        </register>
        <register name="TCR" offset="0xE80" rw="RW" size="4" access-size="4" caption="ITM Trace Control Register">
          <bitfield name="ITMENA" caption="" mask="0x1"/>
          <bitfield name="TSENA" caption="" mask="0x2"/>
          <bitfield name="SYNCENA" caption="" mask="0x4"/>
          <bitfield name="DWTENA" caption="" mask="0x8"/>
          <bitfield name="SWOENA" caption="" mask="0x10"/>
          <bitfield name="STALLENA" caption="" mask="0x20"/>
          <bitfield name="TSPrescale" caption="" mask="0x300"/>
          <bitfield name="GTSFREQ" caption="" mask="0xC00"/>
          <bitfield name="TraceBusID" caption="" mask="0x7F0000"/>
          <bitfield name="BUSY" caption="" mask="0x800000"/>
        </register>
        <register name="IWR" offset="0xEF8" rw="W" size="4" access-size="4" caption="ITM Integration Write Register">
          <bitfield name="ATVALIDM" caption="" mask="0x1"/>
        </register>
        <register name="IRR" offset="0xEFC" rw="R" size="4" access-size="4" caption="ITM Integration Read Register">
          <bitfield name="ATREADYM" caption="" mask="0x1"/>
        </register>
      </register-group>
    </module>
    <module name="MPU" version="1.0.0" caption="Memory Protection Unit">
      <register-group name="MPU" caption="Memory Protection Unit">
        <register name="TYPE" offset="0x0" rw="R" size="4" access-size="4" caption="MPU Type Register">
          <bitfield name="SEPARATE" caption="Separate instruction and Data Memory MapsRegions" mask="0x1"/>
          <bitfield name="DREGION" caption="Number of Data Regions" mask="0xFF00"/>
          <bitfield name="IREGION" caption="Number of Instruction Regions" mask="0xFF0000"/>
        </register>
        <register name="CTRL" offset="0x4" rw="RW" size="4" access-size="4" caption="MPU Control Register">
          <bitfield name="ENABLE" caption="MPU Enable" mask="0x1"/>
          <bitfield name="HFNMIENA" caption="Enable Hard Fault and NMI handlers" mask="0x2"/>
          <bitfield name="PRIVDEFENA" caption="Enables privileged software access to default memory map" mask="0x4"/>
        </register>
        <register name="RNR" offset="0x8" rw="RW" size="4" access-size="4" caption="MPU Region Number Register">
          <bitfield name="REGION" caption="Region referenced by RBAR and RASR" mask="0xFF"/>
        </register>
        <register name="RBAR" offset="0xC" rw="RW" size="4" access-size="4" caption="MPU Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR" offset="0x10" rw="RW" size="4" access-size="4" caption="MPU Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A1" offset="0x14" rw="RW" size="4" access-size="4" caption="MPU Alias 1 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A1" offset="0x18" rw="RW" size="4" access-size="4" caption="MPU Alias 1 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A2" offset="0x1C" rw="RW" size="4" access-size="4" caption="MPU Alias 2 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A2" offset="0x20" rw="RW" size="4" access-size="4" caption="MPU Alias 2 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
        <register name="RBAR_A3" offset="0x24" rw="RW" size="4" access-size="4" caption="MPU Alias 3 Region Base Address Register">
          <bitfield name="REGION" caption="Region number" mask="0xF"/>
          <bitfield name="VALID" caption="Region number valid" mask="0x10"/>
          <bitfield name="ADDR" caption="Region base address" mask="0xFFFFFFE0"/>
        </register>
        <register name="RASR_A3" offset="0x28" rw="RW" size="4" access-size="4" caption="MPU Alias 3 Region Attribute and Size Register">
          <bitfield name="ENABLE" caption="Region Enable" mask="0x1"/>
          <bitfield name="SIZE" caption="Region Size" mask="0x2"/>
          <bitfield name="SRD" caption="Sub-region disable" mask="0xFF00"/>
          <bitfield name="B" caption="Bufferable bit" mask="0x10000"/>
          <bitfield name="C" caption="Cacheable bit" mask="0x20000"/>
          <bitfield name="S" caption="Shareable bit" mask="0x40000"/>
          <bitfield name="TEX" caption="TEX bit" mask="0x380000"/>
          <bitfield name="AP" caption="Access Permission" mask="0x7000000"/>
          <bitfield name="XN" caption="Execute Never Attribute" mask="0x10000000"/>
        </register>
      </register-group>
    </module>
    <module name="NVIC" version="1.0.0" caption="Nested Vectored Interrupt Controller">
      <register-group name="NVIC" caption="Nested Vectored Interrupt Controller">
        <register name="ISER" offset="0x0" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Set Enable Register">
          <bitfield name="SETENA" caption="Interrupt set enable bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICER" offset="0x80" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Clear Enable Register">
          <bitfield name="CLRENA" caption="Interrupt clear-enable bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ISPR" offset="0x100" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Set Pending Register">
          <bitfield name="SETPEND" caption="Interrupt set-pending bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="ICPR" offset="0x180" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Clear Pending Register">
          <bitfield name="CLRPEND" caption="Interrupt clear-pending bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="IABR" offset="0x200" rw="RW" size="4" access-size="4" count="5" initval="0" caption="Interrupt Active Bit Register">
          <bitfield name="ACTIVE" caption="Interrupt active bits" mask="0xFFFFFFFF"/>
        </register>
        <register name="IP" offset="0x300" rw="RW" size="1" access-size="1" count="35" initval="0" caption="Interrupt Priority Register n">
          <bitfield name="PRI0" caption="Priority of interrupt n" mask="0x7"/>
        </register>
        <register name="STIR" offset="0xE00" rw="W" size="4" access-size="4" caption="Software Trigger Interrupt Register">
          <bitfield name="INTID" caption="Interrupt ID to trigger" mask="0x1FF"/>
        </register>
      </register-group>
    </module>
    <module name="SysTick" version="1.0.0" caption="System timer">
      <register-group name="SysTick" caption="System timer">
        <register name="CSR" offset="0x0" rw="RW" size="4" access-size="4" initval="0x4" caption="SysTick Control and Status Register">
          <bitfield name="ENABLE" caption="SysTick Counter Enable" mask="0x1" values="SysTick_CSR__ENABLE"/>
          <bitfield name="TICKINT" caption="SysTick Exception Request Enable" mask="0x2" values="SysTick_CSR__TICKINT"/>
          <bitfield name="CLKSOURCE" caption="Clock Source 0=external, 1=processor" mask="0x4" values="SysTick_CSR__CLKSOURCE"/>
          <bitfield name="COUNTFLAG" caption="Timer counted to 0 since last read of register" mask="0x10000"/>
        </register>
        <register name="RVR" offset="0x4" rw="RW" size="4" access-size="4" caption="SysTick Reload Value Register">
          <bitfield name="RELOAD" caption="Value to load into the SysTick Current Value Register when the counter reaches 0" mask="0xFFFFFF"/>
        </register>
        <register name="CVR" offset="0x8" rw="RW" size="4" access-size="4" caption="SysTick Current Value Register">
          <bitfield name="CURRENT" caption="Current value at the time the register is accessed" mask="0xFFFFFF"/>
        </register>
        <register name="CALIB" offset="0xC" rw="R" size="4" access-size="4" initval="0" caption="SysTick Calibration Value Register">
          <bitfield name="TENMS" caption="Reload value to use for 10ms timing" mask="0xFFFFFF"/>
          <bitfield name="SKEW" caption="TENMS is rounded from non-integer ratio" mask="0x40000000" values="SysTick_CALIB__SKEW"/>
          <bitfield name="NOREF" caption="No Separate Reference Clock" mask="0x80000000" values="SysTick_CALIB__NOREF"/>
        </register>
      </register-group>
      <value-group name="SysTick_CSR__CLKSOURCE">
        <value name="VALUE_0" caption="External clock" value="0"/>
        <value name="VALUE_1" caption="Processor clock" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__ENABLE">
        <value name="VALUE_0" caption="Counter disabled" value="0"/>
        <value name="VALUE_1" caption="Counter enabled" value="1"/>
      </value-group>
      <value-group name="SysTick_CSR__TICKINT">
        <value name="VALUE_0" caption="Counting down to 0 does not assert the SysTick exception request" value="0"/>
        <value name="VALUE_1" caption="Counting down to 0 asserts the SysTick exception request" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__NOREF">
        <value name="VALUE_0" caption="The reference clock is provided" value="0"/>
        <value name="VALUE_1" caption="The reference clock is not provided" value="1"/>
      </value-group>
      <value-group name="SysTick_CALIB__SKEW">
        <value name="VALUE_0" caption="10ms calibration value is exact" value="0"/>
        <value name="VALUE_1" caption="10ms calibration value is inexact, because of the clock frequency" value="1"/>
      </value-group>
    </module>
    <module name="SystemControl" version="1.0.0" caption="System Control Registers">
      <register-group name="SystemControl" caption="System Control Registers">
        <register name="ICTR" offset="0x4" rw="R" size="4" access-size="4" caption="Interrupt Controller Type Register">
          <bitfield name="INTLINESNUM" caption="" mask="0xF"/>
        </register>
        <register name="ACTLR" offset="0x8" rw="RW" size="4" access-size="4" caption="Auxiliary Control Register">
          <bitfield name="DISMCYCINT" caption="Disable interruption of LDM/STM instructions" mask="0x1"/>
          <bitfield name="DISDEFWBUF" caption="Disable wruite buffer use during default memory map accesses" mask="0x2"/>
          <bitfield name="DISFOLD" caption="Disable IT folding" mask="0x4"/>
          <bitfield name="DISFPCA" caption="Disable automatic update of CONTROL.FPCA" mask="0x100"/>
          <bitfield name="DISOOFP" caption="Disable out-of-order FP instructions" mask="0x200"/>
        </register>
        <register name="CPUID" offset="0xD00" rw="R" size="4" access-size="4" initval="0x410FC240" caption="CPUID Base Register">
          <bitfield name="REVISION" caption="Processor revision number" mask="0xF"/>
          <bitfield name="PARTNO" caption="Process Part Number, 0xC24=Cortex-M4" mask="0xFFF0"/>
          <bitfield name="CONSTANT" caption="Constant" mask="0xF0000"/>
          <bitfield name="VARIANT" caption="Variant number" mask="0xF00000"/>
          <bitfield name="IMPLEMENTER" caption="Implementer code, 0x41=ARM" mask="0xFF000000"/>
        </register>
        <register name="ICSR" offset="0xD04" rw="RW" size="4" access-size="4" initval="0" caption="Interrupt Control and State Register">
          <bitfield name="VECTACTIVE" caption="Active exception number" mask="0x1FF"/>
          <bitfield name="RETTOBASE" caption="No preempted active exceptions to execute" mask="0x800"/>
          <bitfield name="VECTPENDING" caption="Exception number of the highest priority pending enabled exception" mask="0x3F000"/>
          <bitfield name="ISRPENDING" caption="Interrupt pending flag" mask="0x400000"/>
          <bitfield name="ISRPREEMPT" caption="Debug only" mask="0x800000"/>
          <bitfield name="PENDSTCLR" caption="SysTick clear-pending bit" mask="0x2000000" values="SystemControl_ICSR__PENDSTCLR"/>
          <bitfield name="PENDSTSET" caption="SysTick set-pending bit" mask="0x4000000" values="SystemControl_ICSR__PENDSTSET"/>
          <bitfield name="PENDSVCLR" caption="PendSV clear-pending bit" mask="0x8000000" values="SystemControl_ICSR__PENDSVCLR"/>
          <bitfield name="PENDSVSET" caption="PendSV set-pending bit" mask="0x10000000" values="SystemControl_ICSR__PENDSVSET"/>
          <bitfield name="NMIPENDSET" caption="NMI set-pending bit" mask="0x80000000" values="SystemControl_ICSR__NMIPENDSET"/>
        </register>
        <register name="VTOR" offset="0xD08" rw="RW" size="4" access-size="4" initval="0x00000000" caption="Vector Table Offset Register">
          <bitfield name="TBLOFF" caption="Vector table base offset" mask="0xFFFFFF80"/>
        </register>
        <register name="AIRCR" offset="0xD0C" rw="RW" size="4" access-size="4" initval="0xFA050000" caption="Application Interrupt and Reset Control Register">
          <bitfield name="VECTRESET" caption="Must write 0" mask="0x1"/>
          <bitfield name="VECTCLRACTIVE" caption="Must write 0" mask="0x2"/>
          <bitfield name="SYSRESETREQ" caption="System Reset Request" mask="0x4" values="SystemControl_AIRCR__SYSRESETREQ"/>
          <bitfield name="PRIGROUP" caption="Interrupt priority grouping" mask="0x700"/>
          <bitfield name="ENDIANNESS" caption="Data endianness, 0=little, 1=big" mask="0x8000" values="SystemControl_AIRCR__ENDIANNESS"/>
          <bitfield name="VECTKEY" caption="Register key" mask="0xFFFF0000"/>
        </register>
        <register name="SCR" offset="0xD10" rw="RW" size="4" access-size="4" initval="0" caption="System Control Register">
          <bitfield name="SLEEPONEXIT" caption="Sleep-on-exit on handler return" mask="0x2" values="SystemControl_SCR__SLEEPONEXIT"/>
          <bitfield name="SLEEPDEEP" caption="Deep Sleep used as low power mode" mask="0x4" values="SystemControl_SCR__SLEEPDEEP"/>
          <bitfield name="SEVONPEND" caption="Send Event on Pending bit" mask="0x10" values="SystemControl_SCR__SEVONPEND"/>
        </register>
        <register name="CCR" offset="0xD14" rw="RW" size="4" access-size="4" initval="0x00000200" caption="Configuration and Control Register">
          <bitfield name="NONBASETHRDENA" caption="Indicates how processor enters Thread mode" mask="0x1"/>
          <bitfield name="USERSETMPEND" caption="Enables unprivileged software access to STIR register" mask="0x2"/>
          <bitfield name="UNALIGN_TRP" caption="Enables unaligned access traps" mask="0x8" values="SystemControl_CCR__UNALIGN_TRP"/>
          <bitfield name="DIV_0_TRP" caption="Enables divide by 0 trap" mask="0x10"/>
          <bitfield name="BFHFNMIGN" caption="Ignore LDM/STM BusFault for -1/-2 priority handlers" mask="0x100"/>
          <bitfield name="STKALIGN" caption="Indicates stack alignment on exception entry" mask="0x200" values="SystemControl_CCR__STKALIGN"/>
        </register>
        <register name="SHPR1" offset="0xD18" rw="RW" size="4" access-size="4" caption="System Handler Priority Register 1">
          <bitfield name="PRI_4" caption="Priority of system handler 4, MemManage" mask="0xFF"/>
          <bitfield name="PRI_5" caption="Priority of system handler 5, BusFault" mask="0xFF00"/>
          <bitfield name="PRI_6" caption="Priority of system handler 6, UsageFault" mask="0xFF0000"/>
        </register>
        <register name="SHPR2" offset="0xD1C" rw="RW" size="4" access-size="4" initval="0" caption="System Handler Priority Register 2">
          <bitfield name="PRI_11" caption="Priority of system handler 11, SVCall" mask="0xFF000000"/>
        </register>
        <register name="SHPR3" offset="0xD20" rw="RW" size="4" access-size="4" initval="0" caption="System Handler Priority Register 3">
          <bitfield name="PRI_14" caption="Priority of system handler 14, PendSV" mask="0xFF0000"/>
          <bitfield name="PRI_15" caption="Priority of system handler 15, SysTick exception" mask="0xFF000000"/>
        </register>
        <register name="SHCSR" offset="0xD24" rw="RW" size="4" access-size="4" caption="System Handler Control and State Register">
          <bitfield name="MEMFAULTACT" caption="MemManage exception active bit" mask="0x1"/>
          <bitfield name="BUSFAULTACT" caption="BusFault exception active bit" mask="0x2"/>
          <bitfield name="USGFAULTACT" caption="UsageFault exception active bit" mask="0x8"/>
          <bitfield name="SVCALLACT" caption="SVCall active bit" mask="0x80"/>
          <bitfield name="MONITORACT" caption="DebugMonitor exception active bit" mask="0x100"/>
          <bitfield name="PENDSVACT" caption="PendSV exception active bit" mask="0x400"/>
          <bitfield name="SYSTICKACT" caption="SysTick exception active bit" mask="0x800"/>
          <bitfield name="USGFAULTPENDED" caption="UsageFault exception pending bit" mask="0x1000"/>
          <bitfield name="MEMFAULTPENDED" caption="MemManage exception pending bit" mask="0x2000"/>
          <bitfield name="BUSFAULTPENDED" caption="BusFault exception pending bit" mask="0x4000"/>
          <bitfield name="SVCALLPENDED" caption="SVCall pending bit" mask="0x8000"/>
          <bitfield name="MEMFAULTENA" caption="MemManage enable bit" mask="0x10000"/>
          <bitfield name="BUSFAULTENA" caption="BusFault enable bit" mask="0x20000"/>
          <bitfield name="USGFAULTENA" caption="UsageFault enable bit" mask="0x40000"/>
        </register>
        <register name="CFSR" offset="0xD28" rw="RW" size="4" access-size="4" caption="Configurable Fault Status Register">
          <bitfield name="IACCVIOL" caption="Instruction access violation" mask="0x1"/>
          <bitfield name="DACCVIOL" caption="Data access violation" mask="0x2"/>
          <bitfield name="MUNSTKERR" caption="MemManage Fault on unstacking for exception return" mask="0x8"/>
          <bitfield name="MSTKERR" caption="MemManage Fault on stacking for exception entry" mask="0x10"/>
          <bitfield name="MLSPERR" caption="MemManager Fault occured during FP lazy state preservation" mask="0x20"/>
          <bitfield name="MMARVALID" caption="MemManage Fault Address Register valid" mask="0x80"/>
          <bitfield name="IBUSERR" caption="Instruction bus error" mask="0x100"/>
          <bitfield name="PRECISERR" caption="Precise data bus error" mask="0x200"/>
          <bitfield name="IMPRECISERR" caption="Imprecise data bus error" mask="0x400"/>
          <bitfield name="UNSTKERR" caption="BusFault on unstacking for exception return" mask="0x800"/>
          <bitfield name="STKERR" caption="BusFault on stacking for exception entry" mask="0x1000"/>
          <bitfield name="LSPERR" caption="BusFault occured during FP lazy state preservation" mask="0x2000"/>
          <bitfield name="BFARVALID" caption="BusFault Address Register valid" mask="0x8000"/>
          <bitfield name="UNDEFINSTR" caption="Undefined instruction UsageFault" mask="0x10000"/>
          <bitfield name="INVSTATE" caption="Invalid state UsageFault" mask="0x20000"/>
          <bitfield name="INVPC" caption="Invalid PC load UsageFault" mask="0x40000"/>
          <bitfield name="NOCP" caption="No coprocessor UsageFault" mask="0x80000"/>
          <bitfield name="UNALIGNED" caption="Unaligned access UsageFault" mask="0x1000000"/>
          <bitfield name="DIVBYZERO" caption="Divide by zero UsageFault" mask="0x2000000"/>
        </register>
        <register name="HFSR" offset="0xD2C" rw="RW" size="4" access-size="4" caption="HardFault Status Register">
          <bitfield name="VECTTBL" caption="BusFault on a Vector Table read during exception processing" mask="0x2"/>
          <bitfield name="FORCED" caption="Forced Hard Fault" mask="0x40000000"/>
          <bitfield name="DEBUGEVT" caption="Debug: always write 0" mask="0x80000000"/>
        </register>
        <register name="DFSR" offset="0xD30" rw="RW" size="4" access-size="4" caption="Debug Fault Status Register">
          <bitfield name="HALTED" caption="" mask="0x1"/>
          <bitfield name="BKPT" caption="" mask="0x2"/>
          <bitfield name="DWTTRAP" caption="" mask="0x4"/>
          <bitfield name="VCATCH" caption="" mask="0x8"/>
          <bitfield name="EXTERNAL" caption="" mask="0x10"/>
        </register>
        <register name="MMFAR" offset="0xD34" rw="RW" size="4" access-size="4" caption="MemManage Fault Address Register">
          <bitfield name="ADDRESS" caption="Address that generated the MemManage fault" mask="0xFFFFFFFF"/>
        </register>
        <register name="BFAR" offset="0xD38" rw="RW" size="4" access-size="4" caption="BusFault Address Register">
          <bitfield name="ADDRESS" caption="Address that generated the BusFault" mask="0xFFFFFFFF"/>
        </register>
        <register name="AFSR" offset="0xD3C" rw="RW" size="4" access-size="4" caption="Auxiliary Fault Status Register">
          <bitfield name="IMPDEF" caption="AUXFAULT input signals" mask="0xFFFFFFFF"/>
        </register>
        <register name="PFR" offset="0xD40" rw="RW" size="4" access-size="4" count="2" caption="Processor Feature Register">
        </register>
        <register name="DFR" offset="0xD48" rw="R" size="4" access-size="4" caption="Debug Feature Register">
        </register>
        <register name="ADR" offset="0xD4C" rw="R" size="4" access-size="4" caption="Auxiliary Feature Register">
        </register>
        <register name="MMFR" offset="0xD50" rw="R" size="4" access-size="4" count="4" caption="Memory Model Feature Register">
        </register>
        <register name="ISAR" offset="0xD60" rw="R" size="4" access-size="4" count="5" caption="Instruction Set Attributes Register">
        </register>
        <register name="CPACR" offset="0xD88" rw="RW" size="4" access-size="4" caption="Coprocessor Access Control Register">
          <bitfield name="CP10" caption="Access privileges for coprocessor 10" mask="0x300000" values="SystemControl_CPACR__CP10"/>
          <bitfield name="CP11" caption="Access privileges for coprocessor 11" mask="0xC00000" values="SystemControl_CPACR__CP11"/>
        </register>
      </register-group>
      <value-group name="SystemControl_ICSR__NMIPENDSET">
        <value name="VALUE_0" caption="Write: no effect; read: NMI exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes NMI exception state to pending; read: NMI exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSTCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the SysTick exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSTSET">
        <value name="VALUE_0" caption="Write: no effect; read: SysTick exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes SysTick exception state to pending; read: SysTick exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVCLR">
        <value name="VALUE_0" caption="No effect" value="0"/>
        <value name="VALUE_1" caption="Removes the pending state from the PendSV exception" value="1"/>
      </value-group>
      <value-group name="SystemControl_ICSR__PENDSVSET">
        <value name="VALUE_0" caption="Write: no effect; read: PendSV exception is not pending" value="0"/>
        <value name="VALUE_1" caption="Write: changes PendSV exception state to pending; read: PendSV exception is pending" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__ENDIANNESS">
        <value name="VALUE_0" caption="Little-endian" value="0"/>
        <value name="VALUE_1" caption="Big-endian" value="1"/>
      </value-group>
      <value-group name="SystemControl_AIRCR__SYSRESETREQ">
        <value name="VALUE_0" caption="No system reset request" value="0"/>
        <value name="VALUE_1" caption="Asserts a signal to the outer system that requests a reset" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SEVONPEND">
        <value name="VALUE_0" caption="Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded" value="0"/>
        <value name="VALUE_1" caption="Enabled events and all interrupts, including disabled interrupts, can wakeup the processor" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPDEEP">
        <value name="VALUE_0" caption="Sleep" value="0"/>
        <value name="VALUE_1" caption="Deep sleep" value="1"/>
      </value-group>
      <value-group name="SystemControl_SCR__SLEEPONEXIT">
        <value name="VALUE_0" caption="Do not sleep when returning to Thread mode" value="0"/>
        <value name="VALUE_1" caption="Enter sleep, or deep sleep, on return from an ISR" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__STKALIGN">
        <value name="VALUE_0" caption="4-byte aligned" value="0"/>
        <value name="VALUE_1" caption="8-byte aligned" value="1"/>
      </value-group>
      <value-group name="SystemControl_CCR__UNALIGN_TRP">
        <value name="VALUE_0" caption="Do not trap unaligned halfword and word accesses" value="0"/>
        <value name="VALUE_1" caption="Trap unaligned halfword and word accesses" value="1"/>
      </value-group>
      <value-group name="SystemControl_CPACR__CP10">
        <value name="DENIED" caption="Access denied" value="0x0"/>
        <value name="PRIV" caption="Privileged access only" value="0x1"/>
        <value name="FULL" caption="Full access" value="0x3"/>
      </value-group>
      <value-group name="SystemControl_CPACR__CP11">
        <value name="DENIED" caption="Access denied" value="0x0"/>
        <value name="PRIV" caption="Privileged access only" value="0x1"/>
        <value name="FULL" caption="Full access" value="0x3"/>
      </value-group>
    </module>
    <module name="TPI" version="1.0.0" caption="Trace Port Interface Register">
      <register-group name="TPI" caption="Trace Port Interface Register">
        <register name="SSPSR" offset="0x0" rw="R" size="4" access-size="4" caption="Supported Parallel Port Size Register">
        </register>
        <register name="CSPSR" offset="0x4" rw="RW" size="4" access-size="4" caption="Current Parallel Port Size Register">
        </register>
        <register name="ACPR" offset="0x10" rw="RW" size="4" access-size="4" caption="Asynchronous Clock Prescaler Register">
          <bitfield name="PRESCALER" caption="" mask="0x1FFF"/>
        </register>
        <register name="SPPR" offset="0xF0" rw="RW" size="4" access-size="4" caption="Selected Pin Protocol Register">
          <bitfield name="TXMODE" caption="" mask="0x3"/>
        </register>
        <register name="FFSR" offset="0x300" rw="R" size="4" access-size="4" caption="Formatter and Flush Status Register">
          <bitfield name="FlInProg" caption="" mask="0x1"/>
          <bitfield name="FtStopped" caption="" mask="0x2"/>
          <bitfield name="TCPresent" caption="" mask="0x4"/>
          <bitfield name="FtNonStop" caption="" mask="0x8"/>
        </register>
        <register name="FFCR" offset="0x304" rw="RW" size="4" access-size="4" caption="Formatter and Flush Control Register">
          <bitfield name="EnFCont" caption="" mask="0x2"/>
          <bitfield name="TrigIn" caption="" mask="0x100"/>
        </register>
        <register name="FSCR" offset="0x308" rw="R" size="4" access-size="4" caption="Formatter Synchronization Counter Register">
        </register>
        <register name="TRIGGER" offset="0xEE8" rw="R" size="4" access-size="4" caption="TRIGGER">
          <bitfield name="TRIGGER" caption="" mask="0x1"/>
        </register>
        <register name="FIFO0" offset="0xEEC" rw="R" size="4" access-size="4" caption="Integration ETM Data">
          <bitfield name="ETM0" caption="" mask="0xFF"/>
          <bitfield name="ETM1" caption="" mask="0xFF00"/>
          <bitfield name="ETM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITATBCTR2" offset="0xEF0" rw="R" size="4" access-size="4" caption="ITATBCTR2">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="ITATBCTR0" offset="0xEF8" rw="R" size="4" access-size="4" caption="ITATBCTR0">
          <bitfield name="ATREADY" caption="" mask="0x1"/>
        </register>
        <register name="FIFO1" offset="0xEFC" rw="R" size="4" access-size="4" caption="Integration ITM Data">
          <bitfield name="ITM0" caption="" mask="0xFF"/>
          <bitfield name="ITM1" caption="" mask="0xFF00"/>
          <bitfield name="ITM2" caption="" mask="0xFF0000"/>
          <bitfield name="ETM_bytecount" caption="" mask="0x3000000"/>
          <bitfield name="ETM_ATVALID" caption="" mask="0x4000000"/>
          <bitfield name="ITM_bytecount" caption="" mask="0x18000000"/>
          <bitfield name="ITM_ATVALID" caption="" mask="0x20000000"/>
        </register>
        <register name="ITCTRL" offset="0xF00" rw="RW" size="4" access-size="4" caption="Integration Mode Control">
          <bitfield name="Mode" caption="" mask="0x1"/>
        </register>
        <register name="CLAIMSET" offset="0xFA0" rw="RW" size="4" access-size="4" atomic-op="set:CLAIMSET" caption="Claim tag set">
        </register>
        <register name="CLAIMCLR" offset="0xFA4" rw="RW" size="4" access-size="4" atomic-op="clear:CLAIMCLR" caption="Claim tag clear">
        </register>
        <register name="DEVID" offset="0xFC8" rw="R" size="4" access-size="4" caption="TPIU_DEVID">
          <bitfield name="NrTraceInput" caption="" mask="0x1"/>
          <bitfield name="AsynClkIn" caption="" mask="0x20"/>
          <bitfield name="MinBufSz" caption="" mask="0x1C0"/>
          <bitfield name="PTINVALID" caption="" mask="0x200"/>
          <bitfield name="MANCVALID" caption="" mask="0x400"/>
          <bitfield name="NRZVALID" caption="" mask="0x800"/>
        </register>
        <register name="DEVTYPE" offset="0xFCC" rw="R" size="4" access-size="4" caption="TPIU_DEVTYPE">
          <bitfield name="SubType" caption="" mask="0xF"/>
          <bitfield name="MajorType" caption="" mask="0xF0"/>
        </register>
      </register-group>
    </module>
  </modules>
  <pinouts>
    <pinout name="TQFP128">
      <pin position="16" pad="IN2"/>
      <pin position="17" pad="IP2"/>
      <pin position="27" pad="PA2"/>
      <pin position="28" pad="PA3"/>
      <pin position="29" pad="PA4"/>
      <pin position="30" pad="PA5"/>
      <pin position="31" pad="PA6"/>
      <pin position="32" pad="PA7"/>
      <pin position="5" pad="PA8"/>
      <pin position="6" pad="PA9"/>
      <pin position="25" pad="PA10"/>
      <pin position="26" pad="PA11"/>
      <pin position="37" pad="PA12"/>
      <pin position="38" pad="PA13"/>
      <pin position="39" pad="PA14"/>
      <pin position="40" pad="PA15"/>
      <pin position="33" pad="PA16"/>
      <pin position="34" pad="PA17"/>
      <pin position="35" pad="PA18"/>
      <pin position="36" pad="PA19"/>
      <pin position="46" pad="PA20"/>
      <pin position="63" pad="PA21"/>
      <pin position="64" pad="PA22"/>
      <pin position="65" pad="PA23"/>
      <pin position="66" pad="PA24"/>
      <pin position="67" pad="PA25"/>
      <pin position="68" pad="PA26"/>
      <pin position="69" pad="PA27"/>
      <pin position="70" pad="PA28"/>
      <pin position="71" pad="PA29"/>
      <pin position="72" pad="PA30"/>
      <pin position="74" pad="PB1"/>
      <pin position="75" pad="PB0"/>
      <pin position="76" pad="PB2"/>
      <pin position="77" pad="PA31"/>
      <pin position="81" pad="PB3"/>
      <pin position="82" pad="PB4"/>
      <pin position="83" pad="PB5"/>
      <pin position="84" pad="PB6"/>
      <pin position="85" pad="PB7"/>
      <pin position="86" pad="PB8"/>
      <pin position="87" pad="PB9"/>
      <pin position="88" pad="PB10"/>
      <pin position="89" pad="PB11"/>
      <pin position="90" pad="PB12"/>
      <pin position="91" pad="PB13"/>
      <pin position="92" pad="PB14"/>
      <pin position="93" pad="PB15"/>
      <pin position="94" pad="PB16"/>
      <pin position="95" pad="PB17"/>
      <pin position="96" pad="PB18"/>
      <pin position="97" pad="PB19"/>
      <pin position="98" pad="PB20"/>
      <pin position="100" pad="PB22"/>
      <pin position="101" pad="PB23"/>
      <pin position="102" pad="PB24"/>
      <pin position="103" pad="PB25"/>
      <pin position="104" pad="PB26"/>
      <pin position="105" pad="PC0"/>
      <pin position="106" pad="PC1"/>
      <pin position="109" pad="PC2"/>
      <pin position="110" pad="PC3"/>
      <pin position="112" pad="PC5"/>
      <pin position="113" pad="PC6"/>
      <pin position="114" pad="PC7"/>
      <pin position="115" pad="PC8"/>
      <pin position="116" pad="PC9"/>
      <pin position="118" pad="PC10"/>
      <pin position="119" pad="PC11"/>
      <pin position="121" pad="PC12"/>
      <pin position="122" pad="PC13"/>
      <pin position="123" pad="PC14"/>
      <pin position="124" pad="PC15"/>
      <pin position="125" pad="PC16"/>
      <pin position="126" pad="PC17"/>
      <pin position="127" pad="PC18"/>
      <pin position="128" pad="PC19"/>
      <pin position="1" pad="PC20"/>
      <pin position="2" pad="PC21"/>
      <pin position="3" pad="PC22"/>
      <pin position="4" pad="PD0"/>
      <pin position="42" pad="PD1"/>
      <pin position="43" pad="PD2"/>
      <pin position="7" pad="PD3"/>
      <pin position="8" pad="VP2"/>
      <pin position="9" pad="VP1"/>
      <pin position="10" pad="VN"/>
      <pin position="44" pad="PD12"/>
      <pin position="45" pad="PD13"/>
      <pin position="18" pad="IN1"/>
      <pin position="19" pad="IP1"/>
      <pin position="20" pad="PD16"/>
      <pin position="22" pad="PD17"/>
      <pin position="23" pad="PD18"/>
      <pin position="24" pad="PD19"/>
      <pin position="49" pad="NRST"/>
      <pin position="57" pad="FWUP"/>
      <pin position="58" pad="JTAGSEL"/>
      <pin position="62" pad="SDHN"/>
      <pin position="61" pad="TST"/>
      <pin position="56" pad="RTCOUT0"/>
      <pin position="55" pad="WKUP0_TMP0"/>
      <pin position="54" pad="WKUP1_TMP1"/>
      <pin position="53" pad="WKUP2_TMP2"/>
      <pin position="60" pad="XOUT32"/>
      <pin position="59" pad="XIN32"/>
      <pin position="21" pad="VDD3V3"/>
      <pin position="52" pad="VBAT"/>
      <pin position="51" pad="VDD3V3"/>
      <pin position="80" pad="VDD3V3"/>
      <pin position="99" pad="VDD3V3"/>
      <pin position="108" pad="VDD3V3"/>
      <pin position="120" pad="VDD3V3"/>
      <pin position="41" pad="VDDCORE"/>
      <pin position="50" pad="VDDCORE"/>
      <pin position="107" pad="VDDCORE"/>
      <pin position="117" pad="VDDCORE"/>
      <pin position="78" pad="VDDPLL"/>
      <pin position="47" pad="VDDOUT"/>
      <pin position="48" pad="VDD3V3"/>
      <pin position="73" pad="VREFP"/>
      <pin position="79" pad="VDDLCD"/>
      <pin position="111" pad="VDDIN_AFE"/>
      <pin position="13" pad="VDDA"/>
      <pin position="14" pad="VREF_AFE"/>
      <pin position="11" pad="GNDREF"/>
      <pin position="12" pad="GNDA"/>
      <pin position="15" pad="GND"/>
      <pin position="MCSPI_SPCK" pad="PD20" type="INTERNAL_129"/>
      <pin position="MCSPI_MOSI" pad="PD21" type="INTERNAL_130"/>
      <pin position="MCSPI_MISO" pad="PD22" type="INTERNAL_131"/>
      <pin position="MCSPI_NPCS0" pad="PD23" type="INTERNAL_132"/>
      <pin position="FSYNC" pad="PD24" type="INTERNAL_133"/>
      <pin position="DIN0" pad="PD25" type="INTERNAL_134"/>
      <pin position="DIN1" pad="PD26" type="INTERNAL_135"/>
      <pin position="DIN2" pad="PD27" type="INTERNAL_136"/>
      <pin position="DIN3" pad="PD28" type="INTERNAL_137"/>
      <pin position="MCLK_AFE" pad="PD29" type="INTERNAL_138"/>
      <pin position="NRST_AFE" pad="PD30" type="INTERNAL_139"/>
    </pinout>
  </pinouts>
</avr-tools-device-file>
