Analysis & Synthesis report for exmachine
Thu Jan 16 17:34:25 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 18. Source assignments for UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 19. Source assignments for UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 20. Source assignments for UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 21. Source assignments for UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 22. Source assignments for UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 23. Source assignments for UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 24. Source assignments for UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated
 25. Source assignments for COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated
 26. Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0
 27. Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0
 28. Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0
 29. Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0
 30. Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0
 31. Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0
 32. Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0
 33. Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0
 34. Parameter Settings for Inferred Entity Instance: COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "COUNTEUR_XYR_HIRES:counterxyr1"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 16 17:34:25 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; exmachine                                       ;
; Top-level Entity Name              ; TOP_UNIOC                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,488                                           ;
;     Total combinational functions  ; 3,836                                           ;
;     Dedicated logic registers      ; 2,077                                           ;
; Total registers                    ; 2077                                            ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 47,296                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; TOP_UNIOC          ; exmachine          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; UART_TX_FIFO.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX_FIFO.vhd                               ;         ;
; UART_TX.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_TX.vhd                                    ;         ;
; UART_RX_FIFO.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX_FIFO.vhd                               ;         ;
; UART_RX.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/UART_RX.vhd                                    ;         ;
; TIME_GENERATOR.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TIME_GENERATOR.vhd                             ;         ;
; PWM_GEN.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/PWM_GEN.vhd                                    ;         ;
; COUNTER_ROTATIF.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COUNTER_ROTATIF.vhd                            ;         ;
; CONTEUR_XYR_HIRES.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/CONTEUR_XYR_HIRES.vhd                          ;         ;
; TABLE_SINUS.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TABLE_SINUS.vhd                                ;         ;
; SERVO_SERIAL.vhd                               ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/SERVO_SERIAL.vhd                               ;         ;
; XRAM_SLAVE.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/XRAM_SLAVE.vhd                                 ;         ;
; COMPTEUR_32.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/COMPTEUR_32.vhd                                ;         ;
; TOP_UNIOC.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/TOP_UNIOC.vhd                                  ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                    ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                        ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                        ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; db/altsyncram_m5c1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_m5c1.tdf                         ;         ;
; db/altsyncram_pdp1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/altsyncram_pdp1.tdf                         ;         ;
; db/exmachine.ram0_table_sinus_137f8e1b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Makara/Documents/GitHub/elec_2014/exmachine/db/exmachine.ram0_table_sinus_137f8e1b.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,488 ;
;                                             ;       ;
; Total combinational functions               ; 3836  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1909  ;
;     -- 3 input functions                    ; 643   ;
;     -- <=2 input functions                  ; 1284  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2755  ;
;     -- arithmetic mode                      ; 1081  ;
;                                             ;       ;
; Total registers                             ; 2077  ;
;     -- Dedicated logic registers            ; 2077  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 48    ;
; Total memory bits                           ; 47296 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; H     ;
; Maximum fan-out                             ; 2153  ;
; Total fan-out                               ; 19346 ;
; Average fan-out                             ; 3.20  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |TOP_UNIOC                                   ; 3836 (579)        ; 2077 (348)   ; 47296       ; 0            ; 0       ; 0         ; 48   ; 0            ; |TOP_UNIOC                                                                                                      ; work         ;
;    |COMPTEUR_32:com1|                        ; 65 (65)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COMPTEUR_32:com1                                                                                     ; work         ;
;    |COMPTEUR_32:com2|                        ; 65 (65)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COMPTEUR_32:com2                                                                                     ; work         ;
;    |COMPTEUR_32:com3|                        ; 65 (65)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COMPTEUR_32:com3                                                                                     ; work         ;
;    |COMPTEUR_32:com4|                        ; 65 (65)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COMPTEUR_32:com4                                                                                     ; work         ;
;    |COUNTER_ROTATIF:counterrot1|             ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTER_ROTATIF:counterrot1                                                                          ; work         ;
;    |COUNTER_ROTATIF:counterrot2|             ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTER_ROTATIF:counterrot2                                                                          ; work         ;
;    |COUNTER_ROTATIF:counterrot3|             ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTER_ROTATIF:counterrot3                                                                          ; work         ;
;    |COUNTER_ROTATIF:counterrot4|             ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTER_ROTATIF:counterrot4                                                                          ; work         ;
;    |COUNTEUR_XYR_HIRES:counterxyr1|          ; 293 (286)         ; 96 (96)      ; 43200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1                                                                       ; work         ;
;       |TABLE_SINUS:sin|                      ; 7 (7)             ; 0 (0)        ; 43200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin                                                       ; work         ;
;          |altsyncram:TABLE_rtl_0|            ; 0 (0)             ; 0 (0)        ; 43200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0                                ; work         ;
;             |altsyncram_pdp1:auto_generated| ; 0 (0)             ; 0 (0)        ; 43200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated ; work         ;
;    |PWM_GEN:moteurs|                         ; 191 (191)         ; 82 (82)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|PWM_GEN:moteurs                                                                                      ; work         ;
;    |SERVO_SERIAL:servos|                     ; 516 (516)         ; 325 (325)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|SERVO_SERIAL:servos                                                                                  ; work         ;
;    |TIME_GENERATOR:timer|                    ; 156 (156)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|TIME_GENERATOR:timer                                                                                 ; work         ;
;    |UART_RX_FIFO:rx1|                        ; 238 (127)         ; 131 (79)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx1                                                                                     ; work         ;
;       |UART_RX:uart|                         ; 111 (111)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx1|UART_RX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_RX_FIFO:rx2|                        ; 238 (127)         ; 131 (79)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx2                                                                                     ; work         ;
;       |UART_RX:uart|                         ; 111 (111)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx2|UART_RX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_RX_FIFO:rx3|                        ; 238 (127)         ; 131 (79)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx3                                                                                     ; work         ;
;       |UART_RX:uart|                         ; 111 (111)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx3|UART_RX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_RX_FIFO:rx4|                        ; 271 (160)         ; 131 (79)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx4                                                                                     ; work         ;
;       |UART_RX:uart|                         ; 111 (111)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx4|UART_RX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_TX_FIFO:tx1|                        ; 200 (70)          ; 105 (54)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx1                                                                                     ; work         ;
;       |UART_TX:uart|                         ; 130 (130)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx1|UART_TX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_TX_FIFO:tx2|                        ; 200 (70)          ; 105 (54)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx2                                                                                     ; work         ;
;       |UART_TX:uart|                         ; 130 (130)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx2|UART_TX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_TX_FIFO:tx3|                        ; 200 (70)          ; 105 (54)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx3                                                                                     ; work         ;
;       |UART_TX:uart|                         ; 130 (130)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx3|UART_TX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |UART_TX_FIFO:tx4|                        ; 200 (70)          ; 105 (54)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx4                                                                                     ; work         ;
;       |UART_TX:uart|                         ; 130 (130)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx4|UART_TX:uart                                                                        ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0                                                               ; work         ;
;          |altsyncram_m5c1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated                                ; work         ;
;    |XRAM_SLAVE:xram|                         ; 28 (28)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_UNIOC|XRAM_SLAVE:xram                                                                                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 3600         ; 12           ; 3600         ; 12           ; 43200 ; db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif ;
; UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
; UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                           ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; XRAM_SLAVE:xram|addr_ff[1]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[2]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[3]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[4]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[5]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[6]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[7]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[0]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[8]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[9]                          ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[10]                         ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[11]                         ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[12]                         ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[13]                         ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[14]                         ; ALE                 ; yes                    ;
; XRAM_SLAVE:xram|addr_ff[15]                         ; ALE                 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------------------------+----------------------------------------+
; Register name                                                  ; Reason for Removal                     ;
+----------------------------------------------------------------+----------------------------------------+
; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|COSINUS[12..15] ; Stuck at GND due to stuck port data_in ;
; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|SINUS[12..15]   ; Stuck at GND due to stuck port data_in ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[12]                         ; Merged with UART_TX_FIFO:tx1|rpos[5]   ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[10]                         ; Merged with UART_TX_FIFO:tx1|rpos[4]   ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[8]                          ; Merged with UART_TX_FIFO:tx1|rpos[3]   ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[6]                          ; Merged with UART_TX_FIFO:tx1|rpos[2]   ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[4]                          ; Merged with UART_TX_FIFO:tx1|rpos[1]   ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[2]                          ; Merged with UART_TX_FIFO:tx1|rpos[0]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[12]                         ; Merged with UART_TX_FIFO:tx2|rpos[5]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[10]                         ; Merged with UART_TX_FIFO:tx2|rpos[4]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[8]                          ; Merged with UART_TX_FIFO:tx2|rpos[3]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[6]                          ; Merged with UART_TX_FIFO:tx2|rpos[2]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[4]                          ; Merged with UART_TX_FIFO:tx2|rpos[1]   ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[2]                          ; Merged with UART_TX_FIFO:tx2|rpos[0]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[12]                         ; Merged with UART_TX_FIFO:tx3|rpos[5]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[10]                         ; Merged with UART_TX_FIFO:tx3|rpos[4]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[8]                          ; Merged with UART_TX_FIFO:tx3|rpos[3]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[6]                          ; Merged with UART_TX_FIFO:tx3|rpos[2]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[4]                          ; Merged with UART_TX_FIFO:tx3|rpos[1]   ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[2]                          ; Merged with UART_TX_FIFO:tx3|rpos[0]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[12]                         ; Merged with UART_TX_FIFO:tx4|rpos[5]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[10]                         ; Merged with UART_TX_FIFO:tx4|rpos[4]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[8]                          ; Merged with UART_TX_FIFO:tx4|rpos[3]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[6]                          ; Merged with UART_TX_FIFO:tx4|rpos[2]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[4]                          ; Merged with UART_TX_FIFO:tx4|rpos[1]   ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[2]                          ; Merged with UART_TX_FIFO:tx4|rpos[0]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[6]                          ; Merged with UART_RX_FIFO:rx1|rpos[2]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[4]                          ; Merged with UART_RX_FIFO:rx1|rpos[1]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[2]                          ; Merged with UART_RX_FIFO:rx1|rpos[0]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[8]                          ; Merged with UART_RX_FIFO:rx1|rpos[3]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[10]                         ; Merged with UART_RX_FIFO:rx1|rpos[4]   ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[12]                         ; Merged with UART_RX_FIFO:rx1|rpos[5]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[6]                          ; Merged with UART_RX_FIFO:rx2|rpos[2]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[4]                          ; Merged with UART_RX_FIFO:rx2|rpos[1]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[2]                          ; Merged with UART_RX_FIFO:rx2|rpos[0]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[8]                          ; Merged with UART_RX_FIFO:rx2|rpos[3]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[10]                         ; Merged with UART_RX_FIFO:rx2|rpos[4]   ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[12]                         ; Merged with UART_RX_FIFO:rx2|rpos[5]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[6]                          ; Merged with UART_RX_FIFO:rx3|rpos[2]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[4]                          ; Merged with UART_RX_FIFO:rx3|rpos[1]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[2]                          ; Merged with UART_RX_FIFO:rx3|rpos[0]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[8]                          ; Merged with UART_RX_FIFO:rx3|rpos[3]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[10]                         ; Merged with UART_RX_FIFO:rx3|rpos[4]   ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[12]                         ; Merged with UART_RX_FIFO:rx3|rpos[5]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[6]                          ; Merged with UART_RX_FIFO:rx4|rpos[2]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[4]                          ; Merged with UART_RX_FIFO:rx4|rpos[1]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[2]                          ; Merged with UART_RX_FIFO:rx4|rpos[0]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[8]                          ; Merged with UART_RX_FIFO:rx4|rpos[3]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[10]                         ; Merged with UART_RX_FIFO:rx4|rpos[4]   ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[12]                         ; Merged with UART_RX_FIFO:rx4|rpos[5]   ;
; UART_TX_FIFO:tx1|rpos[6..31]                                   ; Lost fanout                            ;
; UART_TX_FIFO:tx2|rpos[6..31]                                   ; Lost fanout                            ;
; UART_TX_FIFO:tx3|rpos[6..31]                                   ; Lost fanout                            ;
; UART_TX_FIFO:tx4|rpos[6..31]                                   ; Lost fanout                            ;
; SERVO_SERIAL:servos|com0[13..31]                               ; Lost fanout                            ;
; SERVO_SERIAL:servos|com1[13..31]                               ; Lost fanout                            ;
; SERVO_SERIAL:servos|com2[13..31]                               ; Lost fanout                            ;
; SERVO_SERIAL:servos|com3[13..31]                               ; Lost fanout                            ;
; TIME_GENERATOR:timer|int_sec[10..31]                           ; Lost fanout                            ;
; Total Number of Removed Registers = 258                        ;                                        ;
+----------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+------------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name                ; Reason for Removal ; Registers Removed due to This Register                                           ;
+------------------------------+--------------------+----------------------------------------------------------------------------------+
; UART_TX_FIFO:tx1|rpos[31]    ; Lost Fanouts       ; UART_TX_FIFO:tx1|rpos[30], UART_TX_FIFO:tx1|rpos[29], UART_TX_FIFO:tx1|rpos[28], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[27], UART_TX_FIFO:tx1|rpos[26], UART_TX_FIFO:tx1|rpos[25], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[24], UART_TX_FIFO:tx1|rpos[23], UART_TX_FIFO:tx1|rpos[22], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[21], UART_TX_FIFO:tx1|rpos[20], UART_TX_FIFO:tx1|rpos[19], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[18], UART_TX_FIFO:tx1|rpos[17], UART_TX_FIFO:tx1|rpos[16], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[15], UART_TX_FIFO:tx1|rpos[14], UART_TX_FIFO:tx1|rpos[13], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[12], UART_TX_FIFO:tx1|rpos[11], UART_TX_FIFO:tx1|rpos[10], ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[9], UART_TX_FIFO:tx1|rpos[8], UART_TX_FIFO:tx1|rpos[7],    ;
;                              ;                    ; UART_TX_FIFO:tx1|rpos[6]                                                         ;
; UART_TX_FIFO:tx2|rpos[31]    ; Lost Fanouts       ; UART_TX_FIFO:tx2|rpos[30], UART_TX_FIFO:tx2|rpos[29], UART_TX_FIFO:tx2|rpos[28], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[27], UART_TX_FIFO:tx2|rpos[26], UART_TX_FIFO:tx2|rpos[25], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[24], UART_TX_FIFO:tx2|rpos[23], UART_TX_FIFO:tx2|rpos[22], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[21], UART_TX_FIFO:tx2|rpos[20], UART_TX_FIFO:tx2|rpos[19], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[18], UART_TX_FIFO:tx2|rpos[17], UART_TX_FIFO:tx2|rpos[16], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[15], UART_TX_FIFO:tx2|rpos[14], UART_TX_FIFO:tx2|rpos[13], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[12], UART_TX_FIFO:tx2|rpos[11], UART_TX_FIFO:tx2|rpos[10], ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[9], UART_TX_FIFO:tx2|rpos[8], UART_TX_FIFO:tx2|rpos[7],    ;
;                              ;                    ; UART_TX_FIFO:tx2|rpos[6]                                                         ;
; UART_TX_FIFO:tx3|rpos[31]    ; Lost Fanouts       ; UART_TX_FIFO:tx3|rpos[30], UART_TX_FIFO:tx3|rpos[29], UART_TX_FIFO:tx3|rpos[28], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[27], UART_TX_FIFO:tx3|rpos[26], UART_TX_FIFO:tx3|rpos[25], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[24], UART_TX_FIFO:tx3|rpos[23], UART_TX_FIFO:tx3|rpos[22], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[21], UART_TX_FIFO:tx3|rpos[20], UART_TX_FIFO:tx3|rpos[19], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[18], UART_TX_FIFO:tx3|rpos[17], UART_TX_FIFO:tx3|rpos[16], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[15], UART_TX_FIFO:tx3|rpos[14], UART_TX_FIFO:tx3|rpos[13], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[12], UART_TX_FIFO:tx3|rpos[11], UART_TX_FIFO:tx3|rpos[10], ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[9], UART_TX_FIFO:tx3|rpos[8], UART_TX_FIFO:tx3|rpos[7],    ;
;                              ;                    ; UART_TX_FIFO:tx3|rpos[6]                                                         ;
; UART_TX_FIFO:tx4|rpos[31]    ; Lost Fanouts       ; UART_TX_FIFO:tx4|rpos[30], UART_TX_FIFO:tx4|rpos[29], UART_TX_FIFO:tx4|rpos[28], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[27], UART_TX_FIFO:tx4|rpos[26], UART_TX_FIFO:tx4|rpos[25], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[24], UART_TX_FIFO:tx4|rpos[23], UART_TX_FIFO:tx4|rpos[22], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[21], UART_TX_FIFO:tx4|rpos[20], UART_TX_FIFO:tx4|rpos[19], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[18], UART_TX_FIFO:tx4|rpos[17], UART_TX_FIFO:tx4|rpos[16], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[15], UART_TX_FIFO:tx4|rpos[14], UART_TX_FIFO:tx4|rpos[13], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[12], UART_TX_FIFO:tx4|rpos[11], UART_TX_FIFO:tx4|rpos[10], ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[9], UART_TX_FIFO:tx4|rpos[8], UART_TX_FIFO:tx4|rpos[7],    ;
;                              ;                    ; UART_TX_FIFO:tx4|rpos[6]                                                         ;
; SERVO_SERIAL:servos|com0[31] ; Lost Fanouts       ; SERVO_SERIAL:servos|com0[30], SERVO_SERIAL:servos|com0[29],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[28], SERVO_SERIAL:servos|com0[27],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[26], SERVO_SERIAL:servos|com0[25],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[24], SERVO_SERIAL:servos|com0[23],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[22], SERVO_SERIAL:servos|com0[21],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[20], SERVO_SERIAL:servos|com0[19],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[18], SERVO_SERIAL:servos|com0[17],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[16], SERVO_SERIAL:servos|com0[15],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com0[14], SERVO_SERIAL:servos|com0[13]                       ;
; SERVO_SERIAL:servos|com1[31] ; Lost Fanouts       ; SERVO_SERIAL:servos|com1[30], SERVO_SERIAL:servos|com1[29],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[28], SERVO_SERIAL:servos|com1[27],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[26], SERVO_SERIAL:servos|com1[25],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[24], SERVO_SERIAL:servos|com1[23],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[22], SERVO_SERIAL:servos|com1[21],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[20], SERVO_SERIAL:servos|com1[19],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[18], SERVO_SERIAL:servos|com1[17],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[16], SERVO_SERIAL:servos|com1[15],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com1[14], SERVO_SERIAL:servos|com1[13]                       ;
; SERVO_SERIAL:servos|com2[31] ; Lost Fanouts       ; SERVO_SERIAL:servos|com2[30], SERVO_SERIAL:servos|com2[29],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[28], SERVO_SERIAL:servos|com2[27],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[26], SERVO_SERIAL:servos|com2[25],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[24], SERVO_SERIAL:servos|com2[23],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[22], SERVO_SERIAL:servos|com2[21],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[20], SERVO_SERIAL:servos|com2[19],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[18], SERVO_SERIAL:servos|com2[17],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[16], SERVO_SERIAL:servos|com2[15],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com2[14], SERVO_SERIAL:servos|com2[13]                       ;
; SERVO_SERIAL:servos|com3[31] ; Lost Fanouts       ; SERVO_SERIAL:servos|com3[30], SERVO_SERIAL:servos|com3[29],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[28], SERVO_SERIAL:servos|com3[27],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[26], SERVO_SERIAL:servos|com3[25],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[24], SERVO_SERIAL:servos|com3[23],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[22], SERVO_SERIAL:servos|com3[21],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[20], SERVO_SERIAL:servos|com3[19],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[18], SERVO_SERIAL:servos|com3[17],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[16], SERVO_SERIAL:servos|com3[15],                      ;
;                              ;                    ; SERVO_SERIAL:servos|com3[14], SERVO_SERIAL:servos|com3[13]                       ;
+------------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2077  ;
; Number of registers using Synchronous Clear  ; 192   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1534  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; PWM_GEN:moteurs|diviseur[0]                ; 2       ;
; PWM_GEN:moteurs|diviseur[31]               ; 2       ;
; PWM_GEN:moteurs|compteur[0]                ; 5       ;
; PWM_GEN:moteurs|compteur[31]               ; 2       ;
; SERVO_SERIAL:servos|diviseur[0]            ; 2       ;
; SERVO_SERIAL:servos|diviseur[31]           ; 2       ;
; SERVO_SERIAL:servos|compteur[31]           ; 2       ;
; SERVO_SERIAL:servos|compteur[0]            ; 4       ;
; SERVO_SERIAL:servos|com0[0]                ; 10      ;
; SERVO_SERIAL:servos|com1[0]                ; 8       ;
; SERVO_SERIAL:servos|com2[0]                ; 11      ;
; SERVO_SERIAL:servos|com3[0]                ; 11      ;
; UART_TX_FIFO:tx1|UART_TX:uart|delayer[0]   ; 2       ;
; UART_TX_FIFO:tx1|UART_TX:uart|delayer[31]  ; 2       ;
; UART_TX_FIFO:tx2|UART_TX:uart|delayer[0]   ; 2       ;
; UART_TX_FIFO:tx2|UART_TX:uart|delayer[31]  ; 2       ;
; UART_TX_FIFO:tx3|UART_TX:uart|delayer[0]   ; 2       ;
; UART_TX_FIFO:tx3|UART_TX:uart|delayer[31]  ; 2       ;
; UART_TX_FIFO:tx4|UART_TX:uart|delayer[0]   ; 2       ;
; UART_TX_FIFO:tx4|UART_TX:uart|delayer[31]  ; 2       ;
; COMPTEUR_32:com4|compt[0]                  ; 2       ;
; COMPTEUR_32:com1|compt[0]                  ; 2       ;
; COMPTEUR_32:com2|compt[0]                  ; 2       ;
; COMPTEUR_32:com3|compt[0]                  ; 2       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intPosX[31] ; 9       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intPosY[31] ; 9       ;
; COMPTEUR_32:com4|compt[31]                 ; 2       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intRot[31]  ; 9       ;
; COMPTEUR_32:com1|compt[31]                 ; 2       ;
; COMPTEUR_32:com2|compt[31]                 ; 2       ;
; COMPTEUR_32:com3|compt[31]                 ; 2       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intRot[0]   ; 3       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intPosY[0]  ; 1       ;
; COUNTEUR_XYR_HIRES:counterxyr1|intPosX[0]  ; 1       ;
; UART_RX_FIFO:rx4|UART_RX:uart|delayer[0]   ; 3       ;
; UART_RX_FIFO:rx4|UART_RX:uart|delayer[31]  ; 3       ;
; UART_RX_FIFO:rx3|UART_RX:uart|delayer[0]   ; 3       ;
; UART_RX_FIFO:rx3|UART_RX:uart|delayer[31]  ; 3       ;
; UART_RX_FIFO:rx2|UART_RX:uart|delayer[0]   ; 3       ;
; UART_RX_FIFO:rx2|UART_RX:uart|delayer[31]  ; 3       ;
; UART_RX_FIFO:rx1|UART_RX:uart|delayer[0]   ; 3       ;
; UART_RX_FIFO:rx1|UART_RX:uart|delayer[31]  ; 3       ;
; Total number of inverted registers = 42    ;         ;
+--------------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                           ;
+----------------------------------------+-----------------------------+
; Register Name                          ; RAM Name                    ;
+----------------------------------------+-----------------------------+
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[0]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[1]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[2]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[3]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[4]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[5]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[6]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[7]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[8]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[9]  ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[10] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[11] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[12] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[13] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[14] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[15] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[16] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[17] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[18] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[19] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx1|fifo_rtl_0_bypass[20] ; UART_TX_FIFO:tx1|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[0]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[1]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[2]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[3]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[4]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[5]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[6]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[7]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[8]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[9]  ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[10] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[11] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[12] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[13] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[14] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[15] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[16] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[17] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[18] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[19] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx2|fifo_rtl_0_bypass[20] ; UART_TX_FIFO:tx2|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[0]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[1]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[2]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[3]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[4]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[5]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[6]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[7]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[8]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[9]  ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[10] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[11] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[12] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[13] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[14] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[15] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[16] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[17] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[18] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[19] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx3|fifo_rtl_0_bypass[20] ; UART_TX_FIFO:tx3|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[0]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[1]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[2]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[3]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[4]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[5]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[6]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[7]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[8]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[9]  ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[10] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[11] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[12] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[13] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[14] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[15] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[16] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[17] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[18] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[19] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_TX_FIFO:tx4|fifo_rtl_0_bypass[20] ; UART_TX_FIFO:tx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[0]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[1]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[2]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[3]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[4]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[5]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[6]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[7]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[8]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[9]  ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[10] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[11] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[12] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[13] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[14] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[15] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[16] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[17] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[18] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[19] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx1|fifo_rtl_0_bypass[20] ; UART_RX_FIFO:rx1|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[0]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[1]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[2]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[3]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[4]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[5]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[6]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[7]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[8]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[9]  ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[10] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[11] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[12] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[13] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[14] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[15] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[16] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[17] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[18] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[19] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx2|fifo_rtl_0_bypass[20] ; UART_RX_FIFO:rx2|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[0]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[1]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[2]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[3]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[4]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[5]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[6]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[7]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[8]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[9]  ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[10] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[11] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[12] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[13] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[14] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[15] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[16] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[17] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[18] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[19] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx3|fifo_rtl_0_bypass[20] ; UART_RX_FIFO:rx3|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[0]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[1]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[2]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[3]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[4]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[5]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[6]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[7]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[8]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[9]  ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[10] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[11] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[12] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[13] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[14] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[15] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[16] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[17] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[18] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[19] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
; UART_RX_FIFO:rx4|fifo_rtl_0_bypass[20] ; UART_RX_FIFO:rx4|fifo_rtl_0 ;
+----------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                      ;
+---------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                               ; Type ;
+---------------------------------------------------------------+------------------------------------------------------------+------+
; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|SINUS[0..11]   ; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|TABLE_rtl_0 ; RAM  ;
; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|COSINUS[0..11] ; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|TABLE_rtl_0 ; RAM  ;
+---------------------------------------------------------------+------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|PWM_GEN:moteurs|diviseur[11]                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|diviseur[24]            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_UNIOC|PWM_GEN:moteurs|copy[12]                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|PWM_GEN:moteurs|compteur[28]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|wpos[11]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|rpos[22]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|wpos[9]                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|rpos[31]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|wpos[3]                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|rpos[6]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|wpos[24]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|rpos[28]                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com2|compt[25]                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com4|compt[19]                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com1|compt[14]                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com3|compt[15]                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|rpos[13]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|rpos[25]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|rpos[18]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|rpos[11]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|wpos[11]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|wpos[23]                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|wpos[4]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|wpos[31]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|SOFT_RESET[4]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|MOTEUR1[5]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|MOTEUR2[1]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO1[13]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO1[7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO2[13]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO2[2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO3[13]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO3[3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO4[8]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO4[7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO5[15]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO5[1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO6[8]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO6[6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO7[13]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO7[4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO8[11]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO8[3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO9[8]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO9[4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO10[9]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO10[7]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO11[14]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO11[1]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO12[9]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO12[0]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO13[10]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO13[2]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO14[15]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO14[3]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO15[15]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO15[5]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO16[13]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|SERVO16[5]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|MOTEUR3[6]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|MOTEUR4[0]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|RELATION[22]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|RELATION[11]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP_UNIOC|RELATION[0]                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|UART_RX:uart|buffSortie[6] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|UART_RX:uart|buffSortie[9] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|UART_RX:uart|buffSortie[2] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|UART_RX:uart|buffSortie[2] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|UART_TX:uart|buffSortie[1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|UART_TX:uart|buffSortie[1] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|UART_TX:uart|buffSortie[7] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|UART_TX:uart|buffSortie[4] ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|UART_TX:uart|delayer[29]   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|UART_TX:uart|etat[1]       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|UART_TX:uart|delayer[8]    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|UART_TX:uart|etat[7]       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|UART_TX:uart|delayer[26]   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|UART_TX:uart|etat[4]       ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|UART_TX:uart|delayer[12]   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|UART_TX:uart|etat[10]      ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|compteur[23]            ;
; 6:1                ; 60 bits   ; 240 LEs       ; 60 LEs               ; 180 LEs                ; Yes        ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|intPosX[4]   ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|intRot[9]    ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|UART_RX:uart|delayer[20]   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|UART_RX:uart|etat[2]       ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|UART_RX:uart|delayer[13]   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|UART_RX:uart|etat[8]       ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|UART_RX:uart|delayer[6]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|UART_RX:uart|etat[4]       ;
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|UART_RX:uart|delayer[21]   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|UART_RX:uart|etat[3]       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|intRot[30]   ;
; 12:1               ; 30 bits   ; 240 LEs       ; 30 LEs               ; 210 LEs                ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com0[1]                 ;
; 12:1               ; 30 bits   ; 240 LEs       ; 30 LEs               ; 210 LEs                ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com1[28]                ;
; 12:1               ; 30 bits   ; 240 LEs       ; 30 LEs               ; 210 LEs                ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com2[16]                ;
; 12:1               ; 30 bits   ; 240 LEs       ; 30 LEs               ; 210 LEs                ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com3[7]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|PWM_GEN:moteurs|diviseur[0]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|diviseur[0]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|PWM_GEN:moteurs|compteur[0]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com2|compt[31]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com4|compt[31]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com1|compt[0]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_UNIOC|COMPTEUR_32:com3|compt[31]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx1|UART_TX:uart|delayer[31]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx2|UART_TX:uart|delayer[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx3|UART_TX:uart|delayer[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_TX_FIFO:tx4|UART_TX:uart|delayer[31]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|compteur[31]            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|intPosX[31]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx1|UART_RX:uart|delayer[31]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx2|UART_RX:uart|delayer[31]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx3|UART_RX:uart|delayer[0]    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_UNIOC|UART_RX_FIFO:rx4|UART_RX:uart|delayer[31]   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com0[31]                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com1[31]                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com2[31]                ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |TOP_UNIOC|SERVO_SERIAL:servos|com3[31]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|Add4         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_TX_FIFO:tx1|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_TX_FIFO:tx2|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_TX_FIFO:tx3|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_TX_FIFO:tx4|rpos                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |TOP_UNIOC|COUNTEUR_XYR_HIRES:counterxyr1|Add2         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_RX_FIFO:rx1|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_RX_FIFO:rx2|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_RX_FIFO:rx3|rpos                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_RX_FIFO:rx4|rpos                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TOP_UNIOC|UART_RX_FIFO:rx4|Add0                       ;
; 127:1              ; 2 bits    ; 168 LEs       ; 106 LEs              ; 62 LEs                 ; No         ; |TOP_UNIOC|Mux1                                        ;
; 130:1              ; 4 bits    ; 344 LEs       ; 224 LEs              ; 120 LEs                ; No         ; |TOP_UNIOC|Mux5                                        ;
; 130:1              ; 2 bits    ; 172 LEs       ; 116 LEs              ; 56 LEs                 ; No         ; |TOP_UNIOC|Mux7                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0|altsyncram_m5c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0|altsyncram_pdp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 6                    ; Untyped                     ;
; NUMWORDS_B                         ; 64                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_m5c1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------+
; Parameter Name                     ; Value                                          ; Type                             ;
+------------------------------------+------------------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ; Untyped                          ;
; WIDTH_A                            ; 12                                             ; Untyped                          ;
; WIDTHAD_A                          ; 12                                             ; Untyped                          ;
; NUMWORDS_A                         ; 3600                                           ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                          ;
; WIDTH_B                            ; 12                                             ; Untyped                          ;
; WIDTHAD_B                          ; 12                                             ; Untyped                          ;
; NUMWORDS_B                         ; 3600                                           ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK0                                         ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                         ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                          ;
; BYTE_SIZE                          ; 8                                              ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                          ;
; INIT_FILE                          ; db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II                                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_pdp1                                ; Untyped                          ;
+------------------------------------+------------------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                     ;
; Entity Instance                           ; UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_TX_FIFO:tx2|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_TX_FIFO:tx3|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_TX_FIFO:tx4|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_RX_FIFO:rx1|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_RX_FIFO:rx2|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_RX_FIFO:rx3|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; UART_RX_FIFO:rx4|altsyncram:fifo_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 3600                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 12                                                                    ;
;     -- NUMWORDS_B                         ; 3600                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "COUNTEUR_XYR_HIRES:counterxyr1"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rot[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 16 17:34:01 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exmachine -c exmachine
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx_fifo.vhd
    Info (12022): Found design unit 1: UART_TX_FIFO-Behavioral
    Info (12023): Found entity 1: UART_TX_FIFO
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: UART_TX-Behavioral
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx_fifo.vhd
    Info (12022): Found design unit 1: UART_RX_FIFO-comportement
    Info (12023): Found entity 1: UART_RX_FIFO
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: UART_RX-Behavioral
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 2 design units, including 1 entities, in source file ebi_slave.vhd
    Info (12022): Found design unit 1: EBI_SLAVE-comportement
    Info (12023): Found entity 1: EBI_SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file time_generator.vhd
    Info (12022): Found design unit 1: TIME_GENERATOR-Behavioral
    Info (12023): Found entity 1: TIME_GENERATOR
Info (12021): Found 2 design units, including 1 entities, in source file spi_slave.vhd
    Info (12022): Found design unit 1: SPI_SLAVE-Behavioral
    Info (12023): Found entity 1: SPI_SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file servo_gen.vhd
    Info (12022): Found design unit 1: SERVO_GEN-Behavioral
    Info (12023): Found entity 1: SERVO_GEN
Info (12021): Found 2 design units, including 1 entities, in source file pwm_gen.vhd
    Info (12022): Found design unit 1: PWM_GEN-Behavioral
    Info (12023): Found entity 1: PWM_GEN
Info (12021): Found 2 design units, including 1 entities, in source file counteur_xyr.vhd
    Info (12022): Found design unit 1: COUNTEUR_XYR-Behavioral
    Info (12023): Found entity 1: COUNTEUR_XYR
Info (12021): Found 2 design units, including 1 entities, in source file counter_rotatif.vhd
    Info (12022): Found design unit 1: COUNTER_ROTATIF-Behavioral
    Info (12023): Found entity 1: COUNTER_ROTATIF
Info (12021): Found 2 design units, including 1 entities, in source file exmachine.vhd
    Info (12022): Found design unit 1: exmachine-comportement
    Info (12023): Found entity 1: exmachine
Info (12021): Found 2 design units, including 1 entities, in source file paralel_slave.vhd
    Info (12022): Found design unit 1: PARALEL_SLAVE-Behavioral
    Info (12023): Found entity 1: PARALEL_SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file debugger.vhd
    Info (12022): Found design unit 1: DEBUGGER-Behavioral
    Info (12023): Found entity 1: DEBUGGER
Info (12021): Found 2 design units, including 1 entities, in source file stdlogic_to_bcd.vhd
    Info (12022): Found design unit 1: STDLOGIC_TO_BCD-Behavioral
    Info (12023): Found entity 1: STDLOGIC_TO_BCD
Info (12021): Found 2 design units, including 1 entities, in source file stdlogic32_to_bcd.vhd
    Info (12022): Found design unit 1: STDLOGIC32_TO_BCD-Behavioral
    Info (12023): Found entity 1: STDLOGIC32_TO_BCD
Info (12021): Found 2 design units, including 1 entities, in source file debugger2.vhd
    Info (12022): Found design unit 1: DEBUGGER2-Behavioral
    Info (12023): Found entity 1: DEBUGGER2
Info (12021): Found 2 design units, including 1 entities, in source file serial_receiver.vhd
    Info (12022): Found design unit 1: SERIAL_RECEIVER-Behavioral
    Info (12023): Found entity 1: SERIAL_RECEIVER
Info (12021): Found 2 design units, including 1 entities, in source file serial_assembler.vhd
    Info (12022): Found design unit 1: SERIAL_ASSEMBLER-Behavioral
    Info (12023): Found entity 1: SERIAL_ASSEMBLER
Info (12021): Found 2 design units, including 1 entities, in source file conteur_xyr_hires.vhd
    Info (12022): Found design unit 1: COUNTEUR_XYR_HIRES-Behavioral
    Info (12023): Found entity 1: COUNTEUR_XYR_HIRES
Info (12021): Found 2 design units, including 1 entities, in source file table_sinus.vhd
    Info (12022): Found design unit 1: TABLE_SINUS-Behavioral
    Info (12023): Found entity 1: TABLE_SINUS
Info (12021): Found 2 design units, including 1 entities, in source file table_cosinus.vhd
    Info (12022): Found design unit 1: TABLE_COSINUS-Behavioral
    Info (12023): Found entity 1: TABLE_COSINUS
Info (12021): Found 2 design units, including 1 entities, in source file servo_serial.vhd
    Info (12022): Found design unit 1: SERVO_SERIAL-Behavioral
    Info (12023): Found entity 1: SERVO_SERIAL
Info (12021): Found 2 design units, including 1 entities, in source file xram_slave.vhd
    Info (12022): Found design unit 1: XRAM_SLAVE-comportement
    Info (12023): Found entity 1: XRAM_SLAVE
Info (12021): Found 2 design units, including 1 entities, in source file compteur_32.vhd
    Info (12022): Found design unit 1: COMPTEUR_32-comportement
    Info (12023): Found entity 1: COMPTEUR_32
Info (12021): Found 2 design units, including 1 entities, in source file top_unioc.vhd
    Info (12022): Found design unit 1: TOP_UNIOC-comportement
    Info (12023): Found entity 1: TOP_UNIOC
Info (12127): Elaborating entity "TOP_UNIOC" for the top level hierarchy
Info (12128): Elaborating entity "PWM_GEN" for hierarchy "PWM_GEN:moteurs"
Info (12128): Elaborating entity "SERVO_SERIAL" for hierarchy "SERVO_SERIAL:servos"
Info (12128): Elaborating entity "TIME_GENERATOR" for hierarchy "TIME_GENERATOR:timer"
Info (12128): Elaborating entity "COUNTER_ROTATIF" for hierarchy "COUNTER_ROTATIF:counterrot1"
Info (12128): Elaborating entity "COUNTEUR_XYR_HIRES" for hierarchy "COUNTEUR_XYR_HIRES:counterxyr1"
Warning (10639): VHDL warning at CONTEUR_XYR_HIRES.vhd(137): constant value overflow
Warning (10639): VHDL warning at CONTEUR_XYR_HIRES.vhd(138): constant value overflow
Info (12128): Elaborating entity "TABLE_SINUS" for hierarchy "COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin"
Info (12128): Elaborating entity "COMPTEUR_32" for hierarchy "COMPTEUR_32:com1"
Info (12128): Elaborating entity "UART_TX_FIFO" for hierarchy "UART_TX_FIFO:tx1"
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TX_FIFO:tx1|UART_TX:uart"
Info (12128): Elaborating entity "UART_RX_FIFO" for hierarchy "UART_RX_FIFO:rx1"
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX_FIFO:rx1|UART_RX:uart"
Info (12128): Elaborating entity "XRAM_SLAVE" for hierarchy "XRAM_SLAVE:xram"
Warning (10631): VHDL Process Statement warning at XRAM_SLAVE.vhd(36): inferring latch(es) for signal or variable "addr_ff", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "addr_ff[0]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[1]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[2]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[3]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[4]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[5]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[6]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[7]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[8]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[9]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[10]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[11]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[12]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[13]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[14]" at XRAM_SLAVE.vhd(36)
Info (10041): Inferred latch for "addr_ff[15]" at XRAM_SLAVE.vhd(36)
Warning (276020): Inferred RAM node "UART_TX_FIFO:tx1|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_TX_FIFO:tx2|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_TX_FIFO:tx3|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_TX_FIFO:tx4|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_RX_FIFO:rx1|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_RX_FIFO:rx2|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_RX_FIFO:rx3|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "UART_RX_FIFO:rx4|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 9 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_TX_FIFO:tx1|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_TX_FIFO:tx2|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_TX_FIFO:tx3|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_TX_FIFO:tx4|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_RX_FIFO:rx1|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_RX_FIFO:rx2|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_RX_FIFO:rx3|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "UART_RX_FIFO:rx4|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|TABLE_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 3600
        Info (286033): Parameter NUMWORDS_B set to 3600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif
Info (12130): Elaborated megafunction instantiation "UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "UART_TX_FIFO:tx1|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf
    Info (12023): Found entity 1: altsyncram_m5c1
Info (12130): Elaborated megafunction instantiation "COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0"
Info (12133): Instantiated megafunction "COUNTEUR_XYR_HIRES:counterxyr1|TABLE_SINUS:sin|altsyncram:TABLE_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3600"
    Info (12134): Parameter "NUMWORDS_B" = "3600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/exmachine.ram0_TABLE_SINUS_137f8e1b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdp1.tdf
    Info (12023): Found entity 1: altsyncram_pdp1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DIRBUF2" is stuck at GND
Info (17049): 202 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4676 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 15 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4552 logic cells
    Info (21064): Implemented 76 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 539 megabytes
    Info: Processing ended: Thu Jan 16 17:34:25 2014
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:23


