// Seed: 2978500603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_22 = 32'd7,
    parameter id_24 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output reg id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_17;
  assign id_17 = -1;
  localparam  id_18  =  -1 'b0 !==  1 'b0 ,  id_19  =  -1 'b0 ,  id_20  =  1 'b0 ,  id_21  =  id_6  ,  id_22  =  id_17  ,  id_23  =  id_9  ,  id_24  =  -1  ,  id_25  =  (  id_25  )  ,  id_26  =  1  ,  id_27  =  id_12  ,  id_28  =  id_23  ;
  wire id_29, id_30;
  assign id_8[id_22 : 1'b0||1||id_24] = id_28;
  final begin : LABEL_0
    if (id_19);
    id_15 = 1'b0;
  end
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_16,
      id_5,
      id_1,
      id_3,
      id_29,
      id_6
  );
  wire id_32;
  wire id_33;
endmodule
