$date
	Mon Oct 16 14:49:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_tb $end
$scope module pc $end
$var wire 1 ! clk $end
$var wire 1 " freeze $end
$var wire 32 # in [31:0] $end
$var wire 1 $ rst $end
$var reg 32 % out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
b11001 #
x"
0!
$end
#10
1!
#20
0!
#25
0$
#30
b11001 %
1!
#40
0!
#50
1!
#60
0!
#70
1!
#80
0!
b1111101001 #
#90
b1111101001 %
1!
#100
0!
#110
1!
#120
0!
#130
1!
#135
1"
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
b111110111 #
#200
0!
#210
1!
#220
0!
#230
1!
#240
0!
#245
0"
#250
b111110111 %
1!
#260
0!
#270
1!
#280
0!
#290
1!
#300
0!
#310
1!
#320
0!
#330
1!
#340
0!
#345
