

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Nov 24 10:25:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2987|     4207| 29.870 us | 42.070 us |  2987|  4207|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str239, i32 0, i32 0, [1 x i8]* @p_str240, [1 x i8]* @p_str241, [1 x i8]* @p_str242, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str243, [1 x i8]* @p_str244)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str233, i32 0, i32 0, [1 x i8]* @p_str234, [1 x i8]* @p_str235, [1 x i8]* @p_str236, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str237, [1 x i8]* @p_str238)"   --->   Operation 7 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !189"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !193"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_0_V = alloca [16 x i32], align 4" [attention.cpp:21]   --->   Operation 11 'alloca' 'input_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_0 = alloca [16 x i32], align 4"   --->   Operation 12 'alloca' 'output_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader30.0" [attention.cpp:26]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_0_0 = phi i5 [ %add_ln26, %0 ], [ 0, %arrayctor.loop4.preheader ]" [attention.cpp:26]   --->   Operation 14 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %j_0_0, -16" [attention.cpp:26]   --->   Operation 15 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 16 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %j_0_0, 1" [attention.cpp:26]   --->   Operation 17 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit, label %0" [attention.cpp:26]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %j_0_0 to i64" [attention.cpp:27]   --->   Operation 19 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [attention.cpp:27]   --->   Operation 20 'read' 'tmp_V' <Predicate = (!icmp_ln26)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [16 x i32]* %input_0_V, i64 0, i64 %zext_ln27" [attention.cpp:27]   --->   Operation 21 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "store i32 %tmp_V, i32* %input_0_V_addr, align 4" [attention.cpp:27]   --->   Operation 22 'store' <Predicate = (!icmp_ln26)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %.preheader30.0" [attention.cpp:26]   --->   Operation 23 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @attention([16 x i32]* %input_0_V, [16 x i32]* %output_0)" [attention.cpp:30]   --->   Operation 24 'call' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "call fastcc void @attention([16 x i32]* %input_0_V, [16 x i32]* %output_0)" [attention.cpp:30]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader.0" [attention.cpp:58]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%j9_0_0 = phi i5 [ %add_ln58, %1 ], [ 0, %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]" [attention.cpp:58]   --->   Operation 27 'phi' 'j9_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.36ns)   --->   "%icmp_ln58 = icmp eq i5 %j9_0_0, -16" [attention.cpp:58]   --->   Operation 28 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 29 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.78ns)   --->   "%add_ln58 = add i5 %j9_0_0, 1" [attention.cpp:58]   --->   Operation 30 'add' 'add_ln58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %2, label %1" [attention.cpp:58]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %j9_0_0 to i64" [attention.cpp:59]   --->   Operation 32 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [16 x i32]* %output_0, i64 0, i64 %zext_ln59" [attention.cpp:59]   --->   Operation 33 'getelementptr' 'output_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (2.32ns)   --->   "%tmp_V_1 = load i32* %output_0_addr, align 4" [attention.cpp:59]   --->   Operation 34 'load' 'tmp_V_1' <Predicate = (!icmp_ln58)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:60]   --->   Operation 35 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.95>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%tmp_V_1 = load i32* %output_0_addr, align 4" [attention.cpp:59]   --->   Operation 36 'load' 'tmp_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)" [attention.cpp:59]   --->   Operation 37 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader.0" [attention.cpp:58]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0', attention.cpp:26) with incoming values : ('add_ln26', attention.cpp:26) [56]  (1.77 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (attention.cpp:27) [63]  (3.63 ns)
	'store' operation ('store_ln27', attention.cpp:27) of variable 'tmp.V', attention.cpp:27 on array 'input[0].V', attention.cpp:21 [65]  (2.32 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j9_0_0', attention.cpp:58) with incoming values : ('add_ln58', attention.cpp:58) [71]  (1.77 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j9_0_0', attention.cpp:58) with incoming values : ('add_ln58', attention.cpp:58) [71]  (0 ns)
	'getelementptr' operation ('output_0_addr', attention.cpp:59) [78]  (0 ns)
	'load' operation ('tmp.V', attention.cpp:59) on array 'output_0' [79]  (2.32 ns)

 <State 5>: 5.96ns
The critical path consists of the following:
	'load' operation ('tmp.V', attention.cpp:59) on array 'output_0' [79]  (2.32 ns)
	fifo write on port 'strm_out_V_V' (attention.cpp:59) [80]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
