// Seed: 1464506019
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7
);
  wire id_9;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    output uwire id_0,
    input wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input uwire _id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8,
    output wand id_9,
    output supply1 id_10,
    input wand id_11
);
  assign id_2 = -1 & id_3;
  logic [id_5 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_6,
      id_4,
      id_2,
      id_7
  );
endmodule
