# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../CNN.srcs/sources_1/new/CNN.sv" \
"../../../../../KERNEL_binary/KERNEL_binary.srcs/sources_1/new/kernel.sv" \
"../../../../CNN.srcs/sim_1/new/CNN_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
