Partition Merge report for Top
Fri Feb 21 23:32:44 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Partition Merge Summary                                                          ;
+------------------------------------+---------------------------------------------+
; Partition Merge Status             ; Successful - Fri Feb 21 23:32:44 2020       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Top                                         ;
; Top-level Entity Name              ; Top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 23,197                                      ;
;     Total combinational functions  ; 19,949                                      ;
;     Dedicated logic registers      ; 12,585                                      ;
; Total registers                    ; 12585                                       ;
; Total pins                         ; 152                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,672,898                                   ;
; Embedded Multiplier 9-bit elements ; 279                                         ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; Source File            ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                   ; Details ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CS_I                                                                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS                                                                                                 ; N/A     ;
; CS_I                                                                                                                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADCs:ADCs_Inst|TLC549_Control_Logic:TLC549_Control_Logic_inst_IA|CS                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_a[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_a[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[0]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[1]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[2]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[3]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[4]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[5]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[6]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|q_b[7]                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|q_b[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|wren_a                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Writing_Finish_Flag~_wirecell                                                                                                            ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|wren_a                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Writing_Finish_Flag~_wirecell                                                                                                            ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[0]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[0]~0                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[0]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[0]~0                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[10]                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[10]~1                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[10]                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[10]~1                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[1]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[1]~2                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[1]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[1]~2                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[2]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[2]~3                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[2]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[2]~3                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[3]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[3]~4                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[3]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[3]~4                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[4]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[4]~5                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[4]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[4]~5                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[5]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[5]~6                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[5]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[5]~6                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[6]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[6]~7                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[6]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[6]~7                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[7]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[7]~8                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[7]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[7]~8                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[8]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[8]~9                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[8]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[8]~9                                                                                                                     ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[9]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[9]~10                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|Nios_Read_Write[9]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Nios_Read_Write[9]~10                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[0]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[0]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[10]                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[10]                                                                                                              ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[10]                                                                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[10]                                                                                                              ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[1]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[1]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[2]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[2]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[2]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[2]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[3]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[3]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[3]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[3]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[4]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[4]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[4]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[4]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[5]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[5]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[5]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[5]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[6]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[6]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[6]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[6]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[7]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[7]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[7]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[7]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[8]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[8]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[8]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[8]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[9]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[9]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[9]                                                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|PhaseA_GUI_Read_Address[9]                                                                                                               ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[0]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[0]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[0]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[0]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[10]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[10]                                                                                                                       ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[10]                                                                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[10]                                                                                                                       ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[1]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[1]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[1]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[1]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[2]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[2]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[2]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[2]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[3]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[3]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[3]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[3]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[4]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[4]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[4]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[4]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[5]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[5]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[5]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[5]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[6]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[6]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[6]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[6]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[7]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[7]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[7]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[7]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[8]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[8]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[8]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[8]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[9]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[9]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Sample_Counter[9]                                                                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Sample_Counter[9]                                                                                                                        ; N/A     ;
; DATA_Store:DATA_Store_inst|Writing_Finish_Flag                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Writing_Finish_Flag                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|Writing_Finish_Flag                                                                                                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|Writing_Finish_Flag                                                                                                                      ; N/A     ;
; SW4                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW4                                                                                                                                                                 ; N/A     ;
; SW4                                                                                                                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW4                                                                                                                                                                 ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[0]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[1]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[2]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[3]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[4]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[4]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[4]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[5]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[5]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[5]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[6]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[6]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[6]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[7]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[7]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|q_a[7]               ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[0]~0                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[0]~0                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[0]~0                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[0]~0                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[10]~10                                                                                                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[10]~10                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[10]~10                                                                                                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[10]~10                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[11]~11                                                                                                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[11]~11                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[11]~11                                                                                                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[11]~11                                                                                                                    ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[1]~1                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[1]~1                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[1]~1                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[1]~1                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[2]~2                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[2]~2                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[2]~2                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[2]~2                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[3]~3                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[3]~3                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[3]~3                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[3]~3                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[4]~4                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[4]~4                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[4]~4                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[4]~4                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[5]~5                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[5]~5                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[5]~5                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[5]~5                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[6]~6                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[6]~6                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[6]~6                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[6]~6                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[7]~7                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[7]~7                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[7]~7                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[7]~7                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[8]~8                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[8]~8                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[8]~8                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[8]~8                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[9]~9                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[9]~9                                                                                                                      ; N/A     ;
; DATA_Store:DATA_Store_inst|GUI_Read_Write[9]~9                                                                                                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; DATA_Store:DATA_Store_inst|GUI_Read_Write[9]~9                                                                                                                      ; N/A     ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_PLL:vga_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[1] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_PLL:vga_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[1] ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                                                                                                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                 ; N/A     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                       ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top     ; pzdyqx:nabboc ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 21389   ; 125           ; 234              ; 1474                           ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Total combinational functions               ; 19004   ; 122           ; 213              ; 610                            ; 0                              ;
; Logic element usage by number of LUT inputs ;         ;               ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 4437    ; 54            ; 98               ; 292                            ; 0                              ;
;     -- 3 input functions                    ; 7848    ; 22            ; 70               ; 186                            ; 0                              ;
;     -- <=2 input functions                  ; 6719    ; 46            ; 45               ; 132                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Logic elements by mode                      ;         ;               ;                  ;                                ;                                ;
;     -- normal mode                          ; 9673    ; 118           ; 204              ; 521                            ; 0                              ;
;     -- arithmetic mode                      ; 9331    ; 4             ; 9                ; 89                             ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Total registers                             ; 11148   ; 72            ; 119              ; 1246                           ; 0                              ;
;     -- Dedicated logic registers            ; 11148   ; 72            ; 119              ; 1246                           ; 0                              ;
;     -- I/O registers                        ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Virtual pins                                ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 152     ; 0             ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 279     ; 0             ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 1373890 ; 0             ; 0                ; 299008                         ; 0                              ;
; Total RAM block bits                        ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1       ; 0             ; 0                ; 0                              ; 0                              ;
; PLL                                         ; 0       ; 0             ; 0                ; 0                              ; 2                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Connections                                 ;         ;               ;                  ;                                ;                                ;
;     -- Input Connections                    ; 16897   ; 73            ; 182              ; 1793                           ; 2                              ;
;     -- Registered Input Connections         ; 16433   ; 30            ; 129              ; 1426                           ; 0                              ;
;     -- Output Connections                   ; 1039    ; 5             ; 452              ; 35                             ; 17416                          ;
;     -- Registered Output Connections        ; 99      ; 3             ; 452              ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Internal Connections                        ;         ;               ;                  ;                                ;                                ;
;     -- Total Connections                    ; 112587  ; 562           ; 1549             ; 7730                           ; 17420                          ;
;     -- Registered Connections               ; 54210   ; 313           ; 1150             ; 5750                           ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; External Connections                        ;         ;               ;                  ;                                ;                                ;
;     -- Top                                  ; 224     ; 31            ; 343              ; 732                            ; 16606                          ;
;     -- pzdyqx:nabboc                        ; 31      ; 0             ; 47               ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                     ; 343     ; 47            ; 24               ; 220                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 732     ; 0             ; 220              ; 64                             ; 812                            ;
;     -- hard_block:auto_generated_inst       ; 16606   ; 0             ; 0                ; 812                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Partition Interface                         ;         ;               ;                  ;                                ;                                ;
;     -- Input Ports                          ; 79      ; 11            ; 144              ; 288                            ; 2                              ;
;     -- Output Ports                         ; 167     ; 4             ; 161              ; 161                            ; 4                              ;
;     -- Bidir Ports                          ; 16      ; 0             ; 0                ; 0                              ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Registered Ports                            ;         ;               ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0       ; 3             ; 3                ; 152                            ; 0                              ;
;     -- Registered Output Ports              ; 0       ; 3             ; 88               ; 147                            ; 0                              ;
;                                             ;         ;               ;                  ;                                ;                                ;
; Port Connectivity                           ;         ;               ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0       ; 0             ; 3                ; 17                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0       ; 0             ; 53               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0       ; 0             ; 0                ; 19                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0       ; 0             ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0       ; 0             ; 113              ; 77                             ; 0                              ;
;     -- Output Ports with no Source          ; 0       ; 0             ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0       ; 2             ; 118              ; 91                             ; 1                              ;
;     -- Output Ports with no Fanout          ; 0       ; 0             ; 98               ; 149                            ; 0                              ;
+---------------------------------------------+---------+---------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                  ; Partition ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ADC_clk_I                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_clk_I                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_clk_I~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; ADC_clk_V                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_clk_V                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_clk_V~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blank_n                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blank_n                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blank_n~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Blue[7]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Blue[7]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Blue[7]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; CS_I                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CS_I                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CS_I~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; CS_V                                                                                                                                                                                                                                  ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- CS_V                                                                                                                                                                                                                           ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- CS_V~output                                                                                                                                                                                                                    ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[0]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[0]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[0]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[1]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[1]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[1]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[2]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[2]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[2]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[3]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[3]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[3]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[4]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[4]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[4]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[5]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[5]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[5]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[6]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[6]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[6]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Green[7]                                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Green[7]                                                                                                                                                                                                                       ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Green[7]~output                                                                                                                                                                                                                ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Hsync                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Hsync                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Hsync~output                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LEDG[0]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[0]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[0]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LEDG[1]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[1]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[1]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; LEDG[2]                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDG[2]                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDG[2]~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseA_DATA_In_I                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseA_DATA_In_I                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseA_DATA_In_I~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseA_DATA_In_V                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseA_DATA_In_V                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseA_DATA_In_V~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseB_DATA_In_I                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseB_DATA_In_I                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseB_DATA_In_I~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseB_DATA_In_V                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseB_DATA_In_V                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseB_DATA_In_V~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseC_DATA_In_I                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseC_DATA_In_I                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseC_DATA_In_I~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; PhaseC_DATA_In_V                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- PhaseC_DATA_In_V                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- PhaseC_DATA_In_V~input                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_A                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_A                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_A~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_A_Neg                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_A_Neg                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_A_Neg~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_B                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_B                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_B~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_B_Neg                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_B_Neg                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_B_Neg~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_C                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_C                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_C~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Phase_C_Neg                                                                                                                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Phase_C_Neg                                                                                                                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Phase_C_Neg~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Push_0                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- Push_0                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Push_0~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Push_1                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- Push_1                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Push_1~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Push_2                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- Push_2                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Push_2~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Push_3                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- Push_3                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- Push_3~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[0]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[0]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[0]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[1]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[1]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[1]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[2]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[2]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[2]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[3]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[3]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[3]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[4]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[4]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[4]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[5]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[5]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[5]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[6]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[6]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[6]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Red[7]                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Red[7]                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Red[7]~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[0]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[0]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[0]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[10]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[10]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[10]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[11]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[11]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[11]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[12]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[12]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[12]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[13]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[13]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[13]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[14]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[14]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[14]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[15]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[15]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[15]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[16]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[16]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[16]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[17]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[17]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[17]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[18]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[18]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[18]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[19]                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[19]                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[19]~output                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[1]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[1]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[1]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[2]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[2]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[2]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[3]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[3]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[3]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[4]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[4]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[4]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[5]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[5]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[5]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[6]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[6]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[6]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[7]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[7]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[7]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[8]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[8]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[8]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_Address[9]                                                                                                                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_Address[9]                                                                                                                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_Address[9]~output                                                                                                                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_CE_N                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_CE_N                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_CE_N~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[0]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[0]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[0]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[10]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[10]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[10]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[11]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[11]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[11]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[12]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[12]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[12]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[13]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[13]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[13]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[14]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[14]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[14]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[15]                                                                                                                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[15]                                                                                                                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[15]~output                                                                                                                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[1]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[1]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[1]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[2]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[2]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[2]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[3]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[3]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[3]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[4]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[4]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[4]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[5]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[5]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[5]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[6]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[6]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[6]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[7]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[7]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[7]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[8]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[8]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[8]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_DQ[9]                                                                                                                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- SRAM_DQ[9]                                                                                                                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- SRAM_DQ[9]~output                                                                                                                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_LB_N                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_LB_N                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_LB_N~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_OE_N                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_OE_N                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_OE_N~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_UB_N                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_UB_N                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_UB_N~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SRAM_WE_N                                                                                                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- SRAM_WE_N                                                                                                                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- SRAM_WE_N~output                                                                                                                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW0                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW0                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW0~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW1                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW1                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW1~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW10                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW10                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW10~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW12                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW12                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW12~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW13                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW13                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW13~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW14                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW14                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW14~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW15                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW15                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW15~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW16                                                                                                                                                                                                                                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW16                                                                                                                                                                                                                           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW16~input                                                                                                                                                                                                                     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW2                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW2                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW2~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW3                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW3                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW3~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW4                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW4                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW4~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW5                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW5                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW5~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW7                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW7                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW7~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW8                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW8                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW8~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; SW9                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW9                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW9~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Sync_n                                                                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Sync_n                                                                                                                                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Sync_n~output                                                                                                                                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                 ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; Vsync                                                                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- Vsync                                                                                                                                                                                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Vsync~output                                                                                                                                                                                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; clk                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- clk                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- clk~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_NiosII_Controlled_Section_JTAG_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                               ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; jtag.bp.u0_niosii_cpu_the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci_the_NiosII_Controlled_Section_NiosII_cpu_debug_slave_wrapper_NiosII_Controlled_Section_NiosII_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; laejrgibqjgjcajif0v92jmfv                                                                                                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_0_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_1_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_2_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_3_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_4_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_5_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_6_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_a_7_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_0_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_1_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_2_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_3_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_4_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_5_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_6_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_q_b_7_                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_GUI_Nios_PhaseA_Voltage_inst_wren_a                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_0_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_10_                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_1_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_2_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_3_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_4_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_5_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_6_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_7_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_8_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Nios_Read_Write_9_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_0_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_10_                                                                                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_1_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_2_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_3_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_4_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_5_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_6_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_7_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_8_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_PhaseA_GUI_Read_Address_9_                                                                                                                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_0_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_10_                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_1_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_2_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_3_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_4_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_5_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_6_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_7_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_8_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Sample_Counter_9_                                                                                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; pre_syn.bp.DATA_Store_inst_Writing_Finish_Flag                                                                                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
; reset                                                                                                                                                                                                                                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- reset                                                                                                                                                                                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- reset~input                                                                                                                                                                                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                       ;           ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                                   ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 23,197                                                                                                                                     ;
;                                             ;                                                                                                                                            ;
; Total combinational functions               ; 19949                                                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                                                            ;
;     -- 4 input functions                    ; 4881                                                                                                                                       ;
;     -- 3 input functions                    ; 8126                                                                                                                                       ;
;     -- <=2 input functions                  ; 6942                                                                                                                                       ;
;                                             ;                                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                                            ;
;     -- normal mode                          ; 10516                                                                                                                                      ;
;     -- arithmetic mode                      ; 9433                                                                                                                                       ;
;                                             ;                                                                                                                                            ;
; Total registers                             ; 12585                                                                                                                                      ;
;     -- Dedicated logic registers            ; 12585                                                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                                                          ;
;                                             ;                                                                                                                                            ;
; I/O pins                                    ; 152                                                                                                                                        ;
; Total memory bits                           ; 1672898                                                                                                                                    ;
;                                             ;                                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 279                                                                                                                                        ;
;                                             ;                                                                                                                                            ;
; Total PLLs                                  ; 2                                                                                                                                          ;
;     -- PLLs                                 ; 2                                                                                                                                          ;
;                                             ;                                                                                                                                            ;
; Maximum fan-out node                        ; Sines_topde2:Sines_topde2_inst|Sines_topde2_clock_module:u_Sines_topde2_clock_module_inst|altpll:u_altpll|altpll_8cm:auto_generated|clk[0] ;
; Maximum fan-out                             ; 8148                                                                                                                                       ;
; Total fan-out                               ; 107920                                                                                                                                     ;
; Average fan-out                             ; 3.14                                                                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Current:GUI_Nios_PhaseA_Current_inst|altsyncram:altsyncram_component|altsyncram_g4c2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseA_Voltage:GUI_Nios_PhaseA_Voltage_inst|altsyncram:altsyncram_component|altsyncram_d0e2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; M9K  ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Current:GUI_Nios_PhaseB_Current_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseB_Voltage:GUI_Nios_PhaseB_Voltage_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseC_Current:GUI_Nios_PhaseC_Current_inst|altsyncram:altsyncram_component|altsyncram_g4c2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|GUI_Nios_PhaseC_Voltage:GUI_Nios_PhaseC_Voltage_inst|altsyncram:altsyncram_component|altsyncram_eic2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseA:PhaseA_inst|altsyncram:altsyncram_component|altsyncram_lrg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M9K  ; Single Port      ; 405          ; 10           ; --           ; --           ; 4050   ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseA_PWM:PhaseA_PWM_inst|altsyncram:altsyncram_component|altsyncram_7ue1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 405          ; 1            ; --           ; --           ; 405    ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseB_Analog:PhaseB_Analog_inst|altsyncram:altsyncram_component|altsyncram_lrg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; M9K  ; Single Port      ; 405          ; 10           ; --           ; --           ; 4050   ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseB_PWM:PhaseB_PWM_inst|altsyncram:altsyncram_component|altsyncram_7ue1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 405          ; 1            ; --           ; --           ; 405    ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseC_PWM:PhaseC_PWM_inst|altsyncram:altsyncram_component|altsyncram_7ue1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 405          ; 1            ; --           ; --           ; 405    ; None                                        ;
; DATA_Store:DATA_Store_inst|PhaseC_Tri_Analog:PhaseC_Tri_Analog_inst|altsyncram:altsyncram_component|altsyncram_lrg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; M9K  ; Single Port      ; 405          ; 10           ; --           ; --           ; 4050   ; None                                        ;
; GUI:GUI_inst|Font_ROM:Font_ROM_inst|altsyncram:altsyncram_component|altsyncram_h4c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                            ; M9K  ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; font_rom.mif                                ;
; GUI:GUI_inst|HarmonicROM:HarmonicROM_inst|altsyncram:Ram0_rtl_0|altsyncram_k071:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048   ; db/Top.rom0_HarmonicROM_cbc6f101.hdl.mif    ;
; GUI:GUI_inst|JUSTLOGO_Colormap:JUSTLOGO_Colormap_inst|altsyncram:altsyncram_component|altsyncram_g4d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                          ; M9K  ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; ./Colormap_JUSTLOGO.mif                     ;
; GUI:GUI_inst|JUSTLOGO_DATA:JUSTLOGO_DATA_inst|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M9K  ; ROM              ; 5625         ; 8            ; --           ; --           ; 45000  ; ./DATA_JUSTLOGO.mif                         ;
; GUI:GUI_inst|MyNameROM:MyNameROM_inst|altsyncram:WideOr1_rtl_0|altsyncram_hpu:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                  ; AUTO ; ROM              ; 32           ; 43           ; --           ; --           ; 1376   ; Top.Top0.rtl.mif                            ;
; GUI:GUI_inst|PWM_Jumps_ROM:PWM_Jumps_ROM_inst|altsyncram:WideOr5_rtl_0|altsyncram_jpu:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; ROM              ; 32           ; 43           ; --           ; --           ; 1376   ; Top.Top1.rtl.mif                            ;
; GUI:GUI_inst|Slider_Colormap:Slider_Colormap_inst|altsyncram:altsyncram_component|altsyncram_ssc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                              ; M9K  ; ROM              ; 256          ; 24           ; --           ; --           ; 6144   ; ./Colormap_Slider.mif                       ;
; GUI:GUI_inst|Slider_DATA:Slider_DATA_inst|altsyncram:altsyncram_component|altsyncram_mhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                      ; M9K  ; ROM              ; 17020        ; 8            ; --           ; --           ; 136160 ; ./DATA_Slider.mif                           ;
; GUI:GUI_inst|StringROM:StringROM_inst|altsyncram:Ram0_rtl_0|altsyncram_dr61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; ROM              ; 64           ; 64           ; --           ; --           ; 4096   ; db/Top.rom0_StringROM_69eb8aa4.hdl.mif      ;
; GUI:GUI_inst|TimeBar_Colormap:TimeBar_Colormap_inst|altsyncram:altsyncram_component|altsyncram_j3b1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 32           ; 24           ; --           ; --           ; 768    ; ../Colormap_TimeBar.mif                     ;
; GUI:GUI_inst|TimeBar_DATA:TimeBar_DATA_inst|altsyncram:altsyncram_component|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                    ; M9K  ; ROM              ; 7290         ; 8            ; --           ; --           ; 58320  ; ../DATA_TimeBar.mif                         ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_Character_Buffer:character_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                         ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_FIFO:fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_JTAG:jtag|NiosII_Controlled_Section_JTAG_scfifo_r:the_NiosII_Controlled_Section_JTAG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_JTAG:jtag|NiosII_Controlled_Section_JTAG_scfifo_w:the_NiosII_Controlled_Section_JTAG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_bht_module:NiosII_Controlled_Section_NiosII_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_dc_data_module:NiosII_Controlled_Section_NiosII_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_dc_tag_module:NiosII_Controlled_Section_NiosII_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 13           ; 64           ; 13           ; 832    ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_dc_victim_module:NiosII_Controlled_Section_NiosII_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_ic_data_module:NiosII_Controlled_Section_NiosII_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_udd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_ic_tag_module:NiosII_Controlled_Section_NiosII_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_f7d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_nios2_oci:the_NiosII_Controlled_Section_NiosII_cpu_nios2_oci|NiosII_Controlled_Section_NiosII_cpu_nios2_ocimem:the_NiosII_Controlled_Section_NiosII_cpu_nios2_ocimem|NiosII_Controlled_Section_NiosII_cpu_ociram_sp_ram_module:NiosII_Controlled_Section_NiosII_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_register_bank_a_module:NiosII_Controlled_Section_NiosII_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_NiosII:niosii|NiosII_Controlled_Section_NiosII_cpu:cpu|NiosII_Controlled_Section_NiosII_cpu_register_bank_b_module:NiosII_Controlled_Section_NiosII_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                        ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_OnChip_Memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_uti1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000 ; NiosII_Controlled_Section_OnChip_Memory.hex ;
; NiosII_Controlled_Section:u0|NiosII_Controlled_Section_Pixel_Buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328   ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|Sin13:u_Sin13|altshift_taps:negate_reg_reg_rtl_0|shift_taps_plm:auto_generated|altsyncram_m4b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 10           ; 11           ; 10           ; 11           ; 110    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|Sin13:u_Sin13|altshift_taps:z5_p_rtl_0|shift_taps_bkm:auto_generated|altsyncram_m1b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 3            ; 11           ; 3            ; 11           ; 33     ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:Delay_reg_rtl_0|shift_taps_rlm:auto_generated|altsyncram_43b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 98           ; 6            ; 98           ; 6            ; 588    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:HwModeRegister15_reg_rtl_0|shift_taps_1mm:auto_generated|altsyncram_m2b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 66           ; 8            ; 66           ; 528    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:HwModeRegister19_reg_rtl_0|shift_taps_ulm:auto_generated|altsyncram_u4b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 12           ; 22           ; 12           ; 22           ; 264    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:HwModeRegister21_reg_rtl_0|shift_taps_dkm:auto_generated|altsyncram_r861:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 3            ; 31           ; 3            ; 31           ; 93     ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:HwModeRegister27_reg_rtl_0|shift_taps_ekm:auto_generated|altsyncram_02b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 13           ; 4            ; 13           ; 4            ; 52     ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:delayMatch10_reg_rtl_0|shift_taps_jkm:auto_generated|altsyncram_42b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 2            ; 47           ; 2            ; 47           ; 94     ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_0|shift_taps_tlm:auto_generated|altsyncram_i5b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 18           ; 16           ; 18           ; 16           ; 288    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:delayMatch14_reg_rtl_1|shift_taps_8mm:auto_generated|altsyncram_m5b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 17           ; 37           ; 17           ; 37           ; 629    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:delayMatch55_reg_rtl_0|shift_taps_4mm:auto_generated|altsyncram_e5b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 22           ; 28           ; 22           ; 28           ; 616    ; None                                        ;
; Sines_topde2:Sines_topde2_inst|Sines:u_Sines|altshift_taps:delayMatch65_reg_rtl_0|shift_taps_kkm:auto_generated|altsyncram_12b1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 20           ; 5            ; 20           ; 5            ; 100    ; None                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib24:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 4096         ; 73           ; 4096         ; 73           ; 299008 ; None                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------------+
; Partition Merge DSP Block Usage Summary             ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 17          ;
; Simple Multipliers (18-bit)           ; 131         ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 279         ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 58          ;
; Mixed Sign Embedded Multipliers       ; 58          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Feb 21 23:32:40 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off Top -c Top --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "pzdyqx:nabboc"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 179 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (15897): PLL "NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_PLL:vga_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/db/altpll_8fb2.tdf Line: 28
Warning (15899): PLL "NiosII_Controlled_Section:u0|NiosII_Controlled_Section_VGA_PLL:vga_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: T:/FPGA_Projects/Qsys_Projects/ClosedLoop_System/db/altpll_8fb2.tdf Line: 28
Info (21057): Implemented 25319 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 23764 logic cells
    Info (21064): Implemented 1117 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 279 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Fri Feb 21 23:32:45 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


