---
date: 2024-03-21
tags: VLSI
---

## 설명

- **정적, 동적 전력 소모 Optimization과 Analyzing**
	- RTL, Gate Level에서 Power Optimization 수행
	- Gate Level Power 분석

> ([[Design Compiler User Guide.pdf#page=42&selection=20,0,21,59&color=yellow|Design Compiler User Guide, p.42]])
> The Power Compiler tool offers a complete methodology for power, including analyzing and optimizing designs for static and dynamic power consumption

> ([[Design Compiler User Guide.pdf#page=42&selection=21,60,22,60|Design Compiler User Guide, p.42]])
>  It performs RTL and gate-level power optimization and gate-level power analysis.
