$date
  Wed Nov 25 12:41:13 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_in $end
$var reg 1 $ sum $end
$var reg 1 % carry $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c_in $end
$var reg 1 ) sum $end
$var reg 1 * carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
1!
1$
1&
1)
#20000000
0!
1"
0&
1'
#30000000
1!
0$
1%
1&
0)
1*
#40000000
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#50000000
1!
0$
1%
1&
0)
1*
#60000000
1"
1$
1'
1)
#70000000
