

================================================================
== Vivado HLS Report for 'cnn_pool_d92x92_p2x2'
================================================================
* Date:           Sat Mar 20 18:08:10 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d92x92_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8572|  8572|  8573|  8573|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2|     2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    92|    92|         2|          1|          1|    92|    yes   |
        |- Loop 3  |     4|     4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  8466|  8466|         4|          1|          1|  8464|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    672|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    338|
|Register         |        -|      -|     750|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     824|   1116|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |              Instance             |              Module             | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |cnn_pool_d92x92_p2x2_CTRL_s_axi_U  |cnn_pool_d92x92_p2x2_CTRL_s_axi  |        0|      0|  74|  104|
    +-----------------------------------+---------------------------------+---------+-------+----+-----+
    |Total                              |                                 |        0|      0|  74|  104|
    +-----------------------------------+---------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuffer_0_U  |cnn_pool_d92x92_pbkb  |        2|  0|   0|    92|   32|     1|         2944|
    |lineBuffer_1_U  |cnn_pool_d92x92_pbkb  |        2|  0|   0|    92|   32|     1|         2944|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|   184|   64|     2|         5888|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_757_p2                   |     +    |      0|  0|  16|          32|          32|
    |indvar_flatten_next7_fu_610_p2       |     +    |      0|  0|  14|          14|           1|
    |indvar_flatten_next_fu_470_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_673_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp3_fu_745_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp4_fu_751_p2                       |     +    |      0|  0|  32|          32|          32|
    |tmp_5_fu_532_p2                      |     +    |      0|  0|   7|           7|           7|
    |writeCount_fu_818_p2                 |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_436_p2                        |     +    |      0|  0|   7|           7|           1|
    |x_2_fu_453_p2                        |     +    |      0|  0|   7|           7|           1|
    |x_3_fu_550_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_684_p2                        |     +    |      0|  0|   7|           7|           1|
    |y9_fu_490_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_630_p2                        |     +    |      0|  0|   7|           1|           7|
    |tmp_1_i_i_fu_771_p2                  |     -    |      0|  0|  32|           1|          32|
    |tmp_4_i_i_fu_839_p2                  |     -    |      0|  0|  21|           1|          21|
    |ap_condition_1038                    |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_658_p2                        |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_544_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_514_p2                       |   icmp   |      0|  0|   1|           2|           1|
    |cond_mid1_fu_508_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond1_fu_430_p2                  |   icmp   |      0|  0|   3|           7|           7|
    |exitcond2_fu_616_p2                  |   icmp   |      0|  0|   3|           7|           7|
    |exitcond4_fu_447_p2                  |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_flatten8_fu_604_p2          |   icmp   |      0|  0|   5|          14|          14|
    |exitcond_flatten_fu_464_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_476_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_4_0_1_i_fu_717_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_1_i_fu_824_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_i_fu_731_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_667_p2                      |   icmp   |      0|  0|  11|          32|          14|
    |tmp_last_V_fu_864_p2                 |   icmp   |      0|  0|  11|          32|          12|
    |ap_condition_1528                    |    or    |      0|  0|   1|           1|           1|
    |cond_mid2_fu_520_p3                  |  select  |      0|  0|   1|           1|           1|
    |maxValue_0_1_maxVal_fu_723_p3        |  select  |      0|  0|  32|           1|          32|
    |maxValue_17_0_maxVal_fu_737_p3       |  select  |      0|  0|  32|           1|          32|
    |result_1_fu_845_p3                   |  select  |      0|  0|  21|           1|          21|
    |result_fu_797_p3                     |  select  |      0|  0|  20|           1|          20|
    |sel_SEBB_i_fu_829_p3                 |  select  |      0|  0|  32|           1|          32|
    |tmp_3_mid2_v_fu_496_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_2_fu_856_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_570_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_577_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_584_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_556_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_563_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_482_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_622_p3              |  select  |      0|  0|   7|           1|           1|
    |y_assign_cast7_mid2_s_fu_636_p3      |  select  |      0|  0|   7|           1|           7|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 672|         447|         693|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_368        |  14|          2|   14|         28|
    |indvar_flatten_reg_311         |   3|          2|    3|          6|
    |lineBuffer_0_address0          |   7|          4|    7|         28|
    |lineBuffer_1_address0          |   7|          4|    7|         28|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_168             |  32|          2|   32|         64|
    |window_1_0_phi_fu_415_p4       |  32|          2|   32|         64|
    |window_1_0_reg_412             |  32|          2|   32|         64|
    |window_1_1_reg_401             |  32|          2|   32|         64|
    |writeCount_1_fu_164            |  32|          2|   32|         64|
    |x1_phi_fu_303_p4               |   7|          2|    7|         14|
    |x1_reg_299                     |   7|          2|    7|         14|
    |x4_reg_357                     |   2|          2|    2|          4|
    |x_assign_reg_390               |   7|          2|    7|         14|
    |x_phi_fu_291_p4                |   7|          2|    7|         14|
    |x_reg_287                      |   7|          2|    7|         14|
    |y3_phi_fu_326_p4               |   2|          2|    2|          4|
    |y3_reg_322                     |   2|          2|    2|          4|
    |y_assign_phi_fu_383_p4         |   7|          2|    7|         14|
    |y_assign_reg_379               |   7|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 338|         95|  335|        724|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                 |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1032  |   7|   0|    7|          0|
    |cond1_reg_938                                           |   1|   0|    1|          0|
    |cond_mid2_reg_922                                       |   1|   0|    1|          0|
    |ctrl_read_reg_880                                       |  32|   0|   32|          0|
    |exitcond1_reg_885                                       |   1|   0|    1|          0|
    |exitcond4_reg_894                                       |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1008                              |   1|   0|    1|          0|
    |exitcond_flatten_reg_903                                |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B                           |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                              |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                               |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                               |   2|   0|    2|          0|
    |indvar_flatten6_reg_368                                 |  14|   0|   14|          0|
    |indvar_flatten_reg_311                                  |   3|   0|    3|          0|
    |lineBuffer_0_addr_2_reg_1026                            |   7|   0|    7|          0|
    |lineBuffer_1_addr_2_reg_1032                            |   7|   0|    7|          0|
    |maxValue_17_0_maxVal_reg_1047                           |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B                          |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                               |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                                |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B                          |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr                             |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                              |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd                             |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                              |   2|   0|    2|          0|
    |readCount_1_fu_168                                      |  32|   0|   32|          0|
    |result_reg_1058                                         |  20|   0|   20|          0|
    |tmp_10_reg_917                                          |   1|   0|    1|          0|
    |tmp_13_reg_1053                                         |   1|   0|    1|          0|
    |tmp_3_mid2_v_reg_912                                    |   2|   0|    2|          0|
    |tmp_7_reg_1038                                          |   1|   0|    1|          0|
    |tmp_9_reg_1003                                          |   1|   0|    1|          0|
    |tmp_reg_1022                                            |   1|   0|    1|          0|
    |windowRightCol_1_reg_1063                               |  32|   0|   32|          0|
    |window_0_0_fu_152                                       |  32|   0|   32|          0|
    |window_0_0_read_as_fu_148                               |  32|   0|   32|          0|
    |window_0_1_fu_156                                       |  32|   0|   32|          0|
    |window_1_0_read_as_fu_160                               |  32|   0|   32|          0|
    |window_1_0_reg_412                                      |  32|   0|   32|          0|
    |window_1_1_1_reg_345                                    |  32|   0|   32|          0|
    |window_1_1_reg_401                                      |  32|   0|   32|          0|
    |window_1_2_1_reg_333                                    |  32|   0|   32|          0|
    |window_2_2_2_fu_172                                     |  32|   0|   32|          0|
    |writeCount_1_fu_164                                     |  32|   0|   32|          0|
    |x1_reg_299                                              |   7|   0|    7|          0|
    |x4_reg_357                                              |   2|   0|    2|          0|
    |x_1_reg_889                                             |   7|   0|    7|          0|
    |x_2_reg_898                                             |   7|   0|    7|          0|
    |x_assign_reg_390                                        |   7|   0|    7|          0|
    |x_reg_287                                               |   7|   0|    7|          0|
    |y3_reg_322                                              |   2|   0|    2|          0|
    |y_assign_cast7_mid2_s_reg_1017                          |   7|   0|    7|          0|
    |y_assign_reg_379                                        |   7|   0|    7|          0|
    |exitcond_flatten8_reg_1008                              |   0|   1|    1|          0|
    |tmp_reg_1022                                            |   0|   1|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 750|   2|  752|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |         CTRL         |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |         CTRL         |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_pool_d92x92_p2x2 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_pool_d92x92_p2x2 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_pool_d92x92_p2x2 | return value |
|inStream_TDATA      |  in |   32|    axis    |   inStream_V_data_V  |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TREADY     | out |    1|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |   inStream_V_dest_V  |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |   inStream_V_keep_V  |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |   inStream_V_strb_V  |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |   inStream_V_user_V  |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |   inStream_V_last_V  |    pointer   |
|inStream_TID        |  in |    5|    axis    |    inStream_V_id_V   |    pointer   |
|outStream_TDATA     | out |   32|    axis    |  outStream_V_data_V  |    pointer   |
|outStream_TVALID    | out |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TREADY    |  in |    1|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TDEST     | out |    6|    axis    |  outStream_V_dest_V  |    pointer   |
|outStream_TKEEP     | out |    4|    axis    |  outStream_V_keep_V  |    pointer   |
|outStream_TSTRB     | out |    4|    axis    |  outStream_V_strb_V  |    pointer   |
|outStream_TUSER     | out |    2|    axis    |  outStream_V_user_V  |    pointer   |
|outStream_TLAST     | out |    1|    axis    |  outStream_V_last_V  |    pointer   |
|outStream_TID       | out |    5|    axis    |   outStream_V_id_V   |    pointer   |
+--------------------+-----+-----+------------+----------------------+--------------+

