#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdfdc00d550 .scope module, "cpu_tb" "cpu_tb" 2 361;
 .timescale 0 0;
v0x7fdfdc0286a0_0 .net "BUSY_WAIT", 0 0, v0x7fdfdc01fa10_0;  1 drivers
v0x7fdfdc028730_0 .var "CLK", 0 0;
v0x7fdfdc0287c0_0 .net "INSTRUCTION", 31 0, L_0x7fdfdc02aa80;  1 drivers
v0x7fdfdc028850_0 .net "OUT1", 7 0, v0x7fdfdc0242a0_0;  1 drivers
v0x7fdfdc0288e0_0 .net "PC", 31 0, v0x7fdfdc0256b0_0;  1 drivers
v0x7fdfdc0289f0_0 .net "READ_DATA", 7 0, v0x7fdfdc01ff30_0;  1 drivers
v0x7fdfdc028ac0_0 .net "READ_SIGNAL", 0 0, v0x7fdfdc0258c0_0;  1 drivers
v0x7fdfdc028b90_0 .var "RESET", 0 0;
v0x7fdfdc028c20_0 .net "RESULT", 7 0, v0x7fdfdc022a90_0;  1 drivers
v0x7fdfdc028db0_0 .net "WRITE_SIGNAL", 0 0, v0x7fdfdc025f30_0;  1 drivers
v0x7fdfdc028e40_0 .net *"_s0", 7 0, L_0x7fdfdc029cd0;  1 drivers
v0x7fdfdc028ed0_0 .net *"_s10", 7 0, L_0x7fdfdc02a030;  1 drivers
v0x7fdfdc028f60_0 .net *"_s12", 32 0, L_0x7fdfdc02a0d0;  1 drivers
L_0x7fdfdaf73098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc028ff0_0 .net *"_s15", 0 0, L_0x7fdfdaf73098;  1 drivers
L_0x7fdfdaf730e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc029080_0 .net/2u *"_s16", 32 0, L_0x7fdfdaf730e0;  1 drivers
v0x7fdfdc029110_0 .net *"_s18", 32 0, L_0x7fdfdc02a250;  1 drivers
v0x7fdfdc0291b0_0 .net *"_s2", 32 0, L_0x7fdfdc029da0;  1 drivers
v0x7fdfdc029340_0 .net *"_s20", 7 0, L_0x7fdfdc02a3d0;  1 drivers
v0x7fdfdc0293f0_0 .net *"_s22", 32 0, L_0x7fdfdc02a4b0;  1 drivers
L_0x7fdfdaf73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0294a0_0 .net *"_s25", 0 0, L_0x7fdfdaf73128;  1 drivers
L_0x7fdfdaf73170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc029550_0 .net/2u *"_s26", 32 0, L_0x7fdfdaf73170;  1 drivers
v0x7fdfdc029600_0 .net *"_s28", 32 0, L_0x7fdfdc02a5d0;  1 drivers
v0x7fdfdc0296b0_0 .net *"_s30", 7 0, L_0x7fdfdc02a7a0;  1 drivers
v0x7fdfdc029760_0 .net *"_s32", 32 0, L_0x7fdfdc02a840;  1 drivers
L_0x7fdfdaf731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc029810_0 .net *"_s35", 0 0, L_0x7fdfdaf731b8;  1 drivers
L_0x7fdfdaf73200 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0298c0_0 .net/2u *"_s36", 32 0, L_0x7fdfdaf73200;  1 drivers
v0x7fdfdc029970_0 .net *"_s38", 32 0, L_0x7fdfdc02a940;  1 drivers
L_0x7fdfdaf73008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc029a20_0 .net *"_s5", 0 0, L_0x7fdfdaf73008;  1 drivers
L_0x7fdfdaf73050 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc029ad0_0 .net/2u *"_s6", 32 0, L_0x7fdfdaf73050;  1 drivers
v0x7fdfdc029b80_0 .net *"_s8", 32 0, L_0x7fdfdc029eb0;  1 drivers
v0x7fdfdc029c30 .array "instr_mem", 0 1023, 7 0;
L_0x7fdfdc029cd0 .array/port v0x7fdfdc029c30, L_0x7fdfdc029eb0;
L_0x7fdfdc029da0 .concat [ 32 1 0 0], v0x7fdfdc0256b0_0, L_0x7fdfdaf73008;
L_0x7fdfdc029eb0 .arith/sum 33, L_0x7fdfdc029da0, L_0x7fdfdaf73050;
L_0x7fdfdc02a030 .array/port v0x7fdfdc029c30, L_0x7fdfdc02a250;
L_0x7fdfdc02a0d0 .concat [ 32 1 0 0], v0x7fdfdc0256b0_0, L_0x7fdfdaf73098;
L_0x7fdfdc02a250 .arith/sum 33, L_0x7fdfdc02a0d0, L_0x7fdfdaf730e0;
L_0x7fdfdc02a3d0 .array/port v0x7fdfdc029c30, L_0x7fdfdc02a5d0;
L_0x7fdfdc02a4b0 .concat [ 32 1 0 0], v0x7fdfdc0256b0_0, L_0x7fdfdaf73128;
L_0x7fdfdc02a5d0 .arith/sum 33, L_0x7fdfdc02a4b0, L_0x7fdfdaf73170;
L_0x7fdfdc02a7a0 .array/port v0x7fdfdc029c30, L_0x7fdfdc02a940;
L_0x7fdfdc02a840 .concat [ 32 1 0 0], v0x7fdfdc0256b0_0, L_0x7fdfdaf731b8;
L_0x7fdfdc02a940 .arith/sum 33, L_0x7fdfdc02a840, L_0x7fdfdaf73200;
L_0x7fdfdc02aa80 .delay 32 (2,2,2) L_0x7fdfdc02aa80/d;
L_0x7fdfdc02aa80/d .concat [ 8 8 8 8], L_0x7fdfdc02a7a0, L_0x7fdfdc02a3d0, L_0x7fdfdc02a030, L_0x7fdfdc029cd0;
S_0x7fdfdc007f40 .scope module, "d_memory" "data_memory" 2 405, 3 13 0, S_0x7fdfdc00d550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "writedata"
    .port_info 6 /OUTPUT 8 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fdfdc00d6b0_0 .var *"_s3", 7 0; Local signal
v0x7fdfdc01f8c0_0 .var *"_s4", 7 0; Local signal
v0x7fdfdc01f960_0 .net "address", 7 0, v0x7fdfdc022a90_0;  alias, 1 drivers
v0x7fdfdc01fa10_0 .var "busywait", 0 0;
v0x7fdfdc01fab0_0 .net "clock", 0 0, v0x7fdfdc028730_0;  1 drivers
v0x7fdfdc01fb90_0 .var/i "i", 31 0;
v0x7fdfdc01fc40_0 .var/i "idx", 31 0;
v0x7fdfdc01fcf0 .array "memory_array", 0 255, 7 0;
v0x7fdfdc01fd90_0 .net "read", 0 0, v0x7fdfdc0258c0_0;  alias, 1 drivers
v0x7fdfdc01fea0_0 .var "readaccess", 0 0;
v0x7fdfdc01ff30_0 .var "readdata", 7 0;
v0x7fdfdc01ffe0_0 .net "reset", 0 0, v0x7fdfdc028b90_0;  1 drivers
v0x7fdfdc020080_0 .net "write", 0 0, v0x7fdfdc025f30_0;  alias, 1 drivers
v0x7fdfdc020120_0 .var "writeaccess", 0 0;
v0x7fdfdc0201c0_0 .net "writedata", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
E_0x7fdfdc005d20 .event posedge, v0x7fdfdc01ffe0_0;
E_0x7fdfdc008aa0 .event posedge, v0x7fdfdc01fab0_0;
E_0x7fdfdc008b80 .event edge, v0x7fdfdc020080_0, v0x7fdfdc01fd90_0;
S_0x7fdfdc0202f0 .scope module, "mycpu" "cpu" 2 396, 2 6 0, S_0x7fdfdc00d550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 1 "READ_SIGNAL"
    .port_info 5 /OUTPUT 1 "WRITE_SIGNAL"
    .port_info 6 /OUTPUT 8 "RESULT"
    .port_info 7 /OUTPUT 8 "OUT1"
    .port_info 8 /INPUT 8 "READ_DATA"
    .port_info 9 /INPUT 1 "BUSY_WAIT"
L_0x7fdfdc02b5e0 .functor OR 1, L_0x7fdfdc02b1b0, L_0x7fdfdc02b480, C4<0>, C4<0>;
L_0x7fdfdc02bf90 .functor AND 1, L_0x7fdfdc02bef0, L_0x7fdfdc02d7c0, C4<1>, C4<1>;
L_0x7fdfdc02c000 .functor OR 1, L_0x7fdfdc02bf90, L_0x7fdfdc02ba80, C4<0>, C4<0>;
L_0x7fdfdc02e0e0 .functor OR 1, L_0x7fdfdc02dc30, L_0x7fdfdc02dee0, C4<0>, C4<0>;
L_0x7fdfdc02e460 .functor OR 1, L_0x7fdfdc02e0e0, L_0x7fdfdc02e020, C4<0>, C4<0>;
L_0x7fdfdc02eb00 .functor OR 1, L_0x7fdfdc02e630, L_0x7fdfdc02eca0, C4<0>, C4<0>;
v0x7fdfdc024e90_0 .net "BUSY_WAIT", 0 0, v0x7fdfdc01fa10_0;  alias, 1 drivers
v0x7fdfdc024f60_0 .net "CLK", 0 0, v0x7fdfdc028730_0;  alias, 1 drivers
v0x7fdfdc025040_0 .net "COMP_OUTPUT", 7 0, L_0x7fdfdc02c4f0;  1 drivers
v0x7fdfdc0250d0_0 .net "Extended_Val", 31 0, v0x7fdfdc0231c0_0;  1 drivers
v0x7fdfdc0251a0_0 .net "IN", 7 0, L_0x7fdfdc02f1d0;  1 drivers
v0x7fdfdc025270_0 .net "INSTRUCTION", 31 0, L_0x7fdfdc02aa80;  alias, 1 drivers
v0x7fdfdc025300_0 .net "Jump_Target", 31 0, L_0x7fdfdc02ae70;  1 drivers
v0x7fdfdc0253b0_0 .var "MUX_1_OUT", 7 0;
v0x7fdfdc025450_0 .var "MUX_2_OUT", 7 0;
v0x7fdfdc025570_0 .net "OUT1", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
v0x7fdfdc025610_0 .net "OUT2", 7 0, v0x7fdfdc024430_0;  1 drivers
v0x7fdfdc0256b0_0 .var "PC", 31 0;
v0x7fdfdc025750_0 .net "PC_Reg", 31 0, v0x7fdfdc023b00_0;  1 drivers
v0x7fdfdc025820_0 .net "READ_DATA", 7 0, v0x7fdfdc01ff30_0;  alias, 1 drivers
v0x7fdfdc0258c0_0 .var "READ_SIGNAL", 0 0;
v0x7fdfdc025970_0 .net "RESET", 0 0, v0x7fdfdc028b90_0;  alias, 1 drivers
v0x7fdfdc025a40_0 .net "RESULT", 7 0, v0x7fdfdc022a90_0;  alias, 1 drivers
v0x7fdfdc025bd0_0 .var "SELECT", 2 0;
v0x7fdfdc025c60_0 .net "SELECT1", 0 0, L_0x7fdfdc02b6d0;  1 drivers
v0x7fdfdc025cf0_0 .net "SELECT2", 0 0, L_0x7fdfdc02e550;  1 drivers
v0x7fdfdc025d80_0 .net "SELECT3", 0 0, L_0x7fdfdc02c000;  1 drivers
v0x7fdfdc025e10_0 .net "SELECT4", 0 0, L_0x7fdfdc02bdf0;  1 drivers
v0x7fdfdc025ea0_0 .var "WRITE", 0 0;
v0x7fdfdc025f30_0 .var "WRITE_SIGNAL", 0 0;
v0x7fdfdc025fc0_0 .net "ZERO", 0 0, L_0x7fdfdc02d7c0;  1 drivers
v0x7fdfdc026090_0 .net *"_s10", 0 0, L_0x7fdfdc02b1b0;  1 drivers
v0x7fdfdc026120_0 .net *"_s100", 31 0, L_0x7fdfdc02e810;  1 drivers
L_0x7fdfdaf737a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0261b0_0 .net *"_s103", 23 0, L_0x7fdfdaf737a0;  1 drivers
L_0x7fdfdaf737e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026260_0 .net/2u *"_s104", 31 0, L_0x7fdfdaf737e8;  1 drivers
v0x7fdfdc026310_0 .net *"_s106", 0 0, L_0x7fdfdc02e630;  1 drivers
v0x7fdfdc0263b0_0 .net *"_s109", 7 0, L_0x7fdfdc02ea60;  1 drivers
v0x7fdfdc026460_0 .net *"_s110", 31 0, L_0x7fdfdc02ec00;  1 drivers
L_0x7fdfdaf73830 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026510_0 .net *"_s113", 23 0, L_0x7fdfdaf73830;  1 drivers
L_0x7fdfdaf73878 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc025af0_0 .net/2u *"_s114", 31 0, L_0x7fdfdaf73878;  1 drivers
v0x7fdfdc0267a0_0 .net *"_s116", 0 0, L_0x7fdfdc02eca0;  1 drivers
v0x7fdfdc026830_0 .net *"_s118", 0 0, L_0x7fdfdc02eb00;  1 drivers
L_0x7fdfdaf738c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0268c0_0 .net/2u *"_s120", 0 0, L_0x7fdfdaf738c0;  1 drivers
L_0x7fdfdaf73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026960_0 .net/2u *"_s122", 0 0, L_0x7fdfdaf73908;  1 drivers
v0x7fdfdc026a10_0 .net *"_s13", 7 0, L_0x7fdfdc02b290;  1 drivers
v0x7fdfdc026ac0_0 .net *"_s14", 31 0, L_0x7fdfdc02b360;  1 drivers
v0x7fdfdc026b70_0 .net *"_s141", 7 0, L_0x7fdfdc02edc0;  1 drivers
L_0x7fdfdaf732d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026c20_0 .net *"_s17", 23 0, L_0x7fdfdaf732d8;  1 drivers
L_0x7fdfdaf73320 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026cd0_0 .net/2u *"_s18", 31 0, L_0x7fdfdaf73320;  1 drivers
v0x7fdfdc026d80_0 .net *"_s20", 0 0, L_0x7fdfdc02b480;  1 drivers
v0x7fdfdc026e20_0 .net *"_s22", 0 0, L_0x7fdfdc02b5e0;  1 drivers
L_0x7fdfdaf73368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026ec0_0 .net/2u *"_s24", 0 0, L_0x7fdfdaf73368;  1 drivers
L_0x7fdfdaf733b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026f70_0 .net/2u *"_s26", 0 0, L_0x7fdfdaf733b0;  1 drivers
v0x7fdfdc027020_0 .net *"_s3", 7 0, L_0x7fdfdc02af10;  1 drivers
v0x7fdfdc0270d0_0 .net *"_s31", 7 0, L_0x7fdfdc02b8f0;  1 drivers
v0x7fdfdc027180_0 .net *"_s32", 31 0, L_0x7fdfdc02b9e0;  1 drivers
L_0x7fdfdaf733f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027230_0 .net *"_s35", 23 0, L_0x7fdfdaf733f8;  1 drivers
L_0x7fdfdaf73440 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0272e0_0 .net/2u *"_s36", 31 0, L_0x7fdfdaf73440;  1 drivers
v0x7fdfdc027390_0 .net *"_s4", 31 0, L_0x7fdfdc02b090;  1 drivers
v0x7fdfdc027440_0 .net *"_s41", 7 0, L_0x7fdfdc02bc00;  1 drivers
v0x7fdfdc0274f0_0 .net *"_s42", 31 0, L_0x7fdfdc02bca0;  1 drivers
L_0x7fdfdaf73488 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0275a0_0 .net *"_s45", 23 0, L_0x7fdfdaf73488;  1 drivers
L_0x7fdfdaf734d0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027650_0 .net/2u *"_s46", 31 0, L_0x7fdfdaf734d0;  1 drivers
v0x7fdfdc027700_0 .net *"_s59", 7 0, L_0x7fdfdc02d9d0;  1 drivers
v0x7fdfdc0277b0_0 .net *"_s60", 31 0, L_0x7fdfdc02da70;  1 drivers
L_0x7fdfdaf73560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027860_0 .net *"_s63", 23 0, L_0x7fdfdaf73560;  1 drivers
L_0x7fdfdaf735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027910_0 .net/2u *"_s64", 31 0, L_0x7fdfdaf735a8;  1 drivers
v0x7fdfdc0279c0_0 .net *"_s66", 0 0, L_0x7fdfdc02dc30;  1 drivers
v0x7fdfdc027a60_0 .net *"_s69", 7 0, L_0x7fdfdc02dd10;  1 drivers
L_0x7fdfdaf73248 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027b10_0 .net *"_s7", 23 0, L_0x7fdfdaf73248;  1 drivers
v0x7fdfdc027bc0_0 .net *"_s70", 31 0, L_0x7fdfdc02db50;  1 drivers
L_0x7fdfdaf735f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0265c0_0 .net *"_s73", 23 0, L_0x7fdfdaf735f0;  1 drivers
L_0x7fdfdaf73638 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc026670_0 .net/2u *"_s74", 31 0, L_0x7fdfdaf73638;  1 drivers
v0x7fdfdc027c50_0 .net *"_s76", 0 0, L_0x7fdfdc02dee0;  1 drivers
v0x7fdfdc027ce0_0 .net *"_s78", 0 0, L_0x7fdfdc02e0e0;  1 drivers
L_0x7fdfdaf73290 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027d70_0 .net/2u *"_s8", 31 0, L_0x7fdfdaf73290;  1 drivers
v0x7fdfdc027e00_0 .net *"_s81", 7 0, L_0x7fdfdc02e150;  1 drivers
v0x7fdfdc027e90_0 .net *"_s82", 31 0, L_0x7fdfdc02e1f0;  1 drivers
L_0x7fdfdaf73680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027f20_0 .net *"_s85", 23 0, L_0x7fdfdaf73680;  1 drivers
L_0x7fdfdaf736c8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc027fd0_0 .net/2u *"_s86", 31 0, L_0x7fdfdaf736c8;  1 drivers
v0x7fdfdc028080_0 .net *"_s88", 0 0, L_0x7fdfdc02e020;  1 drivers
v0x7fdfdc028120_0 .net *"_s90", 0 0, L_0x7fdfdc02e460;  1 drivers
L_0x7fdfdaf73710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc0281c0_0 .net/2u *"_s92", 0 0, L_0x7fdfdaf73710;  1 drivers
L_0x7fdfdaf73758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc028270_0 .net/2u *"_s94", 0 0, L_0x7fdfdaf73758;  1 drivers
v0x7fdfdc028320_0 .net *"_s99", 7 0, L_0x7fdfdc02e770;  1 drivers
v0x7fdfdc0283d0_0 .net "isBeq", 0 0, L_0x7fdfdc02bef0;  1 drivers
v0x7fdfdc028470_0 .net "isJump", 0 0, L_0x7fdfdc02ba80;  1 drivers
v0x7fdfdc028510_0 .net "temp1", 0 0, L_0x7fdfdc02bf90;  1 drivers
E_0x7fdfdc00edd0 .event edge, v0x7fdfdc025270_0;
E_0x7fdfdc0205f0 .event negedge, v0x7fdfdc01fa10_0;
E_0x7fdfdc020630 .event edge, v0x7fdfdc025cf0_0, L_0x7fdfdc02edc0, v0x7fdfdc0253b0_0;
E_0x7fdfdc0206a0 .event edge, v0x7fdfdc025c60_0, v0x7fdfdc024c50_0, v0x7fdfdc024430_0;
L_0x7fdfdc02add0 .part L_0x7fdfdc02aa80, 16, 8;
L_0x7fdfdc02af10 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02b090 .concat [ 8 24 0 0], L_0x7fdfdc02af10, L_0x7fdfdaf73248;
L_0x7fdfdc02b1b0 .cmp/eq 32, L_0x7fdfdc02b090, L_0x7fdfdaf73290;
L_0x7fdfdc02b290 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02b360 .concat [ 8 24 0 0], L_0x7fdfdc02b290, L_0x7fdfdaf732d8;
L_0x7fdfdc02b480 .cmp/eq 32, L_0x7fdfdc02b360, L_0x7fdfdaf73320;
L_0x7fdfdc02b6d0 .delay 1 (1,1,1) L_0x7fdfdc02b6d0/d;
L_0x7fdfdc02b6d0/d .functor MUXZ 1, L_0x7fdfdaf733b0, L_0x7fdfdaf73368, L_0x7fdfdc02b5e0, C4<>;
L_0x7fdfdc02b8f0 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02b9e0 .concat [ 8 24 0 0], L_0x7fdfdc02b8f0, L_0x7fdfdaf733f8;
L_0x7fdfdc02ba80 .cmp/eq 32, L_0x7fdfdc02b9e0, L_0x7fdfdaf73440;
L_0x7fdfdc02bc00 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02bca0 .concat [ 8 24 0 0], L_0x7fdfdc02bc00, L_0x7fdfdaf73488;
L_0x7fdfdc02bef0 .cmp/eq 32, L_0x7fdfdc02bca0, L_0x7fdfdaf734d0;
L_0x7fdfdc02c0f0 .part L_0x7fdfdc02aa80, 16, 3;
L_0x7fdfdc02c290 .part L_0x7fdfdc02aa80, 8, 3;
L_0x7fdfdc02c350 .part L_0x7fdfdc02aa80, 0, 3;
L_0x7fdfdc02d9d0 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02da70 .concat [ 8 24 0 0], L_0x7fdfdc02d9d0, L_0x7fdfdaf73560;
L_0x7fdfdc02dc30 .cmp/eq 32, L_0x7fdfdc02da70, L_0x7fdfdaf735a8;
L_0x7fdfdc02dd10 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02db50 .concat [ 8 24 0 0], L_0x7fdfdc02dd10, L_0x7fdfdaf735f0;
L_0x7fdfdc02dee0 .cmp/eq 32, L_0x7fdfdc02db50, L_0x7fdfdaf73638;
L_0x7fdfdc02e150 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02e1f0 .concat [ 8 24 0 0], L_0x7fdfdc02e150, L_0x7fdfdaf73680;
L_0x7fdfdc02e020 .cmp/eq 32, L_0x7fdfdc02e1f0, L_0x7fdfdaf736c8;
L_0x7fdfdc02e550 .delay 1 (1,1,1) L_0x7fdfdc02e550/d;
L_0x7fdfdc02e550/d .functor MUXZ 1, L_0x7fdfdaf73758, L_0x7fdfdaf73710, L_0x7fdfdc02e460, C4<>;
L_0x7fdfdc02e770 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02e810 .concat [ 8 24 0 0], L_0x7fdfdc02e770, L_0x7fdfdaf737a0;
L_0x7fdfdc02e630 .cmp/eq 32, L_0x7fdfdc02e810, L_0x7fdfdaf737e8;
L_0x7fdfdc02ea60 .part L_0x7fdfdc02aa80, 24, 8;
L_0x7fdfdc02ec00 .concat [ 8 24 0 0], L_0x7fdfdc02ea60, L_0x7fdfdaf73830;
L_0x7fdfdc02eca0 .cmp/eq 32, L_0x7fdfdc02ec00, L_0x7fdfdaf73878;
L_0x7fdfdc02bdf0 .delay 1 (1,1,1) L_0x7fdfdc02bdf0/d;
L_0x7fdfdc02bdf0/d .functor MUXZ 1, L_0x7fdfdaf73908, L_0x7fdfdaf738c0, L_0x7fdfdc02eb00, C4<>;
L_0x7fdfdc02f1d0 .functor MUXZ 8, v0x7fdfdc022a90_0, v0x7fdfdc01ff30_0, L_0x7fdfdc02bdf0, C4<>;
L_0x7fdfdc02edc0 .part L_0x7fdfdc02aa80, 0, 8;
S_0x7fdfdc0206f0 .scope module, "alu_" "alu" 2 244, 4 3 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x7fdfdc022870_0 .net "DATA1", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
v0x7fdfdc022980_0 .net "DATA2", 7 0, v0x7fdfdc025450_0;  1 drivers
v0x7fdfdc022a90_0 .var "RESULT", 7 0;
v0x7fdfdc022b20_0 .net "SELECT", 2 0, v0x7fdfdc025bd0_0;  1 drivers
v0x7fdfdc022bb0_0 .net "ZERO", 0 0, L_0x7fdfdc02d7c0;  alias, 1 drivers
v0x7fdfdc022c80_0 .net "add_o", 7 0, L_0x7fdfdc02c750;  1 drivers
v0x7fdfdc022d10_0 .net "and_o", 7 0, L_0x7fdfdc02c990;  1 drivers
v0x7fdfdc022da0_0 .net "forward_o", 7 0, L_0x7fdfdc02c610;  1 drivers
v0x7fdfdc022e50_0 .net "or_o", 7 0, L_0x7fdfdc02cbd0;  1 drivers
E_0x7fdfdc020950/0 .event edge, v0x7fdfdc022b20_0, v0x7fdfdc0219f0_0, v0x7fdfdc021200_0, v0x7fdfdc020d60_0;
E_0x7fdfdc020950/1 .event edge, v0x7fdfdc0215d0_0;
E_0x7fdfdc020950 .event/or E_0x7fdfdc020950/0, E_0x7fdfdc020950/1;
S_0x7fdfdc0209c0 .scope module, "add_" "ADD" 4 15, 4 67 0, S_0x7fdfdc0206f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fdfdc020bf0_0 .net "DATA1", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
v0x7fdfdc020cc0_0 .net "DATA2", 7 0, v0x7fdfdc025450_0;  alias, 1 drivers
v0x7fdfdc020d60_0 .net "RESULT", 7 0, L_0x7fdfdc02c750;  alias, 1 drivers
L_0x7fdfdc02c750 .delay 8 (2,2,2) L_0x7fdfdc02c750/d;
L_0x7fdfdc02c750/d .arith/sum 8, v0x7fdfdc0242a0_0, v0x7fdfdc025450_0;
S_0x7fdfdc020e70 .scope module, "and_" "AND" 4 16, 4 76 0, S_0x7fdfdc0206f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fdfdc02c990/d .functor AND 8, v0x7fdfdc0242a0_0, v0x7fdfdc025450_0, C4<11111111>, C4<11111111>;
L_0x7fdfdc02c990 .delay 8 (1,1,1) L_0x7fdfdc02c990/d;
v0x7fdfdc021080_0 .net "DATA1", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
v0x7fdfdc021160_0 .net "DATA2", 7 0, v0x7fdfdc025450_0;  alias, 1 drivers
v0x7fdfdc021200_0 .net "RESULT", 7 0, L_0x7fdfdc02c990;  alias, 1 drivers
S_0x7fdfdc021300 .scope module, "forward" "FORWARD" 4 14, 4 58 0, S_0x7fdfdc0206f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fdfdc02c610/d .functor BUFZ 8, v0x7fdfdc025450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdfdc02c610 .delay 8 (1,1,1) L_0x7fdfdc02c610/d;
v0x7fdfdc0214e0_0 .net "DATA2", 7 0, v0x7fdfdc025450_0;  alias, 1 drivers
v0x7fdfdc0215d0_0 .net "RESULT", 7 0, L_0x7fdfdc02c610;  alias, 1 drivers
S_0x7fdfdc021690 .scope module, "or_" "OR" 4 17, 4 84 0, S_0x7fdfdc0206f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fdfdc02cbd0/d .functor OR 8, v0x7fdfdc0242a0_0, v0x7fdfdc025450_0, C4<00000000>, C4<00000000>;
L_0x7fdfdc02cbd0 .delay 8 (1,1,1) L_0x7fdfdc02cbd0/d;
v0x7fdfdc0218b0_0 .net "DATA1", 7 0, v0x7fdfdc0242a0_0;  alias, 1 drivers
v0x7fdfdc021950_0 .net "DATA2", 7 0, v0x7fdfdc025450_0;  alias, 1 drivers
v0x7fdfdc0219f0_0 .net "RESULT", 7 0, L_0x7fdfdc02cbd0;  alias, 1 drivers
S_0x7fdfdc021b00 .scope module, "zero_m" "ZERO_MODULE" 4 23, 4 96 0, S_0x7fdfdc0206f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "RESULT"
    .port_info 1 /OUTPUT 1 "ZERO"
L_0x7fdfdc02cc40 .functor OR 1, L_0x7fdfdc02ccb0, L_0x7fdfdc02cdd0, C4<0>, C4<0>;
L_0x7fdfdc02ce70 .functor OR 1, L_0x7fdfdc02cc40, L_0x7fdfdc02cf20, C4<0>, C4<0>;
L_0x7fdfdc02d000 .functor OR 1, L_0x7fdfdc02ce70, L_0x7fdfdc02d0f0, C4<0>, C4<0>;
L_0x7fdfdc02d2d0 .functor OR 1, L_0x7fdfdc02d000, L_0x7fdfdc02d360, C4<0>, C4<0>;
L_0x7fdfdc02d430 .functor OR 1, L_0x7fdfdc02d2d0, L_0x7fdfdc02d510, C4<0>, C4<0>;
L_0x7fdfdc02d5f0 .functor OR 1, L_0x7fdfdc02d430, L_0x7fdfdc02d6a0, C4<0>, C4<0>;
L_0x7fdfdc02d7c0 .functor NOR 1, L_0x7fdfdc02d5f0, L_0x7fdfdc02d8f0, C4<0>, C4<0>;
v0x7fdfdc021d20_0 .net "RESULT", 7 0, v0x7fdfdc022a90_0;  alias, 1 drivers
v0x7fdfdc021dc0_0 .net "ZERO", 0 0, L_0x7fdfdc02d7c0;  alias, 1 drivers
v0x7fdfdc021e50_0 .net *"_s10", 0 0, L_0x7fdfdc02d0f0;  1 drivers
v0x7fdfdc021f10_0 .net *"_s13", 0 0, L_0x7fdfdc02d360;  1 drivers
v0x7fdfdc021fc0_0 .net *"_s16", 0 0, L_0x7fdfdc02d510;  1 drivers
v0x7fdfdc0220b0_0 .net *"_s19", 0 0, L_0x7fdfdc02d6a0;  1 drivers
v0x7fdfdc022160_0 .net *"_s2", 0 0, L_0x7fdfdc02ccb0;  1 drivers
v0x7fdfdc022210_0 .net *"_s22", 0 0, L_0x7fdfdc02d8f0;  1 drivers
v0x7fdfdc0222c0_0 .net *"_s4", 0 0, L_0x7fdfdc02cdd0;  1 drivers
v0x7fdfdc0223d0_0 .net *"_s7", 0 0, L_0x7fdfdc02cf20;  1 drivers
v0x7fdfdc022480_0 .net "a", 0 0, L_0x7fdfdc02cc40;  1 drivers
v0x7fdfdc022520_0 .net "b", 0 0, L_0x7fdfdc02ce70;  1 drivers
v0x7fdfdc0225c0_0 .net "c", 0 0, L_0x7fdfdc02d000;  1 drivers
v0x7fdfdc022660_0 .net "d", 0 0, L_0x7fdfdc02d2d0;  1 drivers
v0x7fdfdc022700_0 .net "e", 0 0, L_0x7fdfdc02d430;  1 drivers
v0x7fdfdc0227a0_0 .net "f", 0 0, L_0x7fdfdc02d5f0;  1 drivers
L_0x7fdfdc02ccb0 .part v0x7fdfdc022a90_0, 0, 1;
L_0x7fdfdc02cdd0 .part v0x7fdfdc022a90_0, 1, 1;
L_0x7fdfdc02cf20 .part v0x7fdfdc022a90_0, 2, 1;
L_0x7fdfdc02d0f0 .part v0x7fdfdc022a90_0, 3, 1;
L_0x7fdfdc02d360 .part v0x7fdfdc022a90_0, 4, 1;
L_0x7fdfdc02d510 .part v0x7fdfdc022a90_0, 5, 1;
L_0x7fdfdc02d6a0 .part v0x7fdfdc022a90_0, 6, 1;
L_0x7fdfdc02d8f0 .part v0x7fdfdc022a90_0, 7, 1;
S_0x7fdfdc022fb0 .scope module, "extend_bits_m" "EXTEND_BITS" 2 29, 2 336 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Offset"
    .port_info 1 /OUTPUT 32 "Extended_Val"
v0x7fdfdc0231c0_0 .var "Extended_Val", 31 0;
v0x7fdfdc023280_0 .net "Offset", 7 0, L_0x7fdfdc02add0;  1 drivers
E_0x7fdfdc023170 .event edge, v0x7fdfdc023280_0;
S_0x7fdfdc023360 .scope module, "jump_target_adder_m" "JUMP_TARGET_ADDER" 2 35, 2 325 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Reg"
    .port_info 1 /INPUT 32 "Extended_Val"
    .port_info 2 /OUTPUT 32 "Jump_Target"
v0x7fdfdc0235a0_0 .net "Extended_Val", 31 0, v0x7fdfdc0231c0_0;  alias, 1 drivers
v0x7fdfdc023650_0 .net "Jump_Target", 31 0, L_0x7fdfdc02ae70;  alias, 1 drivers
v0x7fdfdc0236f0_0 .net "PC_Reg", 31 0, v0x7fdfdc023b00_0;  alias, 1 drivers
L_0x7fdfdc02ae70 .delay 32 (2,2,2) L_0x7fdfdc02ae70/d;
L_0x7fdfdc02ae70/d .arith/sum 32, v0x7fdfdc023b00_0, v0x7fdfdc0231c0_0;
S_0x7fdfdc023800 .scope module, "pc_adder" "PC_Adder" 2 21, 2 303 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_Reg"
    .port_info 1 /INPUT 32 "PC"
v0x7fdfdc023a40_0 .net "PC", 31 0, v0x7fdfdc0256b0_0;  alias, 1 drivers
v0x7fdfdc023b00_0 .var "PC_Reg", 31 0;
v0x7fdfdc023ba0_0 .var *"_s0", 31 0; Local signal
E_0x7fdfdc0239f0 .event edge, v0x7fdfdc023a40_0;
S_0x7fdfdc023c80 .scope module, "reg_f" "reg_file" 2 207, 5 2 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
    .port_info 9 /INPUT 1 "BUSY_WAIT"
v0x7fdfdc023fe0_0 .net "BUSY_WAIT", 0 0, v0x7fdfdc01fa10_0;  alias, 1 drivers
v0x7fdfdc0240a0_0 .net "CLK", 0 0, v0x7fdfdc028730_0;  alias, 1 drivers
v0x7fdfdc024150_0 .net "IN", 7 0, L_0x7fdfdc02f1d0;  alias, 1 drivers
v0x7fdfdc024200_0 .net "INADDRESS", 2 0, L_0x7fdfdc02c0f0;  1 drivers
v0x7fdfdc0242a0_0 .var "OUT1", 7 0;
v0x7fdfdc024380_0 .net "OUT1ADDRESS", 2 0, L_0x7fdfdc02c290;  1 drivers
v0x7fdfdc024430_0 .var "OUT2", 7 0;
v0x7fdfdc0244e0_0 .net "OUT2ADDRESS", 2 0, L_0x7fdfdc02c350;  1 drivers
v0x7fdfdc024590_0 .net "RESET", 0 0, v0x7fdfdc028b90_0;  alias, 1 drivers
v0x7fdfdc0246a0_0 .net "WRITE", 0 0, v0x7fdfdc025ea0_0;  1 drivers
v0x7fdfdc024730_0 .var/i "i", 31 0;
v0x7fdfdc0247c0_0 .var/i "idx", 31 0;
v0x7fdfdc024850 .array "registers", 0 7, 7 0;
E_0x7fdfdc023fb0 .event edge, v0x7fdfdc0246a0_0, v0x7fdfdc01ffe0_0, v0x7fdfdc0244e0_0, v0x7fdfdc024380_0;
S_0x7fdfdc0249e0 .scope module, "two_comp" "TWO_COMP" 2 218, 2 314 0, S_0x7fdfdc0202f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "COMP_INPUT"
    .port_info 1 /OUTPUT 8 "COMP_OUTPUT"
L_0x7fdfdc02c480 .functor NOT 8, v0x7fdfdc024430_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdfdc024b80_0 .net "COMP_INPUT", 7 0, v0x7fdfdc024430_0;  alias, 1 drivers
v0x7fdfdc024c50_0 .net "COMP_OUTPUT", 7 0, L_0x7fdfdc02c4f0;  alias, 1 drivers
v0x7fdfdc024cf0_0 .net *"_s0", 7 0, L_0x7fdfdc02c480;  1 drivers
L_0x7fdfdaf73518 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fdfdc024db0_0 .net/2u *"_s2", 7 0, L_0x7fdfdaf73518;  1 drivers
L_0x7fdfdc02c4f0 .delay 8 (1,1,1) L_0x7fdfdc02c4f0/d;
L_0x7fdfdc02c4f0/d .arith/sum 8, L_0x7fdfdc02c480, L_0x7fdfdaf73518;
    .scope S_0x7fdfdc023800;
T_0 ;
    %wait E_0x7fdfdc0239f0;
    %load/vec4 v0x7fdfdc023a40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fdfdc023ba0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdfdc023ba0_0;
    %store/vec4 v0x7fdfdc023b00_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdfdc022fb0;
T_1 ;
    %wait E_0x7fdfdc023170;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdfdc0231c0_0, 4, 2;
    %load/vec4 v0x7fdfdc023280_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdfdc0231c0_0, 4, 8;
    %load/vec4 v0x7fdfdc023280_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdfdc0231c0_0, 4, 22;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 4194303, 0, 22;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fdfdc0231c0_0, 4, 22;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdfdc023c80;
T_2 ;
    %vpi_call 5 18 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 5 19 "$monitor", "%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d", $time, &A<v0x7fdfdc024850, 0>, &A<v0x7fdfdc024850, 1>, &A<v0x7fdfdc024850, 2>, &A<v0x7fdfdc024850, 3>, &A<v0x7fdfdc024850, 4>, &A<v0x7fdfdc024850, 5>, &A<v0x7fdfdc024850, 6>, &A<v0x7fdfdc024850, 7> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdfdc0247c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fdfdc0247c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 5 21 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdfdc024850, v0x7fdfdc0247c0_0 > {0 0 0};
    %load/vec4 v0x7fdfdc0247c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdfdc0247c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fdfdc023c80;
T_3 ;
    %wait E_0x7fdfdc008aa0;
    %load/vec4 v0x7fdfdc024590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdfdc024730_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fdfdc024730_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fdfdc024730_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0x7fdfdc024850, 0, 4;
    %load/vec4 v0x7fdfdc024730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdfdc024730_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x7fdfdc024590_0;
    %nor/r;
    %load/vec4 v0x7fdfdc0246a0_0;
    %and;
    %load/vec4 v0x7fdfdc023fe0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 1, 0;
    %load/vec4 v0x7fdfdc024150_0;
    %load/vec4 v0x7fdfdc024200_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fdfdc024850, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdfdc023c80;
T_4 ;
    %wait E_0x7fdfdc023fb0;
    %load/vec4 v0x7fdfdc0246a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fdfdc024380_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fdfdc024850, 4;
    %assign/vec4 v0x7fdfdc0242a0_0, 2;
    %load/vec4 v0x7fdfdc0244e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fdfdc024850, 4;
    %assign/vec4 v0x7fdfdc024430_0, 2;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdfdc0206f0;
T_5 ;
    %wait E_0x7fdfdc020950;
    %load/vec4 v0x7fdfdc022b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fdfdc022da0_0;
    %store/vec4 v0x7fdfdc022a90_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fdfdc022c80_0;
    %store/vec4 v0x7fdfdc022a90_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fdfdc022d10_0;
    %store/vec4 v0x7fdfdc022a90_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7fdfdc022e50_0;
    %store/vec4 v0x7fdfdc022a90_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdfdc0202f0;
T_6 ;
    %wait E_0x7fdfdc008aa0;
    %load/vec4 v0x7fdfdc025970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdfdc0256b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdfdc024e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fdfdc025d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %delay 1, 0;
    %load/vec4 v0x7fdfdc025750_0;
    %store/vec4 v0x7fdfdc0256b0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %delay 1, 0;
    %load/vec4 v0x7fdfdc025300_0;
    %store/vec4 v0x7fdfdc0256b0_0, 0, 32;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdfdc0202f0;
T_7 ;
    %wait E_0x7fdfdc00edd0;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdfdc025bd0_0, 1;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdfdc0202f0;
T_8 ;
    %wait E_0x7fdfdc008aa0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc025ea0_0, 0, 1;
    %delay 4, 0;
    %load/vec4 v0x7fdfdc0283d0_0;
    %load/vec4 v0x7fdfdc028470_0;
    %or;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %store/vec4 v0x7fdfdc025ea0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdfdc0202f0;
T_9 ;
    %wait E_0x7fdfdc0206a0;
    %load/vec4 v0x7fdfdc025c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fdfdc025610_0;
    %store/vec4 v0x7fdfdc0253b0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fdfdc025040_0;
    %store/vec4 v0x7fdfdc0253b0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdfdc0202f0;
T_10 ;
    %wait E_0x7fdfdc020630;
    %load/vec4 v0x7fdfdc025cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fdfdc025450_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fdfdc0253b0_0;
    %store/vec4 v0x7fdfdc025450_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdfdc0202f0;
T_11 ;
    %wait E_0x7fdfdc0205f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc0258c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc025f30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdfdc0202f0;
T_12 ;
    %wait E_0x7fdfdc00edd0;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdfdc0258c0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc0258c0_0, 0, 1;
T_12.1 ;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdfdc025270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdfdc025f30_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc025f30_0, 0, 1;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdfdc007f40;
T_13 ;
    %vpi_call 3 38 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdfdc01fc40_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fdfdc01fc40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fdfdc01fcf0, v0x7fdfdc01fc40_0 > {0 0 0};
    %load/vec4 v0x7fdfdc01fc40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdfdc01fc40_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fdfdc007f40;
T_14 ;
    %wait E_0x7fdfdc008b80;
    %load/vec4 v0x7fdfdc01fd90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fdfdc020080_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 9;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.1, 9;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/s 1;
    %store/vec4 v0x7fdfdc01fa10_0, 0, 1;
    %load/vec4 v0x7fdfdc01fd90_0;
    %load/vec4 v0x7fdfdc020080_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %pad/s 1;
    %store/vec4 v0x7fdfdc01fea0_0, 0, 1;
    %load/vec4 v0x7fdfdc01fd90_0;
    %nor/r;
    %load/vec4 v0x7fdfdc020080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %pad/s 1;
    %store/vec4 v0x7fdfdc020120_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fdfdc007f40;
T_15 ;
    %wait E_0x7fdfdc008aa0;
    %load/vec4 v0x7fdfdc01fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fdfdc01f960_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fdfdc01fcf0, 4;
    %store/vec4 v0x7fdfdc00d6b0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdfdc00d6b0_0;
    %store/vec4 v0x7fdfdc01ff30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc01fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc01fea0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7fdfdc020120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fdfdc0201c0_0;
    %store/vec4 v0x7fdfdc01f8c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fdfdc01f8c0_0;
    %load/vec4 v0x7fdfdc01f960_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fdfdc01fcf0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc01fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc020120_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdfdc007f40;
T_16 ;
    %wait E_0x7fdfdc005d20;
    %load/vec4 v0x7fdfdc01ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdfdc01fb90_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fdfdc01fb90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fdfdc01fb90_0;
    %store/vec4a v0x7fdfdc01fcf0, 4, 0;
    %load/vec4 v0x7fdfdc01fb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdfdc01fb90_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc01fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc01fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc020120_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fdfdc00d550;
T_17 ;
    %vpi_call 2 384 "$readmemb", "instr_mem.mem", v0x7fdfdc029c30 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fdfdc00d550;
T_18 ;
    %vpi_call 2 411 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 412 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdfdc0202f0 {0 0 0};
    %delay 500, 0;
    %vpi_call 2 416 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fdfdc00d550;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc028730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdfdc028b90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdfdc028b90_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fdfdc00d550;
T_20 ;
    %delay 4, 0;
    %load/vec4 v0x7fdfdc028730_0;
    %inv;
    %store/vec4 v0x7fdfdc028730_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Part3.v";
    "./DataMemory.v";
    "./Part1.v";
    "./Part2.v";
