INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 26 14:32:19 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 addf0/inner/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 1.745ns (19.891%)  route 7.028ns (80.109%))
  Logic Levels:           24  (CARRY4=8 LUT3=2 LUT4=2 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2613, unset)         0.537     0.537    addf0/inner/ip/roundingAdder/clk
                         FDRE                                         r  addf0/inner/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf0/inner/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf0/inner/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_15/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf0/inner/ip/roundingAdder/dataReg_reg[2]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.025 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     2.025    addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_17_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.198 r  addf0/inner/ip/roundingAdder/dataReg_reg[3]_i_20/O[1]
                         net (fo=3, unplaced)         0.403     2.601    addf0/inner/ip/roundingAdder/ip_result__0[28]
                         LUT4 (Prop_lut4_I0_O)        0.125     2.726 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_22/O
                         net (fo=15, unplaced)        0.323     3.049    addf0/inner/ip/roundingAdder/dataReg[3]_i_22_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.092 r  addf0/inner/ip/roundingAdder/dataReg[3]_i_11/O
                         net (fo=7, unplaced)         0.277     3.369    addf0/inner/ip/roundingAdder/dataReg[3]_i_11_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.412 f  addf0/inner/ip/roundingAdder/dataReg[2]_i_8/O
                         net (fo=1, unplaced)         0.742     4.154    addf0/inner/ip/roundingAdder/dataReg[2]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.197 f  addf0/inner/ip/roundingAdder/dataReg[2]_i_5/O
                         net (fo=1, unplaced)         0.270     4.467    addf0/inner/ip/roundingAdder/cmpf0/inner/operator/ieee2nfloat_0/eqOp__21
                         LUT6 (Prop_lut6_I1_O)        0.043     4.510 r  addf0/inner/ip/roundingAdder/dataReg[2]_i_3/O
                         net (fo=8, unplaced)         0.308     4.818    speculator0/predFifo0/cmpf0_result
                         LUT6 (Prop_lut6_I1_O)        0.043     4.861 r  speculator0/predFifo0/dataReg[1]_i_1/O
                         net (fo=3, unplaced)         0.288     5.149    speculator0/one_slot_break_r/inner/control/D[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     5.192 r  speculator0/one_slot_break_r/inner/control/branch_ready_i_7/O
                         net (fo=17, unplaced)        0.326     5.518    speculator0/one_slot_break_r/inner/control/one_slot_break_r_control_outs[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     5.561 f  speculator0/one_slot_break_r/inner/control/outs_i_8/O
                         net (fo=9, unplaced)         0.311     5.872    speculator0/one_slot_break_r/inner/control/outs_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.915 f  speculator0/one_slot_break_r/inner/control/transmitValue_i_2__27/O
                         net (fo=8, unplaced)         0.308     6.223    speculator0/one_slot_break_r/inner/control/transmitValue_i_2__27_n_0
                         LUT4 (Prop_lut4_I2_O)        0.043     6.266 f  speculator0/one_slot_break_r/inner/control/fifo_pvalid_i_4/O
                         net (fo=4, unplaced)         0.294     6.560    speculator0/one_slot_break_r/inner/control/fifo_pvalid_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     6.603 f  speculator0/one_slot_break_r/inner/control/outs[31]_i_2/O
                         net (fo=39, unplaced)        0.346     6.949    speculator0/one_slot_break_r/inner/control/outs[31]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     6.992 r  speculator0/one_slot_break_r/inner/control/outs[28]_i_1__0/O
                         net (fo=8, unplaced)         0.308     7.300    buffer8/inner/D[28]
                         LUT3 (Prop_lut3_I1_O)        0.043     7.343 r  buffer8/inner/exc_d3_reg[1]_srl3_i_4/O
                         net (fo=2, unplaced)         0.753     8.096    buffer8/inner/fifo/control/buffer8_outs[27]
                         LUT6 (Prop_lut6_I1_O)        0.043     8.139 r  buffer8/inner/fifo/control/Mint_i_20__0/O
                         net (fo=3, unplaced)         0.288     8.427    buffer8/inner/fifo/control/Mint_i_20__0_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     8.470 r  buffer8/inner/fifo/control/Mint_i_18__1/O
                         net (fo=21, unplaced)        0.331     8.801    buffer8/inner/fifo/control/Mint_i_18__1_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     8.844 r  buffer8/inner/fifo/control/Mint_i_7/O
                         net (fo=1, unplaced)         0.466     9.310    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/fracR[10]
                         DSP48E1                                      r  mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2613, unset)         0.510    10.510    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/clk
                         DSP48E1                                      r  mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -2.525     7.950    mulf2/inner/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 -1.360    




