

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug  2 18:56:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline_ap_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.637|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  172305|  172305|  172305|  172305|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop     |  172304|  172304|        89|          -|          -|  1936|    no    |
        | + Row_Loop_Col_Loop_Filter2_Loop.1  |       6|       6|         1|          -|          -|     6|    no    |
        | + W_Row_Loop                        |      46|      46|        19|         14|          1|     3|    yes   |
        | + Row_Loop_Col_Loop_Filter2_Loop.3  |      30|      30|         5|          -|          -|     6|    no    |
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 14, D = 19, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 4 5 
5 --> 24 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 5 
24 --> 25 
25 --> 26 30 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 25 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_5), !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_4), !map !14"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_3), !map !20"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_2), !map !26"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_1), !map !32"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([169 x float]* %input_0), !map !38"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out), !map !44"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%w_sumf = alloca [6 x float], align 16" [conv/conv.cpp:48]   --->   Operation 39 'alloca' 'w_sumf' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_sumf_addr_2 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 0" [conv/conv.cpp:71]   --->   Operation 40 'getelementptr' 'w_sumf_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_sumf_addr_3 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 1" [conv/conv.cpp:71]   --->   Operation 41 'getelementptr' 'w_sumf_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_sumf_addr_4 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 2" [conv/conv.cpp:71]   --->   Operation 42 'getelementptr' 'w_sumf_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_sumf_addr_5 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 3" [conv/conv.cpp:71]   --->   Operation 43 'getelementptr' 'w_sumf_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_sumf_addr_6 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 4" [conv/conv.cpp:71]   --->   Operation 44 'getelementptr' 'w_sumf_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%w_sumf_addr_7 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 5" [conv/conv.cpp:71]   --->   Operation 45 'getelementptr' 'w_sumf_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:51]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i11 [ 0, %0 ], [ %add_ln51, %Filter2_Loop_end ]" [conv/conv.cpp:51]   --->   Operation 47 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln79_1, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 48 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln54, %Filter2_Loop_end ]" [conv/conv.cpp:54]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln79_5, %Filter2_Loop_end ]" [conv/conv.cpp:79]   --->   Operation 50 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 51 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:71]   --->   Operation 52 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln71_2 = add i4 %c_0, 2" [conv/conv.cpp:71]   --->   Operation 53 'add' 'add_ln71_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln51 = icmp eq i11 %indvar_flatten21, -112" [conv/conv.cpp:51]   --->   Operation 54 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln51 = add i11 %indvar_flatten21, 1" [conv/conv.cpp:51]   --->   Operation 55 'add' 'add_ln51' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %5, label %Filter2_Loop_begin" [conv/conv.cpp:51]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.66ns)   --->   "%icmp_ln54 = icmp eq i9 %indvar_flatten, 176" [conv/conv.cpp:54]   --->   Operation 57 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln51)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.02ns)   --->   "%select_ln79 = select i1 %icmp_ln54, i4 0, i4 %c_0" [conv/conv.cpp:79]   --->   Operation 58 'select' 'select_ln79' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_6)   --->   "%select_ln79_2 = select i1 %icmp_ln54, i4 1, i4 %c" [conv/conv.cpp:79]   --->   Operation 59 'select' 'select_ln79_2' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_7)   --->   "%select_ln79_3 = select i1 %icmp_ln54, i4 2, i4 %add_ln71_2" [conv/conv.cpp:79]   --->   Operation 60 'select' 'select_ln79_3' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln79)   --->   "%xor_ln79 = xor i1 %icmp_ln54, true" [conv/conv.cpp:79]   --->   Operation 61 'xor' 'xor_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp eq i5 %f_0, -16" [conv/conv.cpp:57]   --->   Operation 62 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln51)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79 = and i1 %icmp_ln57, %xor_ln79" [conv/conv.cpp:79]   --->   Operation 63 'and' 'and_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln71_3 = add i4 %select_ln79, 1" [conv/conv.cpp:71]   --->   Operation 64 'add' 'add_ln71_3' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_4)   --->   "%or_ln79 = or i1 %and_ln79, %icmp_ln54" [conv/conv.cpp:79]   --->   Operation 65 'or' 'or_ln79' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln79_4 = select i1 %or_ln79, i5 0, i5 %f_0" [conv/conv.cpp:79]   --->   Operation 66 'select' 'select_ln79_4' <Predicate = (!icmp_ln51)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.02ns)   --->   "%select_ln79_5 = select i1 %and_ln79, i4 %add_ln71_3, i4 %select_ln79" [conv/conv.cpp:79]   --->   Operation 67 'select' 'select_ln79_5' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln71_4 = add i4 %select_ln79, 2" [conv/conv.cpp:71]   --->   Operation 68 'add' 'add_ln71_4' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln79_6 = select i1 %and_ln79, i4 %add_ln71_4, i4 %select_ln79_2" [conv/conv.cpp:79]   --->   Operation 69 'select' 'select_ln79_6' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln71_5 = add i4 %select_ln79, 3" [conv/conv.cpp:71]   --->   Operation 70 'add' 'add_ln71_5' <Predicate = (!icmp_ln51)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln79_7 = select i1 %and_ln79, i4 %add_ln71_5, i4 %select_ln79_3" [conv/conv.cpp:79]   --->   Operation 71 'select' 'select_ln79_7' <Predicate = (!icmp_ln51)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %select_ln79_4 to i64" [conv/conv.cpp:59]   --->   Operation 72 'zext' 'zext_ln59' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln59" [conv/conv.cpp:59]   --->   Operation 73 'getelementptr' 'conv_bias_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 74 'load' 'w_sum' <Predicate = (!icmp_ln51)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:85]   --->   Operation 75 'ret' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.6>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:51]   --->   Operation 76 'add' 'r' <Predicate = (icmp_ln54)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936)"   --->   Operation 78 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.02ns)   --->   "%select_ln79_1 = select i1 %icmp_ln54, i4 %r, i4 %r_0" [conv/conv.cpp:79]   --->   Operation 79 'select' 'select_ln79_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln79_1 to i8" [conv/conv.cpp:79]   --->   Operation 80 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (3.36ns) (grouped into DSP with root node add_ln79)   --->   "%mul_ln79 = mul i8 %zext_ln79, 11" [conv/conv.cpp:79]   --->   Operation 81 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %select_ln79_5 to i8" [conv/conv.cpp:79]   --->   Operation 83 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln79 = add i8 %zext_ln79_1, %mul_ln79" [conv/conv.cpp:79]   --->   Operation 84 'add' 'add_ln79' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln79, i4 0)" [conv/conv.cpp:71]   --->   Operation 85 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %select_ln79_6 to i8" [conv/conv.cpp:79]   --->   Operation 86 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %select_ln79_7 to i8" [conv/conv.cpp:79]   --->   Operation 87 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:58]   --->   Operation 89 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i5 %select_ln79_4 to i7" [conv/conv.cpp:79]   --->   Operation 90 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i5 %select_ln79_4 to i12" [conv/conv.cpp:79]   --->   Operation 91 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%add_ln79_1 = add i12 %zext_ln79_5, %tmp_2_cast" [conv/conv.cpp:79]   --->   Operation 92 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i12 %add_ln79_1 to i64" [conv/conv.cpp:79]   --->   Operation 93 'zext' 'zext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln79_6" [conv/conv.cpp:79]   --->   Operation 94 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%w_sum = load float* %conv_bias_addr, align 4" [conv/conv.cpp:59]   --->   Operation 95 'load' 'w_sum' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 96 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %3 ]"   --->   Operation 97 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.13ns)   --->   "%icmp_ln60 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:60]   --->   Operation 98 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:60]   --->   Operation 100 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader1.preheader, label %3" [conv/conv.cpp:60]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %ch_0 to i64" [conv/conv.cpp:61]   --->   Operation 102 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%w_sumf_addr = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln61" [conv/conv.cpp:61]   --->   Operation 103 'getelementptr' 'w_sumf_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %w_sumf_addr, align 4" [conv/conv.cpp:61]   --->   Operation 104 'store' <Predicate = (!icmp_ln60)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:60]   --->   Operation 105 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.76ns)   --->   "br label %.preheader1" [conv/conv.cpp:63]   --->   Operation 106 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 10.3>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ %wr, %W_Row_Loop ], [ 0, %.preheader1.preheader ]"   --->   Operation 107 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln63 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:63]   --->   Operation 108 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:63]   --->   Operation 110 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %W_Row_Loop" [conv/conv.cpp:63]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %wr_0 to i4" [conv/conv.cpp:63]   --->   Operation 112 'zext' 'zext_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %wr_0, i4 0)" [conv/conv.cpp:71]   --->   Operation 113 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i6 %tmp_7 to i7" [conv/conv.cpp:71]   --->   Operation 114 'zext' 'zext_ln71' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln71_6 = add i7 %zext_ln79_4, %zext_ln71" [conv/conv.cpp:71]   --->   Operation 115 'add' 'add_ln71_6' <Predicate = (!icmp_ln63)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %add_ln71_6 to i64" [conv/conv.cpp:71]   --->   Operation 116 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%conv_weights_0_0_add = getelementptr [48 x float]* @conv_weights_0_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 117 'getelementptr' 'conv_weights_0_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%conv_weights_0_1_add = getelementptr [48 x float]* @conv_weights_0_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 118 'getelementptr' 'conv_weights_0_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%conv_weights_0_2_add = getelementptr [48 x float]* @conv_weights_0_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 119 'getelementptr' 'conv_weights_0_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%conv_weights_0_3_add = getelementptr [48 x float]* @conv_weights_0_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 120 'getelementptr' 'conv_weights_0_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%conv_weights_0_4_add = getelementptr [48 x float]* @conv_weights_0_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 121 'getelementptr' 'conv_weights_0_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%conv_weights_0_5_add = getelementptr [48 x float]* @conv_weights_0_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 122 'getelementptr' 'conv_weights_0_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%conv_weights_1_0_add = getelementptr [48 x float]* @conv_weights_1_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 123 'getelementptr' 'conv_weights_1_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%conv_weights_1_1_add = getelementptr [48 x float]* @conv_weights_1_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 124 'getelementptr' 'conv_weights_1_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%conv_weights_1_2_add = getelementptr [48 x float]* @conv_weights_1_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 125 'getelementptr' 'conv_weights_1_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%conv_weights_1_3_add = getelementptr [48 x float]* @conv_weights_1_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 126 'getelementptr' 'conv_weights_1_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%conv_weights_1_4_add = getelementptr [48 x float]* @conv_weights_1_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 127 'getelementptr' 'conv_weights_1_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%conv_weights_1_5_add = getelementptr [48 x float]* @conv_weights_1_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 128 'getelementptr' 'conv_weights_1_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%conv_weights_2_0_add = getelementptr [48 x float]* @conv_weights_2_0, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 129 'getelementptr' 'conv_weights_2_0_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%conv_weights_2_1_add = getelementptr [48 x float]* @conv_weights_2_1, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 130 'getelementptr' 'conv_weights_2_1_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%conv_weights_2_2_add = getelementptr [48 x float]* @conv_weights_2_2, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 131 'getelementptr' 'conv_weights_2_2_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%conv_weights_2_3_add = getelementptr [48 x float]* @conv_weights_2_3, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 132 'getelementptr' 'conv_weights_2_3_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%conv_weights_2_4_add = getelementptr [48 x float]* @conv_weights_2_4, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 133 'getelementptr' 'conv_weights_2_4_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%conv_weights_2_5_add = getelementptr [48 x float]* @conv_weights_2_5, i64 0, i64 %zext_ln71_1" [conv/conv.cpp:71]   --->   Operation 134 'getelementptr' 'conv_weights_2_5_add' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln71 = add i4 %select_ln79_1, %zext_ln63" [conv/conv.cpp:71]   --->   Operation 135 'add' 'add_ln71' <Predicate = (!icmp_ln63)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i4 %add_ln71 to i8" [conv/conv.cpp:71]   --->   Operation 136 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (3.49ns)   --->   "%mul_ln71 = mul i8 %zext_ln71_2, 13" [conv/conv.cpp:71]   --->   Operation 137 'mul' 'mul_ln71' <Predicate = (!icmp_ln63)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.91ns)   --->   "%add_ln71_7 = add i8 %zext_ln79_1, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 138 'add' 'add_ln71_7' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln71_3 = zext i8 %add_ln71_7 to i64" [conv/conv.cpp:71]   --->   Operation 139 'zext' 'zext_ln71_3' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 140 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln71_8 = add i8 %zext_ln79_2, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 141 'add' 'add_ln71_8' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln71_4 = zext i8 %add_ln71_8 to i64" [conv/conv.cpp:71]   --->   Operation 142 'zext' 'zext_ln71_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 143 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (1.91ns)   --->   "%add_ln71_9 = add i8 %zext_ln79_3, %mul_ln71" [conv/conv.cpp:71]   --->   Operation 144 'add' 'add_ln71_9' <Predicate = (!icmp_ln63)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 145 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 146 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 147 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 148 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 149 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 150 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 151 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 152 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_3" [conv/conv.cpp:71]   --->   Operation 153 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%input_5_addr_1 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_4" [conv/conv.cpp:71]   --->   Operation 154 'getelementptr' 'input_5_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 155 [2/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 155 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 156 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 156 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 157 [2/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 157 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 158 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 159 [2/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 159 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 160 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 160 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 161 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 162 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 163 [2/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 163 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 164 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 164 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 165 [2/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 165 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 166 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 167 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 168 'load' 'input_0_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 169 [2/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 169 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 170 [2/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 170 'load' 'input_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 171 [2/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 171 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 172 [2/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 172 'load' 'input_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 173 [2/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 173 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 174 [2/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 174 'load' 'input_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 175 [2/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 175 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 176 [2/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 176 'load' 'input_4_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 177 [2/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 177 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 178 [2/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 178 'load' 'input_5_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 179 [2/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 179 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 180 [2/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 180 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 181 [2/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 181 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 182 [2/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 182 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 183 [2/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 183 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 184 [2/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 184 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln71_5 = zext i8 %add_ln71_9 to i64" [conv/conv.cpp:71]   --->   Operation 185 'zext' 'zext_ln71_5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [169 x float]* %input_0, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 186 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [169 x float]* %input_1, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 187 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [169 x float]* %input_2, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 188 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr [169 x float]* %input_3, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 189 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr [169 x float]* %input_4, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 190 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%input_5_addr_2 = getelementptr [169 x float]* %input_5, i64 0, i64 %zext_ln71_5" [conv/conv.cpp:71]   --->   Operation 191 'getelementptr' 'input_5_addr_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_6 : Operation 192 [1/2] (3.25ns)   --->   "%conv_weights_0_0_loa = load float* %conv_weights_0_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 192 'load' 'conv_weights_0_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 193 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv/conv.cpp:71]   --->   Operation 193 'load' 'input_0_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 194 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:71]   --->   Operation 194 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/2] (3.25ns)   --->   "%conv_weights_0_1_loa = load float* %conv_weights_0_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 195 'load' 'conv_weights_0_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 196 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv/conv.cpp:71]   --->   Operation 196 'load' 'input_1_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 197 [2/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:71]   --->   Operation 197 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/2] (3.25ns)   --->   "%conv_weights_0_2_loa = load float* %conv_weights_0_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 198 'load' 'conv_weights_0_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 199 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv/conv.cpp:71]   --->   Operation 199 'load' 'input_2_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 200 [2/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:71]   --->   Operation 200 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/2] (3.25ns)   --->   "%conv_weights_0_3_loa = load float* %conv_weights_0_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 201 'load' 'conv_weights_0_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 202 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv/conv.cpp:71]   --->   Operation 202 'load' 'input_3_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 203 [2/2] (12.3ns)   --->   "%tmp_2_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:71]   --->   Operation 203 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/2] (3.25ns)   --->   "%conv_weights_0_4_loa = load float* %conv_weights_0_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 204 'load' 'conv_weights_0_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 205 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr, align 4" [conv/conv.cpp:71]   --->   Operation 205 'load' 'input_4_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 206 [2/2] (12.3ns)   --->   "%tmp_2_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:71]   --->   Operation 206 'fmul' 'tmp_2_0_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/2] (3.25ns)   --->   "%conv_weights_0_5_loa = load float* %conv_weights_0_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 207 'load' 'conv_weights_0_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 208 [1/2] (3.25ns)   --->   "%input_5_load = load float* %input_5_addr, align 4" [conv/conv.cpp:71]   --->   Operation 208 'load' 'input_5_load' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 209 [2/2] (12.3ns)   --->   "%tmp_2_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:71]   --->   Operation 209 'fmul' 'tmp_2_0_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [2/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 210 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 211 [1/2] (3.25ns)   --->   "%conv_weights_1_0_loa = load float* %conv_weights_1_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 211 'load' 'conv_weights_1_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 212 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 212 'load' 'input_0_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 213 [1/2] (3.25ns)   --->   "%conv_weights_1_1_loa = load float* %conv_weights_1_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 213 'load' 'conv_weights_1_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 214 [1/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 214 'load' 'input_1_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 215 [1/2] (3.25ns)   --->   "%conv_weights_1_2_loa = load float* %conv_weights_1_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 215 'load' 'conv_weights_1_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 216 [1/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 216 'load' 'input_2_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 217 [1/2] (3.25ns)   --->   "%conv_weights_1_3_loa = load float* %conv_weights_1_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 217 'load' 'conv_weights_1_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 218 [1/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 218 'load' 'input_3_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 219 [1/2] (3.25ns)   --->   "%conv_weights_1_4_loa = load float* %conv_weights_1_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 219 'load' 'conv_weights_1_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 220 [1/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 220 'load' 'input_4_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 221 [1/2] (3.25ns)   --->   "%conv_weights_1_5_loa = load float* %conv_weights_1_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 221 'load' 'conv_weights_1_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 222 [1/2] (3.25ns)   --->   "%input_5_load_1 = load float* %input_5_addr_1, align 4" [conv/conv.cpp:71]   --->   Operation 222 'load' 'input_5_load_1' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 223 [1/2] (3.25ns)   --->   "%conv_weights_2_0_loa = load float* %conv_weights_2_0_add, align 4" [conv/conv.cpp:71]   --->   Operation 223 'load' 'conv_weights_2_0_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 224 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 224 'load' 'input_0_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 225 [1/2] (3.25ns)   --->   "%conv_weights_2_1_loa = load float* %conv_weights_2_1_add, align 4" [conv/conv.cpp:71]   --->   Operation 225 'load' 'conv_weights_2_1_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 226 [2/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 226 'load' 'input_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 227 [1/2] (3.25ns)   --->   "%conv_weights_2_2_loa = load float* %conv_weights_2_2_add, align 4" [conv/conv.cpp:71]   --->   Operation 227 'load' 'conv_weights_2_2_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 228 [2/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 228 'load' 'input_2_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 229 [1/2] (3.25ns)   --->   "%conv_weights_2_3_loa = load float* %conv_weights_2_3_add, align 4" [conv/conv.cpp:71]   --->   Operation 229 'load' 'conv_weights_2_3_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 230 [2/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 230 'load' 'input_3_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 231 [1/2] (3.25ns)   --->   "%conv_weights_2_4_loa = load float* %conv_weights_2_4_add, align 4" [conv/conv.cpp:71]   --->   Operation 231 'load' 'conv_weights_2_4_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 232 [2/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 232 'load' 'input_4_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 233 [1/2] (3.25ns)   --->   "%conv_weights_2_5_loa = load float* %conv_weights_2_5_add, align 4" [conv/conv.cpp:71]   --->   Operation 233 'load' 'conv_weights_2_5_loa' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_6 : Operation 234 [2/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 234 'load' 'input_5_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 12.3>
ST_7 : Operation 235 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_weights_0_0_loa, %input_0_load" [conv/conv.cpp:71]   --->   Operation 235 'fmul' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_weights_0_1_loa, %input_1_load" [conv/conv.cpp:71]   --->   Operation 236 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 237 [1/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_weights_0_2_loa, %input_2_load" [conv/conv.cpp:71]   --->   Operation 237 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/2] (12.3ns)   --->   "%tmp_2_0_3 = fmul float %conv_weights_0_3_loa, %input_3_load" [conv/conv.cpp:71]   --->   Operation 238 'fmul' 'tmp_2_0_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 239 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 240 [1/2] (12.3ns)   --->   "%tmp_2_0_4 = fmul float %conv_weights_0_4_loa, %input_4_load" [conv/conv.cpp:71]   --->   Operation 240 'fmul' 'tmp_2_0_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [2/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 241 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 242 [1/2] (12.3ns)   --->   "%tmp_2_0_5 = fmul float %conv_weights_0_5_loa, %input_5_load" [conv/conv.cpp:71]   --->   Operation 242 'fmul' 'tmp_2_0_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/2] (2.32ns)   --->   "%w_sumf_load_6 = load float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 243 'load' 'w_sumf_load_6' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 244 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:71]   --->   Operation 244 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [2/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:71]   --->   Operation 245 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [2/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:71]   --->   Operation 246 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [2/2] (12.3ns)   --->   "%tmp_2_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:71]   --->   Operation 247 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [2/2] (12.3ns)   --->   "%tmp_2_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:71]   --->   Operation 248 'fmul' 'tmp_2_1_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [2/2] (12.3ns)   --->   "%tmp_2_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:71]   --->   Operation 249 'fmul' 'tmp_2_1_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 250 'load' 'input_0_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 251 [1/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 251 'load' 'input_1_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 252 [1/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 252 'load' 'input_2_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 253 [1/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 253 'load' 'input_3_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 254 [1/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 254 'load' 'input_4_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 255 [1/2] (3.25ns)   --->   "%input_5_load_2 = load float* %input_5_addr_2, align 4" [conv/conv.cpp:71]   --->   Operation 255 'load' 'input_5_load_2' <Predicate = (!icmp_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 14.0>
ST_8 : Operation 256 [1/2] (2.32ns)   --->   "%w_sumf_load_4 = load float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 256 'load' 'w_sumf_load_4' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 257 [4/4] (11.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 257 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [1/2] (2.32ns)   --->   "%w_sumf_load_5 = load float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 258 'load' 'w_sumf_load_5' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 259 [4/4] (11.7ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 259 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [4/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 260 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_weights_1_0_loa, %input_0_load_1" [conv/conv.cpp:71]   --->   Operation 261 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_weights_1_1_loa, %input_1_load_1" [conv/conv.cpp:71]   --->   Operation 262 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [1/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_weights_1_2_loa, %input_2_load_1" [conv/conv.cpp:71]   --->   Operation 263 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/2] (12.3ns)   --->   "%tmp_2_1_3 = fmul float %conv_weights_1_3_loa, %input_3_load_1" [conv/conv.cpp:71]   --->   Operation 264 'fmul' 'tmp_2_1_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/2] (12.3ns)   --->   "%tmp_2_1_4 = fmul float %conv_weights_1_4_loa, %input_4_load_1" [conv/conv.cpp:71]   --->   Operation 265 'fmul' 'tmp_2_1_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (12.3ns)   --->   "%tmp_2_1_5 = fmul float %conv_weights_1_5_loa, %input_5_load_1" [conv/conv.cpp:71]   --->   Operation 266 'fmul' 'tmp_2_1_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:71]   --->   Operation 267 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [2/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:71]   --->   Operation 268 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [2/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:71]   --->   Operation 269 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [2/2] (12.3ns)   --->   "%tmp_2_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:71]   --->   Operation 270 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [2/2] (12.3ns)   --->   "%tmp_2_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:71]   --->   Operation 271 'fmul' 'tmp_2_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [2/2] (12.3ns)   --->   "%tmp_2_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:71]   --->   Operation 272 'fmul' 'tmp_2_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 273 [2/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 273 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 274 [3/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 274 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 275 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [3/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 276 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_weights_2_0_loa, %input_0_load_2" [conv/conv.cpp:71]   --->   Operation 277 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_weights_2_1_loa, %input_1_load_2" [conv/conv.cpp:71]   --->   Operation 278 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_weights_2_2_loa, %input_2_load_2" [conv/conv.cpp:71]   --->   Operation 279 'fmul' 'tmp_2_2_2' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/2] (12.3ns)   --->   "%tmp_2_2_3 = fmul float %conv_weights_2_3_loa, %input_3_load_2" [conv/conv.cpp:71]   --->   Operation 280 'fmul' 'tmp_2_2_3' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/2] (12.3ns)   --->   "%tmp_2_2_4 = fmul float %conv_weights_2_4_loa, %input_4_load_2" [conv/conv.cpp:71]   --->   Operation 281 'fmul' 'tmp_2_2_4' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/2] (12.3ns)   --->   "%tmp_2_2_5 = fmul float %conv_weights_2_5_loa, %input_5_load_2" [conv/conv.cpp:71]   --->   Operation 282 'fmul' 'tmp_2_2_5' <Predicate = (!icmp_ln63)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 13.9>
ST_10 : Operation 283 [1/2] (2.32ns)   --->   "%w_sumf_load_1 = load float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 283 'load' 'w_sumf_load_1' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 284 [4/4] (11.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 284 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [2/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 285 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 286 [2/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 286 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 287 [2/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 287 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [2/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 288 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 289 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 14.0>
ST_11 : Operation 290 [3/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 290 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/2] (2.32ns)   --->   "%w_sumf_load_2 = load float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 291 'load' 'w_sumf_load_2' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 292 [4/4] (11.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 292 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/2] (2.32ns)   --->   "%w_sumf_load_3 = load float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 293 'load' 'w_sumf_load_3' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 294 [4/4] (11.7ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 294 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/4] (10.5ns)   --->   "%tmp_3_0_3 = fadd float %w_sumf_load_4, %tmp_2_0_3" [conv/conv.cpp:71]   --->   Operation 295 'fadd' 'tmp_3_0_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [1/4] (10.5ns)   --->   "%tmp_3_0_4 = fadd float %w_sumf_load_5, %tmp_2_0_4" [conv/conv.cpp:71]   --->   Operation 296 'fadd' 'tmp_3_0_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/4] (10.5ns)   --->   "%tmp_3_0_5 = fadd float %w_sumf_load_6, %tmp_2_0_5" [conv/conv.cpp:71]   --->   Operation 297 'fadd' 'tmp_3_0_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 298 [2/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 298 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [3/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 299 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [3/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 300 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [4/4] (11.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 301 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [4/4] (11.7ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 302 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [4/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 303 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 304 [1/4] (10.5ns)   --->   "%tmp_5 = fadd float %w_sumf_load_1, %tmp_s" [conv/conv.cpp:71]   --->   Operation 304 'fadd' 'tmp_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [2/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 305 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [2/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 306 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [3/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 307 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [3/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 308 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 309 [3/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 309 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 11.5>
ST_14 : Operation 310 [1/4] (10.5ns)   --->   "%tmp_3_0_1 = fadd float %w_sumf_load_2, %tmp_2_0_1" [conv/conv.cpp:71]   --->   Operation 310 'fadd' 'tmp_3_0_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/4] (10.5ns)   --->   "%tmp_3_0_2 = fadd float %w_sumf_load_3, %tmp_2_0_2" [conv/conv.cpp:71]   --->   Operation 311 'fadd' 'tmp_3_0_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [4/4] (11.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 312 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [2/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 313 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [2/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 314 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [2/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 315 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 11.7>
ST_15 : Operation 316 [3/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 316 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [4/4] (11.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 317 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [4/4] (11.7ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 318 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/4] (10.5ns)   --->   "%tmp_3_1_3 = fadd float %tmp_3_0_3, %tmp_2_1_3" [conv/conv.cpp:71]   --->   Operation 319 'fadd' 'tmp_3_1_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 320 [1/4] (10.5ns)   --->   "%tmp_3_1_4 = fadd float %tmp_3_0_4, %tmp_2_1_4" [conv/conv.cpp:71]   --->   Operation 320 'fadd' 'tmp_3_1_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/4] (10.5ns)   --->   "%tmp_3_1_5 = fadd float %tmp_3_0_5, %tmp_2_1_5" [conv/conv.cpp:71]   --->   Operation 321 'fadd' 'tmp_3_1_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 11.7>
ST_16 : Operation 322 [2/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 322 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [3/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 323 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 324 [3/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 324 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [4/4] (11.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 325 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [4/4] (11.7ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 326 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [4/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 327 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 328 [1/4] (10.5ns)   --->   "%tmp_3_1 = fadd float %tmp_5, %tmp_2_1" [conv/conv.cpp:71]   --->   Operation 328 'fadd' 'tmp_3_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [2/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 329 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [2/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 330 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [3/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 331 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [3/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 332 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [3/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 333 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 11.5>
ST_18 : Operation 334 [1/4] (10.5ns)   --->   "%tmp_3_1_1 = fadd float %tmp_3_0_1, %tmp_2_1_1" [conv/conv.cpp:71]   --->   Operation 334 'fadd' 'tmp_3_1_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/4] (10.5ns)   --->   "%tmp_3_1_2 = fadd float %tmp_3_0_2, %tmp_2_1_2" [conv/conv.cpp:71]   --->   Operation 335 'fadd' 'tmp_3_1_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [4/4] (11.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 336 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [2/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 337 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [2/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 338 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [2/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 339 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.8>
ST_19 : Operation 340 [3/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 340 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 341 [4/4] (11.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 341 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 342 [4/4] (11.7ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 342 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 11.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 343 [1/4] (10.5ns)   --->   "%tmp_3_2_3 = fadd float %tmp_3_1_3, %tmp_2_2_3" [conv/conv.cpp:71]   --->   Operation 343 'fadd' 'tmp_3_2_3' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [1/4] (10.5ns)   --->   "%tmp_3_2_4 = fadd float %tmp_3_1_4, %tmp_2_2_4" [conv/conv.cpp:71]   --->   Operation 344 'fadd' 'tmp_3_2_4' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [1/1] (2.32ns)   --->   "store float %tmp_3_2_4, float* %w_sumf_addr_6, align 16" [conv/conv.cpp:71]   --->   Operation 345 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_19 : Operation 346 [1/4] (10.5ns)   --->   "%tmp_3_2_5 = fadd float %tmp_3_1_5, %tmp_2_2_5" [conv/conv.cpp:71]   --->   Operation 346 'fadd' 'tmp_3_2_5' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [1/1] (2.32ns)   --->   "store float %tmp_3_2_5, float* %w_sumf_addr_7, align 4" [conv/conv.cpp:71]   --->   Operation 347 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 348 [2/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 348 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [3/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 349 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 350 [3/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 350 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/1] (2.32ns)   --->   "store float %tmp_3_2_3, float* %w_sumf_addr_5, align 4" [conv/conv.cpp:71]   --->   Operation 351 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 352 [1/4] (10.5ns)   --->   "%tmp_3_2 = fadd float %tmp_3_1, %tmp_2_2" [conv/conv.cpp:71]   --->   Operation 352 'fadd' 'tmp_3_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [2/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 353 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [2/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 354 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.8>
ST_22 : Operation 355 [1/1] (2.32ns)   --->   "store float %tmp_3_2, float* %w_sumf_addr_2, align 16" [conv/conv.cpp:71]   --->   Operation 355 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 356 [1/4] (10.5ns)   --->   "%tmp_3_2_1 = fadd float %tmp_3_1_1, %tmp_2_2_1" [conv/conv.cpp:71]   --->   Operation 356 'fadd' 'tmp_3_2_1' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [1/1] (2.32ns)   --->   "store float %tmp_3_2_1, float* %w_sumf_addr_3, align 4" [conv/conv.cpp:71]   --->   Operation 357 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 358 [1/4] (10.5ns)   --->   "%tmp_3_2_2 = fadd float %tmp_3_1_2, %tmp_2_2_2" [conv/conv.cpp:71]   --->   Operation 358 'fadd' 'tmp_3_2_2' <Predicate = (!icmp_ln63)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:64]   --->   Operation 359 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:64]   --->   Operation 360 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv.cpp:65]   --->   Operation 361 'specpipeline' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 362 [1/1] (2.32ns)   --->   "store float %tmp_3_2_2, float* %w_sumf_addr_4, align 8" [conv/conv.cpp:71]   --->   Operation 362 'store' <Predicate = (!icmp_ln63)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv/conv.cpp:74]   --->   Operation 363 'specregionend' 'empty_6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "br label %.preheader1" [conv/conv.cpp:63]   --->   Operation 364 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 1.76>
ST_24 : Operation 365 [1/1] (1.76ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 365 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 6> <Delay = 5.43>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum_1, %4 ], [ %w_sum, %.preheader.preheader ]"   --->   Operation 366 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%ch2_0 = phi i3 [ %ch_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 367 'phi' 'ch2_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %ch2_0, -2" [conv/conv.cpp:75]   --->   Operation 368 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 369 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (1.65ns)   --->   "%ch_1 = add i3 %ch2_0, 1" [conv/conv.cpp:75]   --->   Operation 370 'add' 'ch_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %Filter2_Loop_end, label %4" [conv/conv.cpp:75]   --->   Operation 371 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %ch2_0 to i64" [conv/conv.cpp:76]   --->   Operation 372 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%w_sumf_addr_1 = getelementptr inbounds [6 x float]* %w_sumf, i64 0, i64 %zext_ln76" [conv/conv.cpp:76]   --->   Operation 373 'getelementptr' 'w_sumf_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_25 : Operation 374 [2/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 374 'load' 'w_sumf_load' <Predicate = (!icmp_ln75)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_25 : Operation 375 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 375 'fcmp' 'tmp_6' <Predicate = (icmp_ln75)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln79_4" [conv/conv.cpp:57]   --->   Operation 376 'add' 'f' <Predicate = (icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 377 [1/1] (1.82ns)   --->   "%add_ln54 = add i9 1, %indvar_flatten" [conv/conv.cpp:54]   --->   Operation 377 'add' 'add_ln54' <Predicate = (icmp_ln75 & !icmp_ln54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.96ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i9 1, i9 %add_ln54" [conv/conv.cpp:54]   --->   Operation 378 'select' 'select_ln54' <Predicate = (icmp_ln75)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 7> <Delay = 13.9>
ST_26 : Operation 379 [1/2] (2.32ns)   --->   "%w_sumf_load = load float* %w_sumf_addr_1, align 4" [conv/conv.cpp:76]   --->   Operation 379 'load' 'w_sumf_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_26 : Operation 380 [4/4] (11.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 380 'fadd' 'w_sum_1' <Predicate = true> <Delay = 11.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 8> <Delay = 10.5>
ST_27 : Operation 381 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 381 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 9> <Delay = 10.5>
ST_28 : Operation 382 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 382 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 10.5>
ST_29 : Operation 383 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0, %w_sumf_load" [conv/conv.cpp:76]   --->   Operation 383 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 384 [1/1] (0.00ns)   --->   "br label %.preheader" [conv/conv.cpp:75]   --->   Operation 384 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 7> <Delay = 9.66>
ST_30 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast float %w_sum_0 to i32" [conv/conv.cpp:78]   --->   Operation 385 'bitcast' 'bitcast_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln78, i32 23, i32 30)" [conv/conv.cpp:78]   --->   Operation 386 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i32 %bitcast_ln78 to i23" [conv/conv.cpp:78]   --->   Operation 387 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 388 [1/1] (1.55ns)   --->   "%icmp_ln78 = icmp ne i8 %tmp, -1" [conv/conv.cpp:78]   --->   Operation 388 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 389 [1/1] (2.44ns)   --->   "%icmp_ln78_1 = icmp eq i23 %trunc_ln78, 0" [conv/conv.cpp:78]   --->   Operation 389 'icmp' 'icmp_ln78_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %icmp_ln78_1, %icmp_ln78" [conv/conv.cpp:78]   --->   Operation 390 'or' 'or_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 391 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_0, 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 391 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%and_ln78 = and i1 %or_ln78, %tmp_6" [conv/conv.cpp:78]   --->   Operation 392 'and' 'and_ln78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 393 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %and_ln78, float %w_sum_0, float 0.000000e+00" [conv/conv.cpp:78]   --->   Operation 393 'select' 'select_ln78' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 394 [1/1] (3.25ns)   --->   "store float %select_ln78, float* %conv_out_addr, align 4" [conv/conv.cpp:79]   --->   Operation 394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 395 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3) nounwind" [conv/conv.cpp:82]   --->   Operation 395 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:57]   --->   Operation 396 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 0000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 0000000000000000000000000000000]
w_sumf               (alloca           ) [ 0011111111111111111111111111111]
w_sumf_addr_2        (getelementptr    ) [ 0011111111111111111111111111111]
w_sumf_addr_3        (getelementptr    ) [ 0011111111111111111111111111111]
w_sumf_addr_4        (getelementptr    ) [ 0011111111111111111111111111111]
w_sumf_addr_5        (getelementptr    ) [ 0011111111111111111111111111111]
w_sumf_addr_6        (getelementptr    ) [ 0011111111111111111111111111111]
w_sumf_addr_7        (getelementptr    ) [ 0011111111111111111111111111111]
br_ln51              (br               ) [ 0111111111111111111111111111111]
indvar_flatten21     (phi              ) [ 0010000000000000000000000000000]
r_0                  (phi              ) [ 0011000000000000000000000000000]
indvar_flatten       (phi              ) [ 0011111111111111111111111111110]
c_0                  (phi              ) [ 0010000000000000000000000000000]
f_0                  (phi              ) [ 0010000000000000000000000000000]
c                    (add              ) [ 0000000000000000000000000000000]
add_ln71_2           (add              ) [ 0000000000000000000000000000000]
icmp_ln51            (icmp             ) [ 0011111111111111111111111111111]
add_ln51             (add              ) [ 0111111111111111111111111111111]
br_ln51              (br               ) [ 0000000000000000000000000000000]
icmp_ln54            (icmp             ) [ 0001111111111111111111111111110]
select_ln79          (select           ) [ 0000000000000000000000000000000]
select_ln79_2        (select           ) [ 0000000000000000000000000000000]
select_ln79_3        (select           ) [ 0000000000000000000000000000000]
xor_ln79             (xor              ) [ 0000000000000000000000000000000]
icmp_ln57            (icmp             ) [ 0000000000000000000000000000000]
and_ln79             (and              ) [ 0000000000000000000000000000000]
add_ln71_3           (add              ) [ 0000000000000000000000000000000]
or_ln79              (or               ) [ 0000000000000000000000000000000]
select_ln79_4        (select           ) [ 0001111111111111111111111111110]
select_ln79_5        (select           ) [ 0111111111111111111111111111111]
add_ln71_4           (add              ) [ 0000000000000000000000000000000]
select_ln79_6        (select           ) [ 0001000000000000000000000000000]
add_ln71_5           (add              ) [ 0000000000000000000000000000000]
select_ln79_7        (select           ) [ 0001000000000000000000000000000]
zext_ln59            (zext             ) [ 0000000000000000000000000000000]
conv_bias_addr       (getelementptr    ) [ 0001000000000000000000000000000]
ret_ln85             (ret              ) [ 0000000000000000000000000000000]
r                    (add              ) [ 0000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000000000000]
empty_9              (speclooptripcount) [ 0000000000000000000000000000000]
select_ln79_1        (select           ) [ 0110111111111111111111111111111]
zext_ln79            (zext             ) [ 0000000000000000000000000000000]
mul_ln79             (mul              ) [ 0000000000000000000000000000000]
specloopname_ln0     (specloopname     ) [ 0000000000000000000000000000000]
zext_ln79_1          (zext             ) [ 0000111111111111111111110000000]
add_ln79             (add              ) [ 0000000000000000000000000000000]
tmp_2_cast           (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln79_2          (zext             ) [ 0000111111111111111111110000000]
zext_ln79_3          (zext             ) [ 0000111111111111111111110000000]
specloopname_ln58    (specloopname     ) [ 0000000000000000000000000000000]
tmp_3                (specregionbegin  ) [ 0000111111111111111111111111111]
zext_ln79_4          (zext             ) [ 0000111111111111111111110000000]
zext_ln79_5          (zext             ) [ 0000000000000000000000000000000]
add_ln79_1           (add              ) [ 0000000000000000000000000000000]
zext_ln79_6          (zext             ) [ 0000000000000000000000000000000]
conv_out_addr        (getelementptr    ) [ 0000111111111111111111111111111]
w_sum                (load             ) [ 0000111111111111111111111111110]
br_ln60              (br               ) [ 0011111111111111111111111111111]
ch_0                 (phi              ) [ 0000100000000000000000000000000]
icmp_ln60            (icmp             ) [ 0011111111111111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000000000000]
ch                   (add              ) [ 0011111111111111111111111111111]
br_ln60              (br               ) [ 0000000000000000000000000000000]
zext_ln61            (zext             ) [ 0000000000000000000000000000000]
w_sumf_addr          (getelementptr    ) [ 0000000000000000000000000000000]
store_ln61           (store            ) [ 0000000000000000000000000000000]
br_ln60              (br               ) [ 0011111111111111111111111111111]
br_ln63              (br               ) [ 0011111111111111111111111111111]
wr_0                 (phi              ) [ 0000010000000000000000000000000]
icmp_ln63            (icmp             ) [ 0011111111111111111111111111111]
empty_5              (speclooptripcount) [ 0000000000000000000000000000000]
wr                   (add              ) [ 0011111111111111111111111111111]
br_ln63              (br               ) [ 0000000000000000000000000000000]
zext_ln63            (zext             ) [ 0000000000000000000000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln71            (zext             ) [ 0000000000000000000000000000000]
add_ln71_6           (add              ) [ 0000000000000000000000000000000]
zext_ln71_1          (zext             ) [ 0000000000000000000000000000000]
conv_weights_0_0_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_0_1_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_0_2_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_0_3_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_0_4_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_0_5_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_0_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_1_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_2_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_3_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_4_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_1_5_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_0_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_1_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_2_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_3_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_4_add (getelementptr    ) [ 0000001000000000000000000000000]
conv_weights_2_5_add (getelementptr    ) [ 0000001000000000000000000000000]
add_ln71             (add              ) [ 0000000000000000000000000000000]
zext_ln71_2          (zext             ) [ 0000000000000000000000000000000]
mul_ln71             (mul              ) [ 0000000000000000000000000000000]
add_ln71_7           (add              ) [ 0000000000000000000000000000000]
zext_ln71_3          (zext             ) [ 0000000000000000000000000000000]
input_0_addr         (getelementptr    ) [ 0000001000000000000000000000000]
add_ln71_8           (add              ) [ 0000000000000000000000000000000]
zext_ln71_4          (zext             ) [ 0000000000000000000000000000000]
input_0_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
add_ln71_9           (add              ) [ 0000001000000000000000000000000]
input_1_addr         (getelementptr    ) [ 0000001000000000000000000000000]
input_1_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
input_2_addr         (getelementptr    ) [ 0000001000000000000000000000000]
input_2_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
input_3_addr         (getelementptr    ) [ 0000001000000000000000000000000]
input_3_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
input_4_addr         (getelementptr    ) [ 0000001000000000000000000000000]
input_4_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
input_5_addr         (getelementptr    ) [ 0000001000000000000000000000000]
input_5_addr_1       (getelementptr    ) [ 0000001000000000000000000000000]
zext_ln71_5          (zext             ) [ 0000000000000000000000000000000]
input_0_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
input_1_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
input_2_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
input_3_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
input_4_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
input_5_addr_2       (getelementptr    ) [ 0000000100000000000000000000000]
conv_weights_0_0_loa (load             ) [ 0000000100000000000000000000000]
input_0_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_0_1_loa (load             ) [ 0000000100000000000000000000000]
input_1_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_0_2_loa (load             ) [ 0000000100000000000000000000000]
input_2_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_0_3_loa (load             ) [ 0000000100000000000000000000000]
input_3_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_0_4_loa (load             ) [ 0000000100000000000000000000000]
input_4_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_0_5_loa (load             ) [ 0000000100000000000000000000000]
input_5_load         (load             ) [ 0000000100000000000000000000000]
conv_weights_1_0_loa (load             ) [ 0000000110000000000000000000000]
input_0_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_1_1_loa (load             ) [ 0000000110000000000000000000000]
input_1_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_1_2_loa (load             ) [ 0000000110000000000000000000000]
input_2_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_1_3_loa (load             ) [ 0000000110000000000000000000000]
input_3_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_1_4_loa (load             ) [ 0000000110000000000000000000000]
input_4_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_1_5_loa (load             ) [ 0000000110000000000000000000000]
input_5_load_1       (load             ) [ 0000000110000000000000000000000]
conv_weights_2_0_loa (load             ) [ 0000000111000000000000000000000]
conv_weights_2_1_loa (load             ) [ 0000000111000000000000000000000]
conv_weights_2_2_loa (load             ) [ 0000000111000000000000000000000]
conv_weights_2_3_loa (load             ) [ 0000000111000000000000000000000]
conv_weights_2_4_loa (load             ) [ 0000000111000000000000000000000]
conv_weights_2_5_loa (load             ) [ 0000000111000000000000000000000]
tmp_s                (fmul             ) [ 0000000011111100000000000000000]
tmp_2_0_1            (fmul             ) [ 0000000011111110000000000000000]
tmp_2_0_2            (fmul             ) [ 0000000011111110000000000000000]
tmp_2_0_3            (fmul             ) [ 0000000011110000000000000000000]
tmp_2_0_4            (fmul             ) [ 0000000011110000000000000000000]
tmp_2_0_5            (fmul             ) [ 0000000011110000000000000000000]
w_sumf_load_6        (load             ) [ 0000000011110000000000000000000]
input_0_load_2       (load             ) [ 0000000011000000000000000000000]
input_1_load_2       (load             ) [ 0000000011000000000000000000000]
input_2_load_2       (load             ) [ 0000000011000000000000000000000]
input_3_load_2       (load             ) [ 0000000011000000000000000000000]
input_4_load_2       (load             ) [ 0000000011000000000000000000000]
input_5_load_2       (load             ) [ 0000000011000000000000000000000]
w_sumf_load_4        (load             ) [ 0000000001110000000000000000000]
w_sumf_load_5        (load             ) [ 0000000001110000000000000000000]
tmp_2_1              (fmul             ) [ 0000000001111111110000000000000]
tmp_2_1_1            (fmul             ) [ 0000000001111111111000000000000]
tmp_2_1_2            (fmul             ) [ 0000000001111111111000000000000]
tmp_2_1_3            (fmul             ) [ 0000000001111111000000000000000]
tmp_2_1_4            (fmul             ) [ 0000000001111111000000000000000]
tmp_2_1_5            (fmul             ) [ 0000000001111111000000000000000]
tmp_2_2              (fmul             ) [ 0000011100111111111111000000000]
tmp_2_2_1            (fmul             ) [ 0000011110111111111111100000000]
tmp_2_2_2            (fmul             ) [ 0000011110111111111111100000000]
tmp_2_2_3            (fmul             ) [ 0000010000111111111100000000000]
tmp_2_2_4            (fmul             ) [ 0000010000111111111100000000000]
tmp_2_2_5            (fmul             ) [ 0000010000111111111100000000000]
w_sumf_load_1        (load             ) [ 0000000000011100000000000000000]
w_sumf_load_2        (load             ) [ 0000000000001110000000000000000]
w_sumf_load_3        (load             ) [ 0000000000001110000000000000000]
tmp_3_0_3            (fadd             ) [ 0000000000001111000000000000000]
tmp_3_0_4            (fadd             ) [ 0000000000001111000000000000000]
tmp_3_0_5            (fadd             ) [ 0000000000001111000000000000000]
tmp_5                (fadd             ) [ 0000000000000011110000000000000]
tmp_3_0_1            (fadd             ) [ 0000000000000001111000000000000]
tmp_3_0_2            (fadd             ) [ 0000000000000001111000000000000]
tmp_3_1_3            (fadd             ) [ 0000010000000000111100000000000]
tmp_3_1_4            (fadd             ) [ 0000010000000000111100000000000]
tmp_3_1_5            (fadd             ) [ 0000010000000000111100000000000]
tmp_3_1              (fadd             ) [ 0000011100000000001111000000000]
tmp_3_1_1            (fadd             ) [ 0000011110000000000111100000000]
tmp_3_1_2            (fadd             ) [ 0000011110000000000111100000000]
tmp_3_2_3            (fadd             ) [ 0000001000000000000010000000000]
tmp_3_2_4            (fadd             ) [ 0000000000000000000000000000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
tmp_3_2_5            (fadd             ) [ 0000000000000000000000000000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
tmp_3_2              (fadd             ) [ 0000000010000000000000100000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
tmp_3_2_1            (fadd             ) [ 0000000000000000000000000000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
tmp_3_2_2            (fadd             ) [ 0000000001000000000000010000000]
specloopname_ln64    (specloopname     ) [ 0000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 0000000000000000000000000000000]
specpipeline_ln65    (specpipeline     ) [ 0000000000000000000000000000000]
store_ln71           (store            ) [ 0000000000000000000000000000000]
empty_6              (specregionend    ) [ 0000000000000000000000000000000]
br_ln63              (br               ) [ 0011111111111111111111111111111]
br_ln75              (br               ) [ 0011111111111111111111111111111]
w_sum_0              (phi              ) [ 0000000000000000000000000111111]
ch2_0                (phi              ) [ 0000000000000000000000000100000]
icmp_ln75            (icmp             ) [ 0011111111111111111111111111111]
empty_7              (speclooptripcount) [ 0000000000000000000000000000000]
ch_1                 (add              ) [ 0011111111111111111111111111111]
br_ln75              (br               ) [ 0000000000000000000000000000000]
zext_ln76            (zext             ) [ 0000000000000000000000000000000]
w_sumf_addr_1        (getelementptr    ) [ 0000000000000000000000000010000]
f                    (add              ) [ 0110000000000000000000000000001]
add_ln54             (add              ) [ 0000000000000000000000000000000]
select_ln54          (select           ) [ 0110000000000000000000000000001]
w_sumf_load          (load             ) [ 0000000000000000000000000001110]
w_sum_1              (fadd             ) [ 0011111111111111111111111111111]
br_ln75              (br               ) [ 0011111111111111111111111111111]
bitcast_ln78         (bitcast          ) [ 0000000000000000000000000000000]
tmp                  (partselect       ) [ 0000000000000000000000000000000]
trunc_ln78           (trunc            ) [ 0000000000000000000000000000000]
icmp_ln78            (icmp             ) [ 0000000000000000000000000000000]
icmp_ln78_1          (icmp             ) [ 0000000000000000000000000000000]
or_ln78              (or               ) [ 0000000000000000000000000000000]
tmp_6                (fcmp             ) [ 0000000000000000000000000000000]
and_ln78             (and              ) [ 0000000000000000000000000000000]
select_ln78          (select           ) [ 0000000000000000000000000000000]
store_ln79           (store            ) [ 0000000000000000000000000000000]
empty_8              (specregionend    ) [ 0000000000000000000000000000000]
br_ln57              (br               ) [ 0111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_0_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_weights_0_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_weights_1_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_weights_1_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_weights_1_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_weights_1_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_weights_2_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_weights_2_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_weights_2_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_weights_2_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_bias">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="w_sumf_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_sumf/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="w_sumf_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w_sumf_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="w_sumf_addr_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="w_sumf_addr_5_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_5/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="w_sumf_addr_6_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="w_sumf_addr_7_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_7/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="conv_bias_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_sum/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv_out_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="w_sumf_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="671" dir="0" index="4" bw="3" slack="0"/>
<pin id="672" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="673" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
<pin id="674" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/4 w_sumf_load_6/6 w_sumf_load_4/7 w_sumf_load_5/7 w_sumf_load_1/9 w_sumf_load_2/10 w_sumf_load_3/10 store_ln71/19 store_ln71/19 store_ln71/20 store_ln71/22 store_ln71/22 store_ln71/23 w_sumf_load/25 "/>
</bind>
</comp>

<comp id="245" class="1004" name="conv_weights_0_0_add_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_0_add/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_weights_0_1_add_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_1_add/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="conv_weights_0_2_add_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_2_add/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_weights_0_3_add_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_3_add/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="conv_weights_0_4_add_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_4_add/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="conv_weights_0_5_add_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_5_add/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="conv_weights_1_0_add_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_0_add/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_weights_1_1_add_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_1_add/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="conv_weights_1_2_add_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_2_add/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="conv_weights_1_3_add_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="7" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_3_add/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="conv_weights_1_4_add_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_4_add/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="conv_weights_1_5_add_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_5_add/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="conv_weights_2_0_add_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_0_add/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv_weights_2_1_add_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_1_add/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="conv_weights_2_2_add_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_2_add/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv_weights_2_3_add_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_3_add/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="conv_weights_2_4_add_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="7" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_4_add/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="conv_weights_2_5_add_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="7" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_5_add/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="input_0_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="input_0_addr_1_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="input_1_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="input_1_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="input_2_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="input_2_addr_1_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_1/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="input_3_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="input_3_addr_1_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="8" slack="0"/>
<pin id="424" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr_1/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="input_4_addr_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="input_4_addr_1_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr_1/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="input_5_addr_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="input_5_addr_1_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr_1/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_0_loa/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="0" slack="0"/>
<pin id="533" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="534" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
<pin id="536" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/5 input_0_load_1/5 input_0_load_2/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_1_loa/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="0"/>
<pin id="544" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="545" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
<pin id="547" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/5 input_1_load_1/5 input_1_load_2/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_2_loa/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="0"/>
<pin id="555" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="556" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="557" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
<pin id="558" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/5 input_2_load_1/5 input_2_load_2/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_3_loa/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="0" slack="0"/>
<pin id="566" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="567" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="568" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
<pin id="569" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/5 input_3_load_1/5 input_3_load_2/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_4_loa/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="0" slack="0"/>
<pin id="577" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="578" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
<pin id="580" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/5 input_4_load_1/5 input_4_load_2/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_5_loa/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_access_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="0" slack="0"/>
<pin id="588" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="589" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="590" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="32" slack="0"/>
<pin id="591" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/5 input_5_load_1/5 input_5_load_2/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_0_loa/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_access_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_1_loa/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="grp_access_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_2_loa/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_3_loa/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_access_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_4_loa/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_5_loa/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_access_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_0_loa/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_access_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_1_loa/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_access_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="608" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_2_loa/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_access_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="615" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_3_loa/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_access_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="620" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_4_loa/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_5_loa/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="input_0_addr_2_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="input_1_addr_2_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr_2/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="input_2_addr_2_gep_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr_2/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="input_3_addr_2_gep_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="8" slack="0"/>
<pin id="654" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr_2/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="input_4_addr_2_gep_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="8" slack="0"/>
<pin id="661" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr_2/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="input_5_addr_2_gep_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr_2/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="w_sumf_addr_1_gep_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_sumf_addr_1/25 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln79_access_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="5"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="692" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/30 "/>
</bind>
</comp>

<comp id="693" class="1005" name="indvar_flatten21_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="1"/>
<pin id="695" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="697" class="1004" name="indvar_flatten21_phi_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="2" bw="11" slack="0"/>
<pin id="701" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="r_0_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="708" class="1004" name="r_0_phi_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="711" dir="0" index="2" bw="4" slack="1"/>
<pin id="712" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="713" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="indvar_flatten_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="1"/>
<pin id="718" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="720" class="1004" name="indvar_flatten_phi_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="723" dir="0" index="2" bw="9" slack="1"/>
<pin id="724" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="c_0_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="1"/>
<pin id="730" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="c_0_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="4" slack="0"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="f_0_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="743" class="1004" name="f_0_phi_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="746" dir="0" index="2" bw="5" slack="1"/>
<pin id="747" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="748" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="ch_0_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="1"/>
<pin id="752" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="754" class="1004" name="ch_0_phi_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="757" dir="0" index="2" bw="3" slack="0"/>
<pin id="758" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="759" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/4 "/>
</bind>
</comp>

<comp id="761" class="1005" name="wr_0_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="1"/>
<pin id="763" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="765" class="1004" name="wr_0_phi_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="2" slack="0"/>
<pin id="767" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="768" dir="0" index="2" bw="1" slack="1"/>
<pin id="769" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="770" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="772" class="1005" name="w_sum_0_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="775" class="1004" name="w_sum_0_phi_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="778" dir="0" index="2" bw="32" slack="4"/>
<pin id="779" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/25 "/>
</bind>
</comp>

<comp id="782" class="1005" name="ch2_0_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="1"/>
<pin id="784" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch2_0 (phireg) "/>
</bind>
</comp>

<comp id="786" class="1004" name="ch2_0_phi_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="3" slack="0"/>
<pin id="788" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="789" dir="0" index="2" bw="1" slack="1"/>
<pin id="790" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="791" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch2_0/25 "/>
</bind>
</comp>

<comp id="793" class="1004" name="grp_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_3/8 tmp_5/10 tmp_3_0_1/11 tmp_3_1_3/12 tmp_3_1/14 tmp_3_1_1/15 tmp_3_2_3/16 tmp_3_2/18 tmp_3_2_1/19 w_sum_1/26 "/>
</bind>
</comp>

<comp id="798" class="1004" name="grp_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="1"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_4/8 tmp_3_0_2/11 tmp_3_1_4/12 tmp_3_1_2/15 tmp_3_2_4/16 tmp_3_2_2/19 "/>
</bind>
</comp>

<comp id="803" class="1004" name="grp_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="0" index="1" bw="32" slack="1"/>
<pin id="806" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3_0_5/8 tmp_3_1_5/12 tmp_3_2_5/16 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/6 tmp_2_1/7 tmp_2_2/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="grp_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_1/6 tmp_2_1_1/7 tmp_2_2_1/8 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_2/6 tmp_2_1_2/7 tmp_2_2_2/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_3/6 tmp_2_1_3/7 tmp_2_2_3/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="grp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_4/6 tmp_2_1_4/7 tmp_2_2_4/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="grp_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_0_5/6 tmp_2_1_5/7 tmp_2_2_5/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="grp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="854" class="1005" name="reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load input_0_load_2 "/>
</bind>
</comp>

<comp id="859" class="1005" name="reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load input_1_load_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_2_load input_2_load_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_3_load input_3_load_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_4_load input_4_load_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_5_load input_5_load_2 "/>
</bind>
</comp>

<comp id="884" class="1005" name="reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_6 w_sumf_load_2 w_sumf_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_4 w_sumf_load_3 "/>
</bind>
</comp>

<comp id="898" class="1005" name="reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_3 tmp_3_1_3 tmp_3_2_3 tmp_3_2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_4 tmp_3_1_4 tmp_3_2_2 "/>
</bind>
</comp>

<comp id="911" class="1005" name="reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_5 tmp_3_1_5 "/>
</bind>
</comp>

<comp id="916" class="1005" name="reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_3_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="1"/>
<pin id="923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_1 tmp_3_1_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_0_2 tmp_3_1_2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="c_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln71_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="0"/>
<pin id="939" dir="0" index="1" bw="3" slack="0"/>
<pin id="940" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_2/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="icmp_ln51_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="11" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="949" class="1004" name="add_ln51_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="11" slack="0"/>
<pin id="951" dir="0" index="1" bw="1" slack="0"/>
<pin id="952" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln54_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="9" slack="0"/>
<pin id="957" dir="0" index="1" bw="9" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="select_ln79_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="0" index="2" bw="4" slack="0"/>
<pin id="965" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="969" class="1004" name="select_ln79_2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="0" index="2" bw="4" slack="0"/>
<pin id="973" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/2 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln79_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="3" slack="0"/>
<pin id="980" dir="0" index="2" bw="4" slack="0"/>
<pin id="981" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_3/2 "/>
</bind>
</comp>

<comp id="985" class="1004" name="xor_ln79_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln57_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="0"/>
<pin id="993" dir="0" index="1" bw="5" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="and_ln79_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="add_ln71_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="or_ln79_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="select_ln79_4_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="0" index="2" bw="5" slack="0"/>
<pin id="1019" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_4/2 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="select_ln79_5_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="4" slack="0"/>
<pin id="1026" dir="0" index="2" bw="4" slack="0"/>
<pin id="1027" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_5/2 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln71_4_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="4" slack="0"/>
<pin id="1033" dir="0" index="1" bw="3" slack="0"/>
<pin id="1034" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_4/2 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="select_ln79_6_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="4" slack="0"/>
<pin id="1040" dir="0" index="2" bw="4" slack="0"/>
<pin id="1041" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_6/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="add_ln71_5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="0"/>
<pin id="1047" dir="0" index="1" bw="3" slack="0"/>
<pin id="1048" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_5/2 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln79_7_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="4" slack="0"/>
<pin id="1054" dir="0" index="2" bw="4" slack="0"/>
<pin id="1055" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_7/2 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln59_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="5" slack="0"/>
<pin id="1061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="r_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="4" slack="1"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="select_ln79_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="1"/>
<pin id="1072" dir="0" index="1" bw="4" slack="0"/>
<pin id="1073" dir="0" index="2" bw="4" slack="1"/>
<pin id="1074" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/3 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln79_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="0"/>
<pin id="1079" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zext_ln79_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="4" slack="1"/>
<pin id="1083" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_2_cast_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="12" slack="0"/>
<pin id="1086" dir="0" index="1" bw="8" slack="0"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln79_2_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="1"/>
<pin id="1093" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/3 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln79_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="1"/>
<pin id="1096" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln79_4_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="1"/>
<pin id="1099" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/3 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="zext_ln79_5_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="1"/>
<pin id="1102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="add_ln79_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="5" slack="0"/>
<pin id="1105" dir="0" index="1" bw="12" slack="0"/>
<pin id="1106" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln79_6_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="12" slack="0"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_6/3 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln60_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="3" slack="0"/>
<pin id="1116" dir="0" index="1" bw="2" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/4 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="ch_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="3" slack="0"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln61_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="3" slack="0"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln63_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="wr_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="zext_ln63_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="2" slack="0"/>
<pin id="1145" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_7_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="6" slack="0"/>
<pin id="1149" dir="0" index="1" bw="2" slack="0"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln71_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="6" slack="0"/>
<pin id="1157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/5 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="add_ln71_6_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="5" slack="2"/>
<pin id="1161" dir="0" index="1" bw="6" slack="0"/>
<pin id="1162" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_6/5 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="zext_ln71_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="0"/>
<pin id="1166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_1/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="add_ln71_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="4" slack="2"/>
<pin id="1188" dir="0" index="1" bw="2" slack="0"/>
<pin id="1189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/5 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="zext_ln71_2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="4" slack="0"/>
<pin id="1193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_2/5 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="mul_ln71_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="0" index="1" bw="5" slack="0"/>
<pin id="1198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/5 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln71_7_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="4" slack="2"/>
<pin id="1203" dir="0" index="1" bw="8" slack="0"/>
<pin id="1204" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_7/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="zext_ln71_3_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="0"/>
<pin id="1208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_3/5 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="add_ln71_8_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="4" slack="2"/>
<pin id="1218" dir="0" index="1" bw="8" slack="0"/>
<pin id="1219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_8/5 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln71_4_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_4/5 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="add_ln71_9_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="4" slack="2"/>
<pin id="1233" dir="0" index="1" bw="8" slack="0"/>
<pin id="1234" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_9/5 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="zext_ln71_5_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="1"/>
<pin id="1238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71_5/6 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="icmp_ln75_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="3" slack="0"/>
<pin id="1247" dir="0" index="1" bw="2" slack="0"/>
<pin id="1248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/25 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="ch_1_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="3" slack="0"/>
<pin id="1253" dir="0" index="1" bw="1" slack="0"/>
<pin id="1254" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/25 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="zext_ln76_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="3" slack="0"/>
<pin id="1259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/25 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="f_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="5" slack="5"/>
<pin id="1265" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/25 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="add_ln54_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="9" slack="5"/>
<pin id="1270" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/25 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln54_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="5"/>
<pin id="1275" dir="0" index="1" bw="1" slack="0"/>
<pin id="1276" dir="0" index="2" bw="9" slack="0"/>
<pin id="1277" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/25 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="bitcast_ln78_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="1"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln78/30 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="8" slack="0"/>
<pin id="1286" dir="0" index="1" bw="32" slack="0"/>
<pin id="1287" dir="0" index="2" bw="6" slack="0"/>
<pin id="1288" dir="0" index="3" bw="6" slack="0"/>
<pin id="1289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="trunc_ln78_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/30 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="icmp_ln78_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="0"/>
<pin id="1300" dir="0" index="1" bw="1" slack="0"/>
<pin id="1301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/30 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="icmp_ln78_1_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="23" slack="0"/>
<pin id="1306" dir="0" index="1" bw="1" slack="0"/>
<pin id="1307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78_1/30 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="or_ln78_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="0"/>
<pin id="1312" dir="0" index="1" bw="1" slack="0"/>
<pin id="1313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/30 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="and_ln78_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="1" slack="0"/>
<pin id="1319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln78/30 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="select_ln78_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="1"/>
<pin id="1325" dir="0" index="2" bw="32" slack="0"/>
<pin id="1326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/30 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="grp_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="4" slack="0"/>
<pin id="1333" dir="0" index="1" bw="8" slack="0"/>
<pin id="1334" dir="0" index="2" bw="4" slack="0"/>
<pin id="1335" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln79/3 add_ln79/3 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="w_sumf_addr_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="3" slack="8"/>
<pin id="1342" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="w_sumf_addr_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="w_sumf_addr_3_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="3" slack="9"/>
<pin id="1347" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="w_sumf_addr_3 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="w_sumf_addr_4_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="3" slack="9"/>
<pin id="1353" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="w_sumf_addr_4 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="w_sumf_addr_5_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="3" slack="6"/>
<pin id="1358" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="w_sumf_addr_5 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="w_sumf_addr_6_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="3" slack="6"/>
<pin id="1364" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="w_sumf_addr_6 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="w_sumf_addr_7_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="3" slack="5"/>
<pin id="1369" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="w_sumf_addr_7 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="add_ln51_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="11" slack="0"/>
<pin id="1377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="icmp_ln54_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="1"/>
<pin id="1382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="select_ln79_4_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="5" slack="1"/>
<pin id="1388" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_4 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="select_ln79_5_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="4" slack="0"/>
<pin id="1395" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln79_5 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="select_ln79_6_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="4" slack="1"/>
<pin id="1401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_6 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="select_ln79_7_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="4" slack="1"/>
<pin id="1406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_7 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="conv_bias_addr_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="4" slack="1"/>
<pin id="1411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="1414" class="1005" name="select_ln79_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="4" slack="1"/>
<pin id="1416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="zext_ln79_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="2"/>
<pin id="1422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="zext_ln79_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="2"/>
<pin id="1427" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="zext_ln79_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="2"/>
<pin id="1432" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="zext_ln79_4_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="7" slack="2"/>
<pin id="1437" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln79_4 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="conv_out_addr_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="11" slack="5"/>
<pin id="1442" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="1445" class="1005" name="w_sum_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="4"/>
<pin id="1447" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="1450" class="1005" name="icmp_ln60_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="ch_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="3" slack="0"/>
<pin id="1456" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1459" class="1005" name="icmp_ln63_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="1"/>
<pin id="1461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="wr_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="0"/>
<pin id="1465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1468" class="1005" name="conv_weights_0_0_add_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="6" slack="1"/>
<pin id="1470" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_add "/>
</bind>
</comp>

<comp id="1473" class="1005" name="conv_weights_0_1_add_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="6" slack="1"/>
<pin id="1475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_add "/>
</bind>
</comp>

<comp id="1478" class="1005" name="conv_weights_0_2_add_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="6" slack="1"/>
<pin id="1480" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_2_add "/>
</bind>
</comp>

<comp id="1483" class="1005" name="conv_weights_0_3_add_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="6" slack="1"/>
<pin id="1485" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_3_add "/>
</bind>
</comp>

<comp id="1488" class="1005" name="conv_weights_0_4_add_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="6" slack="1"/>
<pin id="1490" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_4_add "/>
</bind>
</comp>

<comp id="1493" class="1005" name="conv_weights_0_5_add_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="6" slack="1"/>
<pin id="1495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_5_add "/>
</bind>
</comp>

<comp id="1498" class="1005" name="conv_weights_1_0_add_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="6" slack="1"/>
<pin id="1500" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_add "/>
</bind>
</comp>

<comp id="1503" class="1005" name="conv_weights_1_1_add_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="6" slack="1"/>
<pin id="1505" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_add "/>
</bind>
</comp>

<comp id="1508" class="1005" name="conv_weights_1_2_add_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="6" slack="1"/>
<pin id="1510" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_2_add "/>
</bind>
</comp>

<comp id="1513" class="1005" name="conv_weights_1_3_add_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="6" slack="1"/>
<pin id="1515" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_3_add "/>
</bind>
</comp>

<comp id="1518" class="1005" name="conv_weights_1_4_add_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="6" slack="1"/>
<pin id="1520" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_4_add "/>
</bind>
</comp>

<comp id="1523" class="1005" name="conv_weights_1_5_add_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="6" slack="1"/>
<pin id="1525" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_5_add "/>
</bind>
</comp>

<comp id="1528" class="1005" name="conv_weights_2_0_add_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="6" slack="1"/>
<pin id="1530" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_add "/>
</bind>
</comp>

<comp id="1533" class="1005" name="conv_weights_2_1_add_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="6" slack="1"/>
<pin id="1535" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_add "/>
</bind>
</comp>

<comp id="1538" class="1005" name="conv_weights_2_2_add_reg_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="6" slack="1"/>
<pin id="1540" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_2_add "/>
</bind>
</comp>

<comp id="1543" class="1005" name="conv_weights_2_3_add_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="6" slack="1"/>
<pin id="1545" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_3_add "/>
</bind>
</comp>

<comp id="1548" class="1005" name="conv_weights_2_4_add_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="6" slack="1"/>
<pin id="1550" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_4_add "/>
</bind>
</comp>

<comp id="1553" class="1005" name="conv_weights_2_5_add_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="6" slack="1"/>
<pin id="1555" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_5_add "/>
</bind>
</comp>

<comp id="1558" class="1005" name="input_0_addr_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="1"/>
<pin id="1560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="1563" class="1005" name="input_0_addr_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="8" slack="1"/>
<pin id="1565" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="add_ln71_9_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="1"/>
<pin id="1570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_9 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="input_1_addr_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="1"/>
<pin id="1575" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="1578" class="1005" name="input_1_addr_1_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="1"/>
<pin id="1580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_1 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="input_2_addr_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="8" slack="1"/>
<pin id="1585" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="input_2_addr_1_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="8" slack="1"/>
<pin id="1590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_1 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="input_3_addr_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="1"/>
<pin id="1595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="1598" class="1005" name="input_3_addr_1_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="8" slack="1"/>
<pin id="1600" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr_1 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="input_4_addr_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="8" slack="1"/>
<pin id="1605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="1608" class="1005" name="input_4_addr_1_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="8" slack="1"/>
<pin id="1610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr_1 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="input_5_addr_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="1"/>
<pin id="1615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="1618" class="1005" name="input_5_addr_1_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="1"/>
<pin id="1620" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="input_0_addr_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="1"/>
<pin id="1625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="input_1_addr_2_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="8" slack="1"/>
<pin id="1630" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr_2 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="input_2_addr_2_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="8" slack="1"/>
<pin id="1635" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr_2 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="input_3_addr_2_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="8" slack="1"/>
<pin id="1640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr_2 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="input_4_addr_2_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="8" slack="1"/>
<pin id="1645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr_2 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="input_5_addr_2_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="8" slack="1"/>
<pin id="1650" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr_2 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="conv_weights_0_0_loa_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="1"/>
<pin id="1655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_0_loa "/>
</bind>
</comp>

<comp id="1658" class="1005" name="conv_weights_0_1_loa_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="32" slack="1"/>
<pin id="1660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_1_loa "/>
</bind>
</comp>

<comp id="1663" class="1005" name="conv_weights_0_2_loa_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="32" slack="1"/>
<pin id="1665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_2_loa "/>
</bind>
</comp>

<comp id="1668" class="1005" name="conv_weights_0_3_loa_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_3_loa "/>
</bind>
</comp>

<comp id="1673" class="1005" name="conv_weights_0_4_loa_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="1"/>
<pin id="1675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_4_loa "/>
</bind>
</comp>

<comp id="1678" class="1005" name="conv_weights_0_5_loa_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_5_loa "/>
</bind>
</comp>

<comp id="1683" class="1005" name="conv_weights_1_0_loa_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="1"/>
<pin id="1685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_0_loa "/>
</bind>
</comp>

<comp id="1688" class="1005" name="input_0_load_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="conv_weights_1_1_loa_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_1_loa "/>
</bind>
</comp>

<comp id="1698" class="1005" name="input_1_load_1_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="32" slack="1"/>
<pin id="1700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_1_load_1 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="conv_weights_1_2_loa_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="1"/>
<pin id="1705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_2_loa "/>
</bind>
</comp>

<comp id="1708" class="1005" name="input_2_load_1_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="1"/>
<pin id="1710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_2_load_1 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="conv_weights_1_3_loa_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="32" slack="1"/>
<pin id="1715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_3_loa "/>
</bind>
</comp>

<comp id="1718" class="1005" name="input_3_load_1_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="32" slack="1"/>
<pin id="1720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_3_load_1 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="conv_weights_1_4_loa_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="32" slack="1"/>
<pin id="1725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_4_loa "/>
</bind>
</comp>

<comp id="1728" class="1005" name="input_4_load_1_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="1"/>
<pin id="1730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_4_load_1 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="conv_weights_1_5_loa_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="1"/>
<pin id="1735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_5_loa "/>
</bind>
</comp>

<comp id="1738" class="1005" name="input_5_load_1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="1"/>
<pin id="1740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_5_load_1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="conv_weights_2_0_loa_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="2"/>
<pin id="1745" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_0_loa "/>
</bind>
</comp>

<comp id="1748" class="1005" name="conv_weights_2_1_loa_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="2"/>
<pin id="1750" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_1_loa "/>
</bind>
</comp>

<comp id="1753" class="1005" name="conv_weights_2_2_loa_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="32" slack="2"/>
<pin id="1755" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_2_loa "/>
</bind>
</comp>

<comp id="1758" class="1005" name="conv_weights_2_3_loa_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="2"/>
<pin id="1760" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_3_loa "/>
</bind>
</comp>

<comp id="1763" class="1005" name="conv_weights_2_4_loa_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="32" slack="2"/>
<pin id="1765" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_4_loa "/>
</bind>
</comp>

<comp id="1768" class="1005" name="conv_weights_2_5_loa_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="2"/>
<pin id="1770" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_weights_2_5_loa "/>
</bind>
</comp>

<comp id="1773" class="1005" name="tmp_s_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="3"/>
<pin id="1775" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1778" class="1005" name="tmp_2_0_1_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="32" slack="4"/>
<pin id="1780" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_0_1 "/>
</bind>
</comp>

<comp id="1783" class="1005" name="tmp_2_0_2_reg_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="32" slack="4"/>
<pin id="1785" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_0_2 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="tmp_2_0_3_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="1"/>
<pin id="1790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_3 "/>
</bind>
</comp>

<comp id="1793" class="1005" name="tmp_2_0_4_reg_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="32" slack="1"/>
<pin id="1795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_4 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="tmp_2_0_5_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="32" slack="1"/>
<pin id="1800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_0_5 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="w_sumf_load_5_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="32" slack="1"/>
<pin id="1805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_5 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="tmp_2_1_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="6"/>
<pin id="1810" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="tmp_2_1_1_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="32" slack="7"/>
<pin id="1815" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2_1_1 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="tmp_2_1_2_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="32" slack="7"/>
<pin id="1820" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2_1_2 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_2_1_3_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="32" slack="4"/>
<pin id="1825" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_1_3 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="tmp_2_1_4_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="32" slack="4"/>
<pin id="1830" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_1_4 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="tmp_2_1_5_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="4"/>
<pin id="1835" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2_1_5 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="tmp_2_2_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="32" slack="9"/>
<pin id="1840" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="tmp_2_2_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="32" slack="10"/>
<pin id="1845" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2_2_1 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_2_2_2_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="10"/>
<pin id="1850" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_2_2_2 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="tmp_2_2_3_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="7"/>
<pin id="1855" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2_2_3 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="tmp_2_2_4_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="7"/>
<pin id="1860" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2_2_4 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="tmp_2_2_5_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="7"/>
<pin id="1865" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2_2_5 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="w_sumf_load_1_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="1"/>
<pin id="1870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_load_1 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="ch_1_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="3" slack="0"/>
<pin id="1878" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch_1 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="w_sumf_addr_1_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="3" slack="1"/>
<pin id="1883" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_sumf_addr_1 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="f_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="5" slack="1"/>
<pin id="1888" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1891" class="1005" name="select_ln54_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="9" slack="1"/>
<pin id="1893" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln54 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="w_sum_1_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="1"/>
<pin id="1898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="160" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="64" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="160" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="66" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="160" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="120" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="0" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="0" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="60" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="2" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="2" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="4" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="4" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="6" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="8" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="8" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="10" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="245" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="371" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="252" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="385" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="259" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="399" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="266" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="413" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="273" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="427" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="280" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="441" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="287" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="537"><net_src comp="378" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="543"><net_src comp="294" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="392" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="554"><net_src comp="301" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="406" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="565"><net_src comp="308" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="570"><net_src comp="420" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="576"><net_src comp="315" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="434" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="587"><net_src comp="322" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="448" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="598"><net_src comp="329" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="604"><net_src comp="336" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="610"><net_src comp="343" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="616"><net_src comp="350" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="357" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="364" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="0" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="60" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="2" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="60" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="4" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="60" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="655"><net_src comp="6" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="60" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="8" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="10" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="60" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="675"><net_src comp="629" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="676"><net_src comp="636" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="677"><net_src comp="643" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="678"><net_src comp="650" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="679"><net_src comp="657" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="680"><net_src comp="664" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="687"><net_src comp="681" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="696"><net_src comp="70" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="714"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="708" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="719"><net_src comp="74" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="720" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="731"><net_src comp="72" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="76" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="112" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="760"><net_src comp="750" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="764"><net_src comp="122" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="771"><net_src comp="761" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="781"><net_src comp="775" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="785"><net_src comp="112" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="792"><net_src comp="782" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="238" pin="7"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="238" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="808"><net_src comp="803" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="809"><net_src comp="793" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="810"><net_src comp="772" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="811"><net_src comp="238" pin="7"/><net_sink comp="793" pin=1"/></net>

<net id="816"><net_src comp="455" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="461" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="467" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="473" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="479" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="485" pin="3"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="491" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="497" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="503" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="509" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="515" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="521" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="775" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="120" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="461" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="862"><net_src comp="473" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="867"><net_src comp="485" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="872"><net_src comp="497" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="877"><net_src comp="509" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="882"><net_src comp="521" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="887"><net_src comp="238" pin="7"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="894"><net_src comp="238" pin="7"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="896"><net_src comp="238" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="891" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="901"><net_src comp="793" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="908"><net_src comp="798" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="914"><net_src comp="803" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="919"><net_src comp="793" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="924"><net_src comp="793" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="929"><net_src comp="798" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="935"><net_src comp="732" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="78" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="732" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="80" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="697" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="82" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="697" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="84" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="720" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="86" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="72" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="732" pin="4"/><net_sink comp="961" pin=2"/></net>

<net id="974"><net_src comp="955" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="78" pin="0"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="931" pin="2"/><net_sink comp="969" pin=2"/></net>

<net id="982"><net_src comp="955" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="80" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="937" pin="2"/><net_sink comp="977" pin=2"/></net>

<net id="989"><net_src comp="955" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="88" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="743" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="90" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="985" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="961" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="78" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="997" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="955" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1020"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="76" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="743" pin="4"/><net_sink comp="1015" pin=2"/></net>

<net id="1028"><net_src comp="997" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="1003" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="961" pin="3"/><net_sink comp="1023" pin=2"/></net>

<net id="1035"><net_src comp="961" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="80" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1042"><net_src comp="997" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1044"><net_src comp="969" pin="3"/><net_sink comp="1037" pin=2"/></net>

<net id="1049"><net_src comp="961" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="92" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="997" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="977" pin="3"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="1015" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1068"><net_src comp="704" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="78" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1076"><net_src comp="704" pin="1"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="1070" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1089"><net_src comp="106" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="72" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1084" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1112"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1118"><net_src comp="754" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="114" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="754" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="118" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="754" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="1135"><net_src comp="765" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="124" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="765" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="126" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1146"><net_src comp="765" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="128" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="765" pin="4"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="72" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1158"><net_src comp="1147" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1167"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1173"><net_src comp="1164" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1174"><net_src comp="1164" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1175"><net_src comp="1164" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1176"><net_src comp="1164" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1177"><net_src comp="1164" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1178"><net_src comp="1164" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1179"><net_src comp="1164" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1180"><net_src comp="1164" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1181"><net_src comp="1164" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1182"><net_src comp="1164" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1183"><net_src comp="1164" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1184"><net_src comp="1164" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1185"><net_src comp="1164" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1190"><net_src comp="1143" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1194"><net_src comp="1186" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="130" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="1201" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1212"><net_src comp="1206" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1213"><net_src comp="1206" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1214"><net_src comp="1206" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1215"><net_src comp="1206" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1220"><net_src comp="1195" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="1216" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1227"><net_src comp="1221" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1228"><net_src comp="1221" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1229"><net_src comp="1221" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1235"><net_src comp="1195" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1239"><net_src comp="1236" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="1242"><net_src comp="1236" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1243"><net_src comp="1236" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="1249"><net_src comp="786" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="114" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="786" pin="4"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="118" pin="0"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="786" pin="4"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1266"><net_src comp="146" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1271"><net_src comp="148" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="716" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1278"><net_src comp="148" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="1267" pin="2"/><net_sink comp="1273" pin=2"/></net>

<net id="1283"><net_src comp="772" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1290"><net_src comp="150" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1291"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1292"><net_src comp="152" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1293"><net_src comp="154" pin="0"/><net_sink comp="1284" pin=3"/></net>

<net id="1297"><net_src comp="1280" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1302"><net_src comp="1284" pin="4"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="156" pin="0"/><net_sink comp="1298" pin=1"/></net>

<net id="1308"><net_src comp="1294" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="158" pin="0"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="1298" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1320"><net_src comp="1310" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="848" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1327"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="772" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="120" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1330"><net_src comp="1322" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="1336"><net_src comp="1077" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1337"><net_src comp="102" pin="0"/><net_sink comp="1331" pin=1"/></net>

<net id="1338"><net_src comp="1081" pin="1"/><net_sink comp="1331" pin=2"/></net>

<net id="1339"><net_src comp="1331" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1343"><net_src comp="164" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1348"><net_src comp="172" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1354"><net_src comp="180" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1359"><net_src comp="188" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1365"><net_src comp="196" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1370"><net_src comp="204" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1378"><net_src comp="949" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1383"><net_src comp="955" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1389"><net_src comp="1015" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1392"><net_src comp="1386" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1396"><net_src comp="1023" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1402"><net_src comp="1037" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1407"><net_src comp="1051" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1412"><net_src comp="212" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1417"><net_src comp="1070" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1423"><net_src comp="1081" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1428"><net_src comp="1091" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1433"><net_src comp="1094" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1438"><net_src comp="1097" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1443"><net_src comp="225" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1448"><net_src comp="219" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="1453"><net_src comp="1114" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="1120" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="1462"><net_src comp="1131" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1466"><net_src comp="1137" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1471"><net_src comp="245" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1476"><net_src comp="252" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1481"><net_src comp="259" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1486"><net_src comp="266" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1491"><net_src comp="273" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1496"><net_src comp="280" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1501"><net_src comp="287" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1506"><net_src comp="294" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="1511"><net_src comp="301" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1516"><net_src comp="308" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1521"><net_src comp="315" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1526"><net_src comp="322" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1531"><net_src comp="329" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1536"><net_src comp="336" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1541"><net_src comp="343" pin="3"/><net_sink comp="1538" pin=0"/></net>

<net id="1542"><net_src comp="1538" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1546"><net_src comp="350" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1551"><net_src comp="357" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1556"><net_src comp="364" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1561"><net_src comp="371" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1566"><net_src comp="378" pin="3"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1571"><net_src comp="1231" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1576"><net_src comp="385" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1581"><net_src comp="392" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1586"><net_src comp="399" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1591"><net_src comp="406" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1596"><net_src comp="413" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1601"><net_src comp="420" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1606"><net_src comp="427" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1611"><net_src comp="434" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1616"><net_src comp="441" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1621"><net_src comp="448" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1626"><net_src comp="629" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1631"><net_src comp="636" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1636"><net_src comp="643" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1641"><net_src comp="650" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1646"><net_src comp="657" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1651"><net_src comp="664" pin="3"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1656"><net_src comp="455" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1661"><net_src comp="467" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1666"><net_src comp="479" pin="3"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1671"><net_src comp="491" pin="3"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1676"><net_src comp="503" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1681"><net_src comp="515" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1686"><net_src comp="527" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1691"><net_src comp="461" pin="7"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1696"><net_src comp="538" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1701"><net_src comp="473" pin="7"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1706"><net_src comp="549" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1711"><net_src comp="485" pin="7"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1716"><net_src comp="560" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1721"><net_src comp="497" pin="7"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1726"><net_src comp="571" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1731"><net_src comp="509" pin="7"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1736"><net_src comp="582" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1741"><net_src comp="521" pin="7"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1746"><net_src comp="593" pin="3"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1751"><net_src comp="599" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1756"><net_src comp="605" pin="3"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1761"><net_src comp="611" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1766"><net_src comp="617" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1771"><net_src comp="623" pin="3"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1776"><net_src comp="812" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1781"><net_src comp="818" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1786"><net_src comp="824" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1791"><net_src comp="830" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1796"><net_src comp="836" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1801"><net_src comp="842" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1806"><net_src comp="238" pin="3"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1811"><net_src comp="812" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1816"><net_src comp="818" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1821"><net_src comp="824" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1826"><net_src comp="830" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1831"><net_src comp="836" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1836"><net_src comp="842" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1841"><net_src comp="812" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1846"><net_src comp="818" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1851"><net_src comp="824" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1856"><net_src comp="830" pin="2"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1861"><net_src comp="836" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1866"><net_src comp="842" pin="2"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1871"><net_src comp="238" pin="7"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1879"><net_src comp="1251" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1884"><net_src comp="681" pin="3"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1889"><net_src comp="1262" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="1894"><net_src comp="1273" pin="3"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1899"><net_src comp="793" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="775" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {30 }
 - Input state : 
	Port: conv : input_0 | {5 6 7 }
	Port: conv : input_1 | {5 6 7 }
	Port: conv : input_2 | {5 6 7 }
	Port: conv : input_3 | {5 6 7 }
	Port: conv : input_4 | {5 6 7 }
	Port: conv : input_5 | {5 6 7 }
	Port: conv : conv_weights_0_0 | {5 6 }
	Port: conv : conv_weights_0_1 | {5 6 }
	Port: conv : conv_weights_0_2 | {5 6 }
	Port: conv : conv_weights_0_3 | {5 6 }
	Port: conv : conv_weights_0_4 | {5 6 }
	Port: conv : conv_weights_0_5 | {5 6 }
	Port: conv : conv_weights_1_0 | {5 6 }
	Port: conv : conv_weights_1_1 | {5 6 }
	Port: conv : conv_weights_1_2 | {5 6 }
	Port: conv : conv_weights_1_3 | {5 6 }
	Port: conv : conv_weights_1_4 | {5 6 }
	Port: conv : conv_weights_1_5 | {5 6 }
	Port: conv : conv_weights_2_0 | {5 6 }
	Port: conv : conv_weights_2_1 | {5 6 }
	Port: conv : conv_weights_2_2 | {5 6 }
	Port: conv : conv_weights_2_3 | {5 6 }
	Port: conv : conv_weights_2_4 | {5 6 }
	Port: conv : conv_weights_2_5 | {5 6 }
	Port: conv : conv_bias | {2 3 }
  - Chain level:
	State 1
		w_sumf_addr_2 : 1
		w_sumf_addr_3 : 1
		w_sumf_addr_4 : 1
		w_sumf_addr_5 : 1
		w_sumf_addr_6 : 1
		w_sumf_addr_7 : 1
	State 2
		c : 1
		add_ln71_2 : 1
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		icmp_ln54 : 1
		select_ln79 : 2
		select_ln79_2 : 2
		select_ln79_3 : 2
		xor_ln79 : 2
		icmp_ln57 : 1
		and_ln79 : 2
		add_ln71_3 : 3
		or_ln79 : 2
		select_ln79_4 : 2
		select_ln79_5 : 2
		add_ln71_4 : 3
		select_ln79_6 : 2
		add_ln71_5 : 3
		select_ln79_7 : 2
		zext_ln59 : 3
		conv_bias_addr : 4
		w_sum : 5
	State 3
		select_ln79_1 : 1
		zext_ln79 : 2
		mul_ln79 : 3
		add_ln79 : 4
		tmp_2_cast : 5
		add_ln79_1 : 6
		zext_ln79_6 : 7
		conv_out_addr : 8
	State 4
		icmp_ln60 : 1
		ch : 1
		br_ln60 : 2
		zext_ln61 : 1
		w_sumf_addr : 2
		store_ln61 : 3
	State 5
		icmp_ln63 : 1
		wr : 1
		br_ln63 : 2
		zext_ln63 : 1
		tmp_7 : 1
		zext_ln71 : 2
		add_ln71_6 : 3
		zext_ln71_1 : 4
		conv_weights_0_0_add : 5
		conv_weights_0_1_add : 5
		conv_weights_0_2_add : 5
		conv_weights_0_3_add : 5
		conv_weights_0_4_add : 5
		conv_weights_0_5_add : 5
		conv_weights_1_0_add : 5
		conv_weights_1_1_add : 5
		conv_weights_1_2_add : 5
		conv_weights_1_3_add : 5
		conv_weights_1_4_add : 5
		conv_weights_1_5_add : 5
		conv_weights_2_0_add : 5
		conv_weights_2_1_add : 5
		conv_weights_2_2_add : 5
		conv_weights_2_3_add : 5
		conv_weights_2_4_add : 5
		conv_weights_2_5_add : 5
		add_ln71 : 2
		zext_ln71_2 : 3
		mul_ln71 : 4
		add_ln71_7 : 5
		zext_ln71_3 : 6
		input_0_addr : 7
		add_ln71_8 : 5
		zext_ln71_4 : 6
		input_0_addr_1 : 7
		add_ln71_9 : 5
		input_1_addr : 7
		input_1_addr_1 : 7
		input_2_addr : 7
		input_2_addr_1 : 7
		input_3_addr : 7
		input_3_addr_1 : 7
		input_4_addr : 7
		input_4_addr_1 : 7
		input_5_addr : 7
		input_5_addr_1 : 7
		conv_weights_0_0_loa : 6
		input_0_load : 8
		conv_weights_0_1_loa : 6
		input_1_load : 8
		conv_weights_0_2_loa : 6
		input_2_load : 8
		conv_weights_0_3_loa : 6
		input_3_load : 8
		conv_weights_0_4_loa : 6
		input_4_load : 8
		conv_weights_0_5_loa : 6
		input_5_load : 8
		conv_weights_1_0_loa : 6
		input_0_load_1 : 8
		conv_weights_1_1_loa : 6
		input_1_load_1 : 8
		conv_weights_1_2_loa : 6
		input_2_load_1 : 8
		conv_weights_1_3_loa : 6
		input_3_load_1 : 8
		conv_weights_1_4_loa : 6
		input_4_load_1 : 8
		conv_weights_1_5_loa : 6
		input_5_load_1 : 8
		conv_weights_2_0_loa : 6
		conv_weights_2_1_loa : 6
		conv_weights_2_2_loa : 6
		conv_weights_2_3_loa : 6
		conv_weights_2_4_loa : 6
		conv_weights_2_5_loa : 6
	State 6
		input_0_addr_2 : 1
		input_1_addr_2 : 1
		input_2_addr_2 : 1
		input_3_addr_2 : 1
		input_4_addr_2 : 1
		input_5_addr_2 : 1
		tmp_s : 1
		tmp_2_0_1 : 1
		tmp_2_0_2 : 1
		tmp_2_0_3 : 1
		tmp_2_0_4 : 1
		tmp_2_0_5 : 1
		input_0_load_2 : 2
		input_1_load_2 : 2
		input_2_load_2 : 2
		input_3_load_2 : 2
		input_4_load_2 : 2
		input_5_load_2 : 2
	State 7
	State 8
		tmp_3_0_3 : 1
		tmp_3_0_4 : 1
	State 9
	State 10
		tmp_5 : 1
	State 11
		tmp_3_0_1 : 1
		tmp_3_0_2 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln71 : 1
		store_ln71 : 1
	State 20
	State 21
	State 22
		store_ln71 : 1
	State 23
		empty_6 : 1
	State 24
	State 25
		icmp_ln75 : 1
		ch_1 : 1
		br_ln75 : 2
		zext_ln76 : 1
		w_sumf_addr_1 : 2
		w_sumf_load : 3
		tmp_6 : 1
		select_ln54 : 1
	State 26
		w_sum_1 : 1
	State 27
	State 28
	State 29
	State 30
		tmp : 1
		trunc_ln78 : 1
		icmp_ln78 : 2
		icmp_ln78_1 : 2
		or_ln78 : 3
		and_ln78 : 3
		select_ln78 : 3
		store_ln79 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_812      |    3    |   128   |   320   |
|          |       grp_fu_818      |    3    |   128   |   320   |
|   fmul   |       grp_fu_824      |    3    |   128   |   320   |
|          |       grp_fu_830      |    3    |   128   |   320   |
|          |       grp_fu_836      |    3    |   128   |   320   |
|          |       grp_fu_842      |    3    |   128   |   320   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_793      |    2    |   227   |   403   |
|   fadd   |       grp_fu_798      |    2    |   227   |   403   |
|          |       grp_fu_803      |    2    |   227   |   403   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_848      |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |        c_fu_931       |    0    |    0    |    13   |
|          |   add_ln71_2_fu_937   |    0    |    0    |    13   |
|          |    add_ln51_fu_949    |    0    |    0    |    13   |
|          |   add_ln71_3_fu_1003  |    0    |    0    |    13   |
|          |   add_ln71_4_fu_1031  |    0    |    0    |    13   |
|          |   add_ln71_5_fu_1045  |    0    |    0    |    13   |
|          |       r_fu_1064       |    0    |    0    |    13   |
|          |   add_ln79_1_fu_1103  |    0    |    0    |    12   |
|    add   |       ch_fu_1120      |    0    |    0    |    12   |
|          |       wr_fu_1137      |    0    |    0    |    10   |
|          |   add_ln71_6_fu_1159  |    0    |    0    |    15   |
|          |    add_ln71_fu_1186   |    0    |    0    |    13   |
|          |   add_ln71_7_fu_1201  |    0    |    0    |    15   |
|          |   add_ln71_8_fu_1216  |    0    |    0    |    15   |
|          |   add_ln71_9_fu_1231  |    0    |    0    |    15   |
|          |      ch_1_fu_1251     |    0    |    0    |    12   |
|          |       f_fu_1262       |    0    |    0    |    15   |
|          |    add_ln54_fu_1267   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln51_fu_943   |    0    |    0    |    13   |
|          |    icmp_ln54_fu_955   |    0    |    0    |    13   |
|          |    icmp_ln57_fu_991   |    0    |    0    |    11   |
|   icmp   |   icmp_ln60_fu_1114   |    0    |    0    |    9    |
|          |   icmp_ln63_fu_1131   |    0    |    0    |    8    |
|          |   icmp_ln75_fu_1245   |    0    |    0    |    9    |
|          |   icmp_ln78_fu_1298   |    0    |    0    |    11   |
|          |  icmp_ln78_1_fu_1304  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln79_fu_961  |    0    |    0    |    4    |
|          |  select_ln79_2_fu_969 |    0    |    0    |    4    |
|          |  select_ln79_3_fu_977 |    0    |    0    |    4    |
|          | select_ln79_4_fu_1015 |    0    |    0    |    5    |
|  select  | select_ln79_5_fu_1023 |    0    |    0    |    4    |
|          | select_ln79_6_fu_1037 |    0    |    0    |    4    |
|          | select_ln79_7_fu_1051 |    0    |    0    |    4    |
|          | select_ln79_1_fu_1070 |    0    |    0    |    4    |
|          |  select_ln54_fu_1273  |    0    |    0    |    9    |
|          |  select_ln78_fu_1322  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln71_fu_1195   |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln79_fu_997    |    0    |    0    |    2    |
|          |    and_ln78_fu_1316   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln79_fu_1009    |    0    |    0    |    2    |
|          |    or_ln78_fu_1310    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln79_fu_985    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |      grp_fu_1331      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln59_fu_1059   |    0    |    0    |    0    |
|          |   zext_ln79_fu_1077   |    0    |    0    |    0    |
|          |  zext_ln79_1_fu_1081  |    0    |    0    |    0    |
|          |  zext_ln79_2_fu_1091  |    0    |    0    |    0    |
|          |  zext_ln79_3_fu_1094  |    0    |    0    |    0    |
|          |  zext_ln79_4_fu_1097  |    0    |    0    |    0    |
|          |  zext_ln79_5_fu_1100  |    0    |    0    |    0    |
|          |  zext_ln79_6_fu_1109  |    0    |    0    |    0    |
|   zext   |   zext_ln61_fu_1126   |    0    |    0    |    0    |
|          |   zext_ln63_fu_1143   |    0    |    0    |    0    |
|          |   zext_ln71_fu_1155   |    0    |    0    |    0    |
|          |  zext_ln71_1_fu_1164  |    0    |    0    |    0    |
|          |  zext_ln71_2_fu_1191  |    0    |    0    |    0    |
|          |  zext_ln71_3_fu_1206  |    0    |    0    |    0    |
|          |  zext_ln71_4_fu_1221  |    0    |    0    |    0    |
|          |  zext_ln71_5_fu_1236  |    0    |    0    |    0    |
|          |   zext_ln76_fu_1257   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|   tmp_2_cast_fu_1084  |    0    |    0    |    0    |
|          |     tmp_7_fu_1147     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      tmp_fu_1284      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln78_fu_1294  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    25   |   1515  |   3801  |
|----------|-----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|    conv_bias   |    0   |   32   |    8   |    -   |
|conv_weights_0_0|    1   |    0   |    0   |    -   |
|conv_weights_0_1|    1   |    0   |    0   |    -   |
|conv_weights_0_2|    1   |    0   |    0   |    -   |
|conv_weights_0_3|    1   |    0   |    0   |    -   |
|conv_weights_0_4|    1   |    0   |    0   |    -   |
|conv_weights_0_5|    1   |    0   |    0   |    -   |
|conv_weights_1_0|    1   |    0   |    0   |    -   |
|conv_weights_1_1|    1   |    0   |    0   |    -   |
|conv_weights_1_2|    1   |    0   |    0   |    -   |
|conv_weights_1_3|    1   |    0   |    0   |    -   |
|conv_weights_1_4|    1   |    0   |    0   |    -   |
|conv_weights_1_5|    1   |    0   |    0   |    -   |
|conv_weights_2_0|    1   |    0   |    0   |    -   |
|conv_weights_2_1|    1   |    0   |    0   |    -   |
|conv_weights_2_2|    1   |    0   |    0   |    -   |
|conv_weights_2_3|    1   |    0   |    0   |    -   |
|conv_weights_2_4|    1   |    0   |    0   |    -   |
|conv_weights_2_5|    1   |    0   |    0   |    -   |
|     w_sumf     |    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   20   |   32   |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln51_reg_1375      |   11   |
|     add_ln71_9_reg_1568     |    8   |
|         c_0_reg_728         |    4   |
|        ch2_0_reg_782        |    3   |
|         ch_0_reg_750        |    3   |
|        ch_1_reg_1876        |    3   |
|         ch_reg_1454         |    3   |
|   conv_bias_addr_reg_1409   |    4   |
|    conv_out_addr_reg_1440   |   11   |
|conv_weights_0_0_add_reg_1468|    6   |
|conv_weights_0_0_loa_reg_1653|   32   |
|conv_weights_0_1_add_reg_1473|    6   |
|conv_weights_0_1_loa_reg_1658|   32   |
|conv_weights_0_2_add_reg_1478|    6   |
|conv_weights_0_2_loa_reg_1663|   32   |
|conv_weights_0_3_add_reg_1483|    6   |
|conv_weights_0_3_loa_reg_1668|   32   |
|conv_weights_0_4_add_reg_1488|    6   |
|conv_weights_0_4_loa_reg_1673|   32   |
|conv_weights_0_5_add_reg_1493|    6   |
|conv_weights_0_5_loa_reg_1678|   32   |
|conv_weights_1_0_add_reg_1498|    6   |
|conv_weights_1_0_loa_reg_1683|   32   |
|conv_weights_1_1_add_reg_1503|    6   |
|conv_weights_1_1_loa_reg_1693|   32   |
|conv_weights_1_2_add_reg_1508|    6   |
|conv_weights_1_2_loa_reg_1703|   32   |
|conv_weights_1_3_add_reg_1513|    6   |
|conv_weights_1_3_loa_reg_1713|   32   |
|conv_weights_1_4_add_reg_1518|    6   |
|conv_weights_1_4_loa_reg_1723|   32   |
|conv_weights_1_5_add_reg_1523|    6   |
|conv_weights_1_5_loa_reg_1733|   32   |
|conv_weights_2_0_add_reg_1528|    6   |
|conv_weights_2_0_loa_reg_1743|   32   |
|conv_weights_2_1_add_reg_1533|    6   |
|conv_weights_2_1_loa_reg_1748|   32   |
|conv_weights_2_2_add_reg_1538|    6   |
|conv_weights_2_2_loa_reg_1753|   32   |
|conv_weights_2_3_add_reg_1543|    6   |
|conv_weights_2_3_loa_reg_1758|   32   |
|conv_weights_2_4_add_reg_1548|    6   |
|conv_weights_2_4_loa_reg_1763|   32   |
|conv_weights_2_5_add_reg_1553|    6   |
|conv_weights_2_5_loa_reg_1768|   32   |
|         f_0_reg_739         |    5   |
|          f_reg_1886         |    5   |
|      icmp_ln54_reg_1380     |    1   |
|      icmp_ln60_reg_1450     |    1   |
|      icmp_ln63_reg_1459     |    1   |
|   indvar_flatten21_reg_693  |   11   |
|    indvar_flatten_reg_716   |    9   |
|   input_0_addr_1_reg_1563   |    8   |
|   input_0_addr_2_reg_1623   |    8   |
|    input_0_addr_reg_1558    |    8   |
|   input_0_load_1_reg_1688   |   32   |
|   input_1_addr_1_reg_1578   |    8   |
|   input_1_addr_2_reg_1628   |    8   |
|    input_1_addr_reg_1573    |    8   |
|   input_1_load_1_reg_1698   |   32   |
|   input_2_addr_1_reg_1588   |    8   |
|   input_2_addr_2_reg_1633   |    8   |
|    input_2_addr_reg_1583    |    8   |
|   input_2_load_1_reg_1708   |   32   |
|   input_3_addr_1_reg_1598   |    8   |
|   input_3_addr_2_reg_1638   |    8   |
|    input_3_addr_reg_1593    |    8   |
|   input_3_load_1_reg_1718   |   32   |
|   input_4_addr_1_reg_1608   |    8   |
|   input_4_addr_2_reg_1643   |    8   |
|    input_4_addr_reg_1603    |    8   |
|   input_4_load_1_reg_1728   |   32   |
|   input_5_addr_1_reg_1618   |    8   |
|   input_5_addr_2_reg_1648   |    8   |
|    input_5_addr_reg_1613    |    8   |
|   input_5_load_1_reg_1738   |   32   |
|         r_0_reg_704         |    4   |
|           reg_854           |   32   |
|           reg_859           |   32   |
|           reg_864           |   32   |
|           reg_869           |   32   |
|           reg_874           |   32   |
|           reg_879           |   32   |
|           reg_884           |   32   |
|           reg_891           |   32   |
|           reg_898           |   32   |
|           reg_905           |   32   |
|           reg_911           |   32   |
|           reg_916           |   32   |
|           reg_921           |   32   |
|           reg_926           |   32   |
|     select_ln54_reg_1891    |    9   |
|    select_ln79_1_reg_1414   |    4   |
|    select_ln79_4_reg_1386   |    5   |
|    select_ln79_5_reg_1393   |    4   |
|    select_ln79_6_reg_1399   |    4   |
|    select_ln79_7_reg_1404   |    4   |
|      tmp_2_0_1_reg_1778     |   32   |
|      tmp_2_0_2_reg_1783     |   32   |
|      tmp_2_0_3_reg_1788     |   32   |
|      tmp_2_0_4_reg_1793     |   32   |
|      tmp_2_0_5_reg_1798     |   32   |
|      tmp_2_1_1_reg_1813     |   32   |
|      tmp_2_1_2_reg_1818     |   32   |
|      tmp_2_1_3_reg_1823     |   32   |
|      tmp_2_1_4_reg_1828     |   32   |
|      tmp_2_1_5_reg_1833     |   32   |
|       tmp_2_1_reg_1808      |   32   |
|      tmp_2_2_1_reg_1843     |   32   |
|      tmp_2_2_2_reg_1848     |   32   |
|      tmp_2_2_3_reg_1853     |   32   |
|      tmp_2_2_4_reg_1858     |   32   |
|      tmp_2_2_5_reg_1863     |   32   |
|       tmp_2_2_reg_1838      |   32   |
|        tmp_s_reg_1773       |   32   |
|       w_sum_0_reg_772       |   32   |
|       w_sum_1_reg_1896      |   32   |
|        w_sum_reg_1445       |   32   |
|    w_sumf_addr_1_reg_1881   |    3   |
|    w_sumf_addr_2_reg_1340   |    3   |
|    w_sumf_addr_3_reg_1345   |    3   |
|    w_sumf_addr_4_reg_1351   |    3   |
|    w_sumf_addr_5_reg_1356   |    3   |
|    w_sumf_addr_6_reg_1362   |    3   |
|    w_sumf_addr_7_reg_1367   |    3   |
|    w_sumf_load_1_reg_1868   |   32   |
|    w_sumf_load_5_reg_1803   |   32   |
|         wr_0_reg_761        |    2   |
|         wr_reg_1463         |    2   |
|     zext_ln79_1_reg_1420    |    8   |
|     zext_ln79_2_reg_1425    |    8   |
|     zext_ln79_3_reg_1430    |    8   |
|     zext_ln79_4_reg_1435    |    7   |
+-----------------------------+--------+
|            Total            |  2377  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_219   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_238   |  p0  |   5  |   3  |   15   ||    27   |
|    grp_access_fu_238   |  p1  |   5  |  32  |   160  ||    27   |
|    grp_access_fu_238   |  p2  |   6  |   0  |    0   ||    33   |
|    grp_access_fu_238   |  p4  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_455   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_461   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_461   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_467   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_473   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_473   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_479   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_485   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_485   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_491   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_497   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_497   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_503   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_509   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_509   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_515   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_521   |  p0  |   4  |   8  |   32   ||    21   |
|    grp_access_fu_521   |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_527   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_538   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_549   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_560   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_571   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_582   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_593   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_599   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_605   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_611   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_617   |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_623   |  p0  |   2  |   6  |   12   ||    9    |
|       r_0_reg_704      |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten_reg_716 |  p0  |   2  |   9  |   18   ||    9    |
|       grp_fu_793       |  p0  |   8  |  32  |   256  ||    41   |
|       grp_fu_793       |  p1  |  11  |  32  |   352  ||    50   |
|       grp_fu_798       |  p0  |   5  |  32  |   160  ||    27   |
|       grp_fu_798       |  p1  |   6  |  32  |   192  ||    33   |
|       grp_fu_803       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_803       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_812       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_812       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_818       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_818       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_824       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_824       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_830       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_830       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_836       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_836       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_842       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_842       |  p1  |   3  |  32  |   96   ||    15   |
|         reg_891        |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  3151  || 101.799 ||   865   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |    -   |  1515  |  3801  |    -   |
|   Memory  |   20   |    -   |    -   |   32   |    8   |    0   |
|Multiplexer|    -   |    -   |   101  |    -   |   865  |    -   |
|  Register |    -   |    -   |    -   |  2377  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   20   |   25   |   101  |  3924  |  4674  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
