DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i2c_master"
duLibraryName "idx_fpga_lib"
duName "i2c_master_top"
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'1'"
e "-- asynchronous reset level"
)
]
mwi 0
uid 177,0
)
(Instance
name "temp_top"
duLibraryName "idx_fpga_lib"
duName "temp_i2c_top"
elements [
]
mwi 0
uid 313,0
)
(Instance
name "temp_midlvl"
duLibraryName "idx_fpga_lib"
duName "temp_i2c_mid"
elements [
]
mwi 0
uid 1490,0
)
(Instance
name "i2c_iface"
duLibraryName "idx_fpga_lib"
duName "temp_i2c"
elements [
]
mwi 0
uid 1598,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1b (Build 2)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire"
)
(vvPair
variable "date"
value "05/ 7/2015"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "temp_acquire"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "05/07/15"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "20:33:18"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/hds_scratch/idx_fpga_lib/work"
)
(vvPair
variable "library_downstream_SpectrumDataPrep"
value "$HDS_PROJECT_DIR/hds_scratch/idx_fpga_lib/ls_work"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "temp_acquire"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\temp_acquire\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "20:33:22"
)
(vvPair
variable "unit"
value "temp_acquire"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1b (Build 2)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,84000,94000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,84000,89300,85000"
st "
by Ivan Cisneros on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,80000,98000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,80000,97200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,82000,94000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,82000,87200,83000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,82000,77000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,82000,75300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,81000,114000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,81200,103400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,80000,114000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,80000,101400,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,80000,94000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "80150,80500,86850,81500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,83000,77000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,83000,75300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,84000,77000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,84000,75900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,83000,94000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,83000,89300,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "73000,80000,114000,85000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 177,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,50625,59000,51375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "60000,50500,63200,51500"
st "wb_clk_i"
blo "60000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_clk_i"
t "std_logic"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,51625,59000,52375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "60000,51500,63200,52500"
st "wb_rst_i"
blo "60000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_rst_i"
t "std_logic"
o 2
i "'0'"
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,47625,59000,48375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "60000,47500,62300,48500"
st "arst_i"
blo "60000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "arst_i"
t "std_logic"
o 3
i "not ARST_LVL"
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,37625,59000,38375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "60000,37500,66000,38500"
st "wb_adr_i : (2:0)"
blo "60000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,38625,59000,39375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "60000,38500,65900,39500"
st "wb_dat_i : (7:0)"
blo "60000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,39625,59000,40375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "60000,39500,66100,40500"
st "wb_dat_o : (7:0)"
blo "60000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,42625,59000,43375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "60000,42500,63200,43500"
st "wb_we_i"
blo "60000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,43625,59000,44375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "60000,43500,63300,44500"
st "wb_stb_i"
blo "60000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,44625,59000,45375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "60000,44500,63400,45500"
st "wb_cyc_i"
blo "60000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 9
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,45625,59000,46375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "60000,45500,63600,46500"
st "wb_ack_o"
blo "60000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
)
)
)
*23 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,46625,59000,47375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
font "arial,8,0"
)
xt "60000,46500,63700,47500"
st "wb_inta_o"
blo "60000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
)
)
)
*24 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,41625,75750,42375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "70400,41500,74000,42500"
st "scl_pad_i"
ju 2
blo "74000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_i"
t "std_logic"
o 12
)
)
)
*25 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,39625,75750,40375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
font "arial,8,0"
)
xt "70200,39500,74000,40500"
st "scl_pad_o"
ju 2
blo "74000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 13
)
)
)
*26 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,40625,75750,41375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
font "arial,8,0"
)
xt "68600,40500,74000,41500"
st "scl_padoen_o"
ju 2
blo "74000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 14
)
)
)
*27 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,50625,75750,51375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
font "arial,8,0"
)
xt "70200,50500,74000,51500"
st "sda_pad_i"
ju 2
blo "74000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_i"
t "std_logic"
o 15
)
)
)
*28 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,48625,75750,49375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
font "arial,8,0"
)
xt "70000,48500,74000,49500"
st "sda_pad_o"
ju 2
blo "74000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 16
)
)
)
*29 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,49625,75750,50375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "arial,8,0"
)
xt "68400,49500,74000,50500"
st "sda_padoen_o"
ju 2
blo "74000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 178,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,37000,75000,53000"
)
ttg (MlTextGroup
uid 179,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 180,0
va (VaSet
font "arial,8,1"
)
xt "64300,54000,70700,55000"
st "idx_fpga_lib"
blo "64300,54800"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 181,0
va (VaSet
font "arial,8,1"
)
xt "64300,55000,70700,56000"
st "i2c_master_top"
blo "64300,55800"
tm "CptNameMgr"
)
*32 (Text
uid 182,0
va (VaSet
font "arial,8,1"
)
xt "64300,56000,69000,57000"
st "i2c_master"
blo "64300,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 183,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 184,0
text (MLText
uid 185,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "59000,36200,91000,37000"
st "ARST_LVL = '1'    ( std_logic ) -- asynchronous reset level "
)
header ""
)
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'1'"
e "-- asynchronous reset level"
)
]
)
viewicon (ZoomableIcon
uid 186,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "59250,51250,60750,52750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*33 (Net
uid 217,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 22
suid 2,0
)
declText (MLText
uid 218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,49000,20600"
st "SIGNAL wb_adr_i     : std_logic_vector(2 DOWNTO 0)"
)
)
*34 (Net
uid 225,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,49000,22200"
st "SIGNAL wb_dat_i     : std_logic_vector(7 DOWNTO 0)"
)
)
*35 (Net
uid 233,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 4,0
)
declText (MLText
uid 234,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,49000,23000"
st "SIGNAL wb_dat_o     : std_logic_vector(7 DOWNTO 0)"
)
)
*36 (Net
uid 247,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 28
suid 6,0
)
declText (MLText
uid 248,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,39000,25400"
st "SIGNAL wb_we_i      : std_logic"
)
)
*37 (Net
uid 255,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 27
suid 7,0
)
declText (MLText
uid 256,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,39000,24600"
st "SIGNAL wb_stb_i     : std_logic"
)
)
*38 (Net
uid 263,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 23
suid 8,0
)
declText (MLText
uid 264,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,39000,21400"
st "SIGNAL wb_cyc_i     : std_logic"
)
)
*39 (Net
uid 271,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 21
suid 9,0
)
declText (MLText
uid 272,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,39000,19800"
st "SIGNAL wb_ack_o     : std_logic"
)
)
*40 (Net
uid 279,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 26
suid 10,0
)
declText (MLText
uid 280,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,39000,23800"
st "SIGNAL wb_inta_o    : std_logic"
)
)
*41 (Net
uid 287,0
decl (Decl
n "arst_i"
t "std_logic"
o 10
suid 11,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,39000,11000"
st "SIGNAL arst_i       : std_logic"
)
)
*42 (Blk
uid 313,0
shape (Rectangle
uid 314,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "17000,35000,29000,54000"
)
ttg (MlTextGroup
uid 315,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 316,0
va (VaSet
font "arial,8,1"
)
xt "19800,36500,26200,37500"
st "idx_fpga_lib"
blo "19800,37300"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 317,0
va (VaSet
font "arial,8,1"
)
xt "19800,37500,25600,38500"
st "temp_i2c_top"
blo "19800,38300"
tm "BlkNameMgr"
)
*45 (Text
uid 318,0
va (VaSet
font "arial,8,1"
)
xt "19800,38500,23800,39500"
st "temp_top"
blo "19800,39300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 319,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 320,0
text (MLText
uid 321,0
va (VaSet
font "Courier New,8,0"
)
xt "17800,48500,17800,48500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 322,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,52250,18750,53750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*46 (Net
uid 335,0
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 13,0
)
declText (MLText
uid 336,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,49500,14200"
st "SIGNAL rd_data      : std_logic_vector(31 DOWNTO 0)"
)
)
*47 (Net
uid 397,0
decl (Decl
n "wr_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 20,0
)
declText (MLText
uid 398,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,49000,27000"
st "SIGNAL wr_data      : std_logic_vector(7 DOWNTO 0)"
)
)
*48 (Net
uid 399,0
decl (Decl
n "adc_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 21,0
)
declText (MLText
uid 400,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,49000,10200"
st "SIGNAL adc_addr     : std_logic_vector(6 DOWNTO 0)"
)
)
*49 (Net
uid 401,0
decl (Decl
n "err"
t "std_logic"
o 12
suid 22,0
)
declText (MLText
uid 402,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,39000,12600"
st "SIGNAL err          : std_logic"
)
)
*50 (Net
uid 403,0
decl (Decl
n "done"
t "std_logic"
o 11
suid 23,0
)
declText (MLText
uid 404,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,39000,11800"
st "SIGNAL done         : std_logic"
)
)
*51 (Net
uid 405,0
decl (Decl
n "wr_cmd"
t "std_logic"
o 29
suid 24,0
)
declText (MLText
uid 406,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,39000,26200"
st "SIGNAL wr_cmd       : std_logic"
)
)
*52 (Net
uid 407,0
decl (Decl
n "rd_cmd"
t "std_logic"
o 13
suid 25,0
)
declText (MLText
uid 408,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,39000,13400"
st "SIGNAL rd_cmd       : std_logic"
)
)
*53 (PortIoIn
uid 487,0
shape (CompositeShape
uid 488,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 489,0
sl 0
ro 270
xt "4000,64625,5500,65375"
)
(Line
uid 490,0
sl 0
ro 270
xt "5500,65000,6000,65000"
pts [
"5500,65000"
"6000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 491,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 492,0
va (VaSet
font "arial,8,0"
)
xt "200,64500,3000,65500"
st "clk_8M"
ju 2
blo "3000,65300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 493,0
decl (Decl
n "clk_8M"
t "std_logic"
o 2
suid 27,0
)
declText (MLText
uid 494,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,35500,3600"
st "clk_8M       : std_logic"
)
)
*55 (PortIoIn
uid 517,0
shape (CompositeShape
uid 518,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 519,0
sl 0
ro 270
xt "4000,67625,5500,68375"
)
(Line
uid 520,0
sl 0
ro 270
xt "5500,68000,6000,68000"
pts [
"5500,68000"
"6000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 521,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 522,0
va (VaSet
font "arial,8,0"
)
xt "1700,67500,3000,68500"
st "rst"
ju 2
blo "3000,68300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 523,0
decl (Decl
n "rst"
t "std_logic"
o 3
suid 29,0
)
declText (MLText
uid 524,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,35500,4400"
st "rst          : std_logic"
)
)
*57 (Net
uid 601,0
decl (Decl
n "scl_pad_o"
t "std_logic"
o 16
suid 30,0
)
declText (MLText
uid 602,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,39000,15800"
st "SIGNAL scl_pad_o    : std_logic"
)
)
*58 (Net
uid 607,0
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 17
suid 31,0
)
declText (MLText
uid 608,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,39000,16600"
st "SIGNAL scl_padoen_o : std_logic"
)
)
*59 (Net
uid 613,0
decl (Decl
n "scl_pad_i"
t "std_logic"
o 15
suid 32,0
)
declText (MLText
uid 614,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,39000,15000"
st "SIGNAL scl_pad_i    : std_logic"
)
)
*60 (Net
uid 619,0
decl (Decl
n "sda_pad_o"
t "std_logic"
o 19
suid 33,0
)
declText (MLText
uid 620,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,39000,18200"
st "SIGNAL sda_pad_o    : std_logic"
)
)
*61 (Net
uid 625,0
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 20
suid 34,0
)
declText (MLText
uid 626,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,39000,19000"
st "SIGNAL sda_padoen_o : std_logic"
)
)
*62 (Net
uid 631,0
decl (Decl
n "sda_pad_i"
t "std_logic"
o 18
suid 35,0
)
declText (MLText
uid 632,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,39000,17400"
st "SIGNAL sda_pad_i    : std_logic"
)
)
*63 (PortIoInOut
uid 691,0
shape (CompositeShape
uid 692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 693,0
sl 0
xt "97500,39625,99000,40375"
)
(Line
uid 694,0
sl 0
xt "97000,40000,97500,40000"
pts [
"97000,40000"
"97500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 695,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 696,0
va (VaSet
font "arial,8,0"
)
xt "100000,39500,101400,40500"
st "scl"
blo "100000,40300"
tm "WireNameMgr"
)
)
)
*64 (PortIoInOut
uid 697,0
shape (CompositeShape
uid 698,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 699,0
sl 0
xt "97500,48625,99000,49375"
)
(Line
uid 700,0
sl 0
xt "97000,49000,97500,49000"
pts [
"97000,49000"
"97500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 701,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
font "arial,8,0"
)
xt "100000,48500,101600,49500"
st "sda"
blo "100000,49300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 715,0
decl (Decl
n "scl"
t "std_logic"
o 7
suid 42,0
)
declText (MLText
uid 716,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,35500,7600"
st "scl          : std_logic"
)
)
*66 (Net
uid 717,0
decl (Decl
n "sda"
t "std_logic"
o 8
suid 43,0
)
declText (MLText
uid 718,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,35500,8400"
st "sda          : std_logic"
)
)
*67 (PortIoOut
uid 887,0
shape (CompositeShape
uid 888,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 889,0
sl 0
ro 270
xt "6500,29625,8000,30375"
)
(Line
uid 890,0
sl 0
ro 270
xt "6000,30000,6500,30000"
pts [
"6000,30000"
"6500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 891,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "arial,8,0"
)
xt "9000,29500,10400,30500"
st "rdy"
blo "9000,30300"
tm "WireNameMgr"
)
)
)
*68 (PortIoOut
uid 893,0
shape (CompositeShape
uid 894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 895,0
sl 0
ro 270
xt "9500,31625,11000,32375"
)
(Line
uid 896,0
sl 0
ro 270
xt "9000,32000,9500,32000"
pts [
"9000,32000"
"9500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 897,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 898,0
va (VaSet
font "arial,8,0"
)
xt "12000,31500,15700,32500"
st "rd_data_o"
blo "12000,32300"
tm "WireNameMgr"
)
)
)
*69 (PortIoOut
uid 899,0
shape (CompositeShape
uid 900,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 901,0
sl 0
ro 270
xt "12500,33625,14000,34375"
)
(Line
uid 902,0
sl 0
ro 270
xt "12000,34000,12500,34000"
pts [
"12000,34000"
"12500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 903,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
font "arial,8,0"
)
xt "15000,33500,18300,34500"
st "brd_num"
blo "15000,34300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 905,0
shape (CompositeShape
uid 906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 907,0
sl 0
ro 270
xt "7000,45625,8500,46375"
)
(Line
uid 908,0
sl 0
ro 270
xt "8500,46000,9000,46000"
pts [
"8500,46000"
"9000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 909,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 910,0
va (VaSet
font "arial,8,0"
)
xt "4500,45500,6000,46500"
st "ack"
ju 2
blo "6000,46300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 943,0
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 49,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,45500,5200"
st "brd_num      : std_logic_vector(2 DOWNTO 0)"
)
)
*72 (Net
uid 947,0
decl (Decl
n "rdy"
t "std_logic"
o 6
suid 51,0
)
declText (MLText
uid 948,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,35500,6800"
st "rdy          : std_logic"
)
)
*73 (Net
uid 949,0
decl (Decl
n "ack"
t "std_logic"
o 1
suid 52,0
)
declText (MLText
uid 950,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,35500,2800"
st "ack          : std_logic"
)
)
*74 (Net
uid 1074,0
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 56,0
)
declText (MLText
uid 1075,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,46000,6000"
st "rd_data_o    : std_logic_vector(31 DOWNTO 0)"
)
)
*75 (SaComponent
uid 1490,0
optionalChildren [
*76 (CptPort
uid 1418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,39625,36000,40375"
)
tg (CPTG
uid 1420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1421,0
va (VaSet
font "arial,8,0"
)
xt "37000,39500,40500,40500"
st "adc_addr"
blo "37000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "adc_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*77 (CptPort
uid 1422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,47625,50750,48375"
)
tg (CPTG
uid 1424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1425,0
va (VaSet
font "arial,8,0"
)
xt "46700,47500,49000,48500"
st "arst_i"
ju 2
blo "49000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arst_i"
t "std_logic"
o 10
suid 2,0
)
)
)
*78 (CptPort
uid 1426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,51625,36000,52375"
)
tg (CPTG
uid 1428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1429,0
va (VaSet
font "arial,8,0"
)
xt "37000,51500,39800,52500"
st "clk_8M"
blo "37000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_8M"
t "std_logic"
o 2
suid 3,0
)
)
)
*79 (CptPort
uid 1430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1431,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,44625,36000,45375"
)
tg (CPTG
uid 1432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1433,0
va (VaSet
font "arial,8,0"
)
xt "37000,44500,39000,45500"
st "done"
blo "37000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 11
suid 4,0
)
)
)
*80 (CptPort
uid 1434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1435,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,43625,36000,44375"
)
tg (CPTG
uid 1436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1437,0
va (VaSet
font "arial,8,0"
)
xt "37000,43500,38400,44500"
st "err"
blo "37000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "err"
t "std_logic"
o 12
suid 5,0
)
)
)
*81 (CptPort
uid 1438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,48625,36000,49375"
)
tg (CPTG
uid 1440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1441,0
va (VaSet
font "arial,8,0"
)
xt "37000,48500,39900,49500"
st "rd_cmd"
blo "37000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_cmd"
t "std_logic"
o 3
suid 6,0
)
)
)
*82 (CptPort
uid 1442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1443,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,37625,36000,38375"
)
tg (CPTG
uid 1444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1445,0
va (VaSet
font "arial,8,0"
)
xt "37000,37500,39900,38500"
st "rd_data"
blo "37000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
suid 7,0
)
)
)
*83 (CptPort
uid 1446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1447,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,52625,36000,53375"
)
tg (CPTG
uid 1448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1449,0
va (VaSet
font "arial,8,0"
)
xt "37000,52500,38300,53500"
st "rst"
blo "37000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 8,0
)
)
)
*84 (CptPort
uid 1450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1451,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,45625,50750,46375"
)
tg (CPTG
uid 1452,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1453,0
va (VaSet
font "arial,8,0"
)
xt "45400,45500,49000,46500"
st "wb_ack_o"
ju 2
blo "49000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
o 5
suid 9,0
)
)
)
*85 (CptPort
uid 1454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,37625,50750,38375"
)
tg (CPTG
uid 1456,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1457,0
va (VaSet
font "arial,8,0"
)
xt "45600,37500,49000,38500"
st "wb_adr_i"
ju 2
blo "49000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 14
suid 10,0
)
)
)
*86 (CptPort
uid 1458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,44625,50750,45375"
)
tg (CPTG
uid 1460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1461,0
va (VaSet
font "arial,8,0"
)
xt "45600,44500,49000,45500"
st "wb_cyc_i"
ju 2
blo "49000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 15
suid 11,0
)
)
)
*87 (CptPort
uid 1462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,38625,50750,39375"
)
tg (CPTG
uid 1464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1465,0
va (VaSet
font "arial,8,0"
)
xt "45700,38500,49000,39500"
st "wb_dat_i"
ju 2
blo "49000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 12,0
)
)
)
*88 (CptPort
uid 1466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1467,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,39625,50750,40375"
)
tg (CPTG
uid 1468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1469,0
va (VaSet
font "arial,8,0"
)
xt "45500,39500,49000,40500"
st "wb_dat_o"
ju 2
blo "49000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 13,0
)
)
)
*89 (CptPort
uid 1470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1471,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,46625,50750,47375"
)
tg (CPTG
uid 1472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1473,0
va (VaSet
font "arial,8,0"
)
xt "45300,46500,49000,47500"
st "wb_inta_o"
ju 2
blo "49000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
o 7
suid 14,0
)
)
)
*90 (CptPort
uid 1474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,43625,50750,44375"
)
tg (CPTG
uid 1476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1477,0
va (VaSet
font "arial,8,0"
)
xt "45700,43500,49000,44500"
st "wb_stb_i"
ju 2
blo "49000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 17
suid 15,0
)
)
)
*91 (CptPort
uid 1478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,42625,50750,43375"
)
tg (CPTG
uid 1480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1481,0
va (VaSet
font "arial,8,0"
)
xt "45800,42500,49000,43500"
st "wb_we_i"
ju 2
blo "49000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 18
suid 16,0
)
)
)
*92 (CptPort
uid 1482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,47625,36000,48375"
)
tg (CPTG
uid 1484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1485,0
va (VaSet
font "arial,8,0"
)
xt "37000,47500,40000,48500"
st "wr_cmd"
blo "37000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_cmd"
t "std_logic"
o 8
suid 17,0
)
)
)
*93 (CptPort
uid 1486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,38625,36000,39375"
)
tg (CPTG
uid 1488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1489,0
va (VaSet
font "arial,8,0"
)
xt "37000,38500,40000,39500"
st "wr_data"
blo "37000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 18,0
)
)
)
]
shape (Rectangle
uid 1491,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,35000,50000,54000"
)
oxt "15000,6000,29000,25000"
ttg (MlTextGroup
uid 1492,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 1493,0
va (VaSet
font "arial,8,1"
)
xt "39800,43500,46200,44500"
st "idx_fpga_lib"
blo "39800,44300"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 1494,0
va (VaSet
font "arial,8,1"
)
xt "39800,44500,45700,45500"
st "temp_i2c_mid"
blo "39800,45300"
tm "CptNameMgr"
)
*96 (Text
uid 1495,0
va (VaSet
font "arial,8,1"
)
xt "39800,45500,45200,46500"
st "temp_midlvl"
blo "39800,46300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1496,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1497,0
text (MLText
uid 1498,0
va (VaSet
font "Courier New,8,0"
)
xt "19000,40500,19000,40500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "36250,52250,37750,53750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*97 (Blk
uid 1598,0
shape (Rectangle
uid 1599,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "85000,36000,93000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1600,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 1601,0
va (VaSet
font "arial,8,1"
)
xt "86350,39500,91650,40500"
st "idx_fpga_lib"
blo "86350,40300"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 1602,0
va (VaSet
font "arial,8,1"
)
xt "86350,40500,90050,41500"
st "temp_i2c"
blo "86350,41300"
tm "BlkNameMgr"
)
*100 (Text
uid 1603,0
va (VaSet
font "arial,8,1"
)
xt "86350,41500,89850,42500"
st "i2c_iface"
blo "86350,42300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1604,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1605,0
text (MLText
uid 1606,0
va (VaSet
font "Courier New,8,0"
)
xt "86350,49500,86350,49500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1607,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,54250,86750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*101 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,38000,58250,38000"
pts [
"58250,38000"
"50750,38000"
]
)
start &16
end &85
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "52000,37000,58000,38000"
st "wb_adr_i : (2:0)"
blo "52000,37800"
tm "WireNameMgr"
)
)
on &33
)
*102 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,39000,58250,39000"
pts [
"58250,39000"
"50750,39000"
]
)
start &17
end &87
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
font "arial,8,0"
)
xt "52000,38000,57900,39000"
st "wb_dat_i : (7:0)"
blo "52000,38800"
tm "WireNameMgr"
)
)
on &34
)
*103 (Wire
uid 235,0
shape (OrthoPolyLine
uid 236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,40000,58250,40000"
pts [
"58250,40000"
"50750,40000"
]
)
start &18
end &88
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "52000,39000,58100,40000"
st "wb_dat_o : (7:0)"
blo "52000,39800"
tm "WireNameMgr"
)
)
on &35
)
*104 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
)
xt "50750,43000,58250,43000"
pts [
"58250,43000"
"50750,43000"
]
)
start &19
end &91
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
font "arial,8,0"
)
xt "53000,42000,56200,43000"
st "wb_we_i"
blo "53000,42800"
tm "WireNameMgr"
)
)
on &36
)
*105 (Wire
uid 257,0
shape (OrthoPolyLine
uid 258,0
va (VaSet
vasetType 3
)
xt "50750,44000,58250,44000"
pts [
"58250,44000"
"50750,44000"
]
)
start &20
end &90
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "53000,43000,56300,44000"
st "wb_stb_i"
blo "53000,43800"
tm "WireNameMgr"
)
)
on &37
)
*106 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
)
xt "50750,45000,58250,45000"
pts [
"58250,45000"
"50750,45000"
]
)
start &21
end &86
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 270,0
va (VaSet
font "arial,8,0"
)
xt "53000,44000,56400,45000"
st "wb_cyc_i"
blo "53000,44800"
tm "WireNameMgr"
)
)
on &38
)
*107 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
)
xt "50750,46000,58250,46000"
pts [
"58250,46000"
"50750,46000"
]
)
start &22
end &84
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 278,0
va (VaSet
font "arial,8,0"
)
xt "53000,45000,56600,46000"
st "wb_ack_o"
blo "53000,45800"
tm "WireNameMgr"
)
)
on &39
)
*108 (Wire
uid 281,0
shape (OrthoPolyLine
uid 282,0
va (VaSet
vasetType 3
)
xt "50750,47000,58250,47000"
pts [
"58250,47000"
"50750,47000"
]
)
start &23
end &89
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 286,0
va (VaSet
font "arial,8,0"
)
xt "53000,46000,56700,47000"
st "wb_inta_o"
blo "53000,46800"
tm "WireNameMgr"
)
)
on &40
)
*109 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "50750,48000,58250,48000"
pts [
"58250,48000"
"50750,48000"
]
)
start &15
end &77
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
font "arial,8,0"
)
xt "53000,47000,55300,48000"
st "arst_i"
blo "53000,47800"
tm "WireNameMgr"
)
)
on &41
)
*110 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,38000,35250,38000"
pts [
"35250,38000"
"29000,38000"
]
)
start &82
end &42
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
font "arial,8,0"
)
xt "29000,37000,34900,38000"
st "rd_data : (31:0)"
blo "29000,37800"
tm "WireNameMgr"
)
)
on &46
)
*111 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,39000,35250,39000"
pts [
"29000,39000"
"35250,39000"
]
)
start &42
end &93
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "29000,38000,34600,39000"
st "wr_data : (7:0)"
blo "29000,38800"
tm "WireNameMgr"
)
)
on &47
)
*112 (Wire
uid 349,0
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,40000,35250,40000"
pts [
"29000,40000"
"35250,40000"
]
)
start &42
end &76
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "29000,39000,35100,40000"
st "adc_addr : (6:0)"
blo "29000,39800"
tm "WireNameMgr"
)
)
on &48
)
*113 (Wire
uid 359,0
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
)
xt "29000,44000,35250,44000"
pts [
"35250,44000"
"29000,44000"
]
)
start &80
end &42
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "31000,43000,32400,44000"
st "err"
blo "31000,43800"
tm "WireNameMgr"
)
)
on &49
)
*114 (Wire
uid 369,0
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
)
xt "29000,45000,35250,45000"
pts [
"35250,45000"
"29000,45000"
]
)
start &79
end &42
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "31000,44000,33000,45000"
st "done"
blo "31000,44800"
tm "WireNameMgr"
)
)
on &50
)
*115 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "29000,48000,35250,48000"
pts [
"29000,48000"
"35250,48000"
]
)
start &42
end &92
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
font "arial,8,0"
)
xt "31000,47000,34000,48000"
st "wr_cmd"
blo "31000,47800"
tm "WireNameMgr"
)
)
on &51
)
*116 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "29000,49000,35250,49000"
pts [
"29000,49000"
"35250,49000"
]
)
start &42
end &81
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "31000,48000,33900,49000"
st "rd_cmd"
blo "31000,48800"
tm "WireNameMgr"
)
)
on &52
)
*117 (Wire
uid 483,0
optionalChildren [
*118 (BdJunction
uid 501,0
ps "OnConnectorStrategy"
shape (Circle
uid 502,0
va (VaSet
vasetType 1
)
xt "30600,64600,31400,65400"
radius 400
)
)
*119 (BdJunction
uid 509,0
ps "OnConnectorStrategy"
shape (Circle
uid 510,0
va (VaSet
vasetType 1
)
xt "10600,64600,11400,65400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 484,0
va (VaSet
vasetType 3
)
xt "6000,51000,58250,65000"
pts [
"6000,65000"
"53000,65000"
"53000,51000"
"58250,51000"
]
)
start &53
end &13
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 486,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8000,64000,10800,65000"
st "clk_8M"
blo "8000,64800"
tm "WireNameMgr"
)
)
on &54
)
*120 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
)
xt "31000,52000,35250,65000"
pts [
"31000,65000"
"31000,52000"
"35250,52000"
]
)
start &118
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 500,0
va (VaSet
font "arial,8,0"
)
xt "31000,51000,33800,52000"
st "clk_8M"
blo "31000,51800"
tm "WireNameMgr"
)
)
on &54
)
*121 (Wire
uid 503,0
shape (OrthoPolyLine
uid 504,0
va (VaSet
vasetType 3
)
xt "11000,52000,17000,65000"
pts [
"11000,65000"
"11000,52000"
"17000,52000"
]
)
start &119
end &42
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 508,0
va (VaSet
font "arial,8,0"
)
xt "13000,51000,15800,52000"
st "clk_8M"
blo "13000,51800"
tm "WireNameMgr"
)
)
on &54
)
*122 (Wire
uid 513,0
optionalChildren [
*123 (BdJunction
uid 531,0
ps "OnConnectorStrategy"
shape (Circle
uid 532,0
va (VaSet
vasetType 1
)
xt "12600,67600,13400,68400"
radius 400
)
)
*124 (BdJunction
uid 539,0
ps "OnConnectorStrategy"
shape (Circle
uid 540,0
va (VaSet
vasetType 1
)
xt "32600,67600,33400,68400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 514,0
va (VaSet
vasetType 3
)
xt "6000,52000,58250,68000"
pts [
"6000,68000"
"55000,68000"
"55000,52000"
"58250,52000"
]
)
start &55
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 516,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "8000,67000,9300,68000"
st "rst"
blo "8000,67800"
tm "WireNameMgr"
)
)
on &56
)
*125 (Wire
uid 525,0
shape (OrthoPolyLine
uid 526,0
va (VaSet
vasetType 3
)
xt "13000,53000,17000,68000"
pts [
"13000,68000"
"13000,53000"
"17000,53000"
]
)
start &123
end &42
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
font "arial,8,0"
)
xt "15000,52000,16300,53000"
st "rst"
blo "15000,52800"
tm "WireNameMgr"
)
)
on &56
)
*126 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
)
xt "33000,53000,35250,68000"
pts [
"33000,68000"
"33000,53000"
"35250,53000"
]
)
start &124
end &83
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
font "arial,8,0"
)
xt "33000,52000,34300,53000"
st "rst"
blo "33000,52800"
tm "WireNameMgr"
)
)
on &56
)
*127 (Wire
uid 603,0
shape (OrthoPolyLine
uid 604,0
va (VaSet
vasetType 3
)
xt "75750,40000,85000,40000"
pts [
"75750,40000"
"85000,40000"
]
)
start &25
end &97
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 606,0
va (VaSet
font "arial,8,0"
)
xt "76000,39000,79800,40000"
st "scl_pad_o"
blo "76000,39800"
tm "WireNameMgr"
)
)
on &57
)
*128 (Wire
uid 609,0
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "75750,41000,85000,41000"
pts [
"75750,41000"
"85000,41000"
]
)
start &26
end &97
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
font "arial,8,0"
)
xt "76000,40000,81400,41000"
st "scl_padoen_o"
blo "76000,40800"
tm "WireNameMgr"
)
)
on &58
)
*129 (Wire
uid 615,0
shape (OrthoPolyLine
uid 616,0
va (VaSet
vasetType 3
)
xt "75750,42000,85000,42000"
pts [
"75750,42000"
"85000,42000"
]
)
start &24
end &97
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 618,0
va (VaSet
font "arial,8,0"
)
xt "76000,41000,79600,42000"
st "scl_pad_i"
blo "76000,41800"
tm "WireNameMgr"
)
)
on &59
)
*130 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "75750,49000,85000,49000"
pts [
"75750,49000"
"85000,49000"
]
)
start &28
end &97
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "76000,48000,80000,49000"
st "sda_pad_o"
blo "76000,48800"
tm "WireNameMgr"
)
)
on &60
)
*131 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
)
xt "75750,50000,85000,50000"
pts [
"75750,50000"
"85000,50000"
]
)
start &29
end &97
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
font "arial,8,0"
)
xt "76000,49000,81600,50000"
st "sda_padoen_o"
blo "76000,49800"
tm "WireNameMgr"
)
)
on &61
)
*132 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "75750,51000,85000,51000"
pts [
"75750,51000"
"85000,51000"
]
)
start &27
end &97
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "76000,50000,79800,51000"
st "sda_pad_i"
blo "76000,50800"
tm "WireNameMgr"
)
)
on &62
)
*133 (Wire
uid 705,0
shape (OrthoPolyLine
uid 706,0
va (VaSet
vasetType 3
)
xt "93000,40000,97000,40000"
pts [
"93000,40000"
"97000,40000"
]
)
start &97
end &63
sat 4
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95750,39000,97150,40000"
st "scl"
blo "95750,39800"
tm "WireNameMgr"
)
)
on &65
)
*134 (Wire
uid 711,0
shape (OrthoPolyLine
uid 712,0
va (VaSet
vasetType 3
)
xt "93000,49000,97000,49000"
pts [
"93000,49000"
"97000,49000"
]
)
start &97
end &64
sat 4
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "95750,48000,97350,49000"
st "sda"
blo "95750,48800"
tm "WireNameMgr"
)
)
on &66
)
*135 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,34000,17000,37000"
pts [
"12000,34000"
"12000,37000"
"17000,37000"
]
)
start &69
end &42
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "11000,34600,12000,37900"
st "brd_num"
blo "11800,37900"
tm "WireNameMgr"
)
)
on &71
)
*136 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "6000,30000,17000,41000"
pts [
"6000,30000"
"6000,41000"
"17000,41000"
]
)
start &67
end &42
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "5000,32500,6000,33900"
st "rdy"
blo "5800,33900"
tm "WireNameMgr"
)
)
on &72
)
*137 (Wire
uid 937,0
shape (OrthoPolyLine
uid 938,0
va (VaSet
vasetType 3
)
xt "9000,46000,17000,46000"
pts [
"9000,46000"
"17000,46000"
]
)
start &70
end &42
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
font "arial,8,0"
)
xt "11000,45000,12500,46000"
st "ack"
blo "11000,45800"
tm "WireNameMgr"
)
)
on &73
)
*138 (Wire
uid 1068,0
shape (OrthoPolyLine
uid 1069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,32000,17000,39000"
pts [
"9000,32000"
"9000,39000"
"17000,39000"
]
)
start &68
end &42
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1073,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "8000,32200,9000,35900"
st "rd_data_o"
blo "8800,35900"
tm "WireNameMgr"
)
)
on &74
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *139 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*141 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*143 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*144 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*145 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*146 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*147 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*148 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1282,1020"
viewArea "-1629,-1629,116352,95420"
cachedDiagramExtent "0,0,114000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 60
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1607,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*150 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*151 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*153 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*154 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*159 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*162 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*163 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*165 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*167 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*169 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,8400,27100,9400"
st "Diagram Signals:"
blo "20000,9200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 56,0
usingSuid 1
emptyRow *170 (LEmptyRow
)
uid 54,0
optionalChildren [
*171 (RefLabelRowHdr
)
*172 (TitleRowHdr
)
*173 (FilterRowHdr
)
*174 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*175 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*176 (GroupColHdr
tm "GroupColHdrMgr"
)
*177 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*178 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*179 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*180 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*181 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*182 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 22
suid 2,0
)
)
uid 295,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 3,0
)
)
uid 297,0
)
*185 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 4,0
)
)
uid 299,0
)
*186 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 28
suid 6,0
)
)
uid 301,0
)
*187 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 27
suid 7,0
)
)
uid 303,0
)
*188 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 23
suid 8,0
)
)
uid 305,0
)
*189 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 21
suid 9,0
)
)
uid 307,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 26
suid 10,0
)
)
uid 309,0
)
*191 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arst_i"
t "std_logic"
o 10
suid 11,0
)
)
uid 311,0
)
*192 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
suid 13,0
)
)
uid 409,0
)
*193 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_data"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 30
suid 20,0
)
)
uid 411,0
)
*194 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "adc_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 9
suid 21,0
)
)
uid 413,0
)
*195 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "err"
t "std_logic"
o 12
suid 22,0
)
)
uid 415,0
)
*196 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_logic"
o 11
suid 23,0
)
)
uid 417,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_cmd"
t "std_logic"
o 29
suid 24,0
)
)
uid 419,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_cmd"
t "std_logic"
o 13
suid 25,0
)
)
uid 421,0
)
*199 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_8M"
t "std_logic"
o 2
suid 27,0
)
)
uid 671,0
)
*200 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 29,0
)
)
uid 673,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_o"
t "std_logic"
o 16
suid 30,0
)
)
uid 675,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 17
suid 31,0
)
)
uid 677,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_i"
t "std_logic"
o 15
suid 32,0
)
)
uid 679,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_o"
t "std_logic"
o 19
suid 33,0
)
)
uid 681,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 20
suid 34,0
)
)
uid 683,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_i"
t "std_logic"
o 18
suid 35,0
)
)
uid 685,0
)
*207 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 7
suid 42,0
)
)
uid 719,0
)
*208 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 8
suid 43,0
)
)
uid 721,0
)
*209 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "brd_num"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 4
suid 49,0
)
)
uid 951,0
)
*210 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rdy"
t "std_logic"
o 6
suid 51,0
)
)
uid 955,0
)
*211 (LeafLogPort
port (LogicalPort
decl (Decl
n "ack"
t "std_logic"
o 1
suid 52,0
)
)
uid 957,0
)
*212 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rd_data_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 56,0
)
)
uid 1076,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*213 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *214 (MRCItem
litem &170
pos 30
dimension 20
)
uid 69,0
optionalChildren [
*215 (MRCItem
litem &171
pos 0
dimension 20
uid 70,0
)
*216 (MRCItem
litem &172
pos 1
dimension 23
uid 71,0
)
*217 (MRCItem
litem &173
pos 2
hidden 1
dimension 20
uid 72,0
)
*218 (MRCItem
litem &183
pos 8
dimension 20
uid 296,0
)
*219 (MRCItem
litem &184
pos 9
dimension 20
uid 298,0
)
*220 (MRCItem
litem &185
pos 10
dimension 20
uid 300,0
)
*221 (MRCItem
litem &186
pos 11
dimension 20
uid 302,0
)
*222 (MRCItem
litem &187
pos 12
dimension 20
uid 304,0
)
*223 (MRCItem
litem &188
pos 13
dimension 20
uid 306,0
)
*224 (MRCItem
litem &189
pos 14
dimension 20
uid 308,0
)
*225 (MRCItem
litem &190
pos 15
dimension 20
uid 310,0
)
*226 (MRCItem
litem &191
pos 16
dimension 20
uid 312,0
)
*227 (MRCItem
litem &192
pos 17
dimension 20
uid 410,0
)
*228 (MRCItem
litem &193
pos 18
dimension 20
uid 412,0
)
*229 (MRCItem
litem &194
pos 19
dimension 20
uid 414,0
)
*230 (MRCItem
litem &195
pos 20
dimension 20
uid 416,0
)
*231 (MRCItem
litem &196
pos 21
dimension 20
uid 418,0
)
*232 (MRCItem
litem &197
pos 22
dimension 20
uid 420,0
)
*233 (MRCItem
litem &198
pos 23
dimension 20
uid 422,0
)
*234 (MRCItem
litem &199
pos 0
dimension 20
uid 672,0
)
*235 (MRCItem
litem &200
pos 1
dimension 20
uid 674,0
)
*236 (MRCItem
litem &201
pos 24
dimension 20
uid 676,0
)
*237 (MRCItem
litem &202
pos 25
dimension 20
uid 678,0
)
*238 (MRCItem
litem &203
pos 26
dimension 20
uid 680,0
)
*239 (MRCItem
litem &204
pos 27
dimension 20
uid 682,0
)
*240 (MRCItem
litem &205
pos 28
dimension 20
uid 684,0
)
*241 (MRCItem
litem &206
pos 29
dimension 20
uid 686,0
)
*242 (MRCItem
litem &207
pos 2
dimension 20
uid 720,0
)
*243 (MRCItem
litem &208
pos 3
dimension 20
uid 722,0
)
*244 (MRCItem
litem &209
pos 4
dimension 20
uid 952,0
)
*245 (MRCItem
litem &210
pos 5
dimension 20
uid 956,0
)
*246 (MRCItem
litem &211
pos 6
dimension 20
uid 958,0
)
*247 (MRCItem
litem &212
pos 7
dimension 20
uid 1077,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*248 (MRCItem
litem &174
pos 0
dimension 20
uid 74,0
)
*249 (MRCItem
litem &176
pos 1
dimension 50
uid 75,0
)
*250 (MRCItem
litem &177
pos 2
dimension 100
uid 76,0
)
*251 (MRCItem
litem &178
pos 3
dimension 50
uid 77,0
)
*252 (MRCItem
litem &179
pos 4
dimension 100
uid 78,0
)
*253 (MRCItem
litem &180
pos 5
dimension 100
uid 79,0
)
*254 (MRCItem
litem &181
pos 6
dimension 113
uid 80,0
)
*255 (MRCItem
litem &182
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *256 (LEmptyRow
)
uid 83,0
optionalChildren [
*257 (RefLabelRowHdr
)
*258 (TitleRowHdr
)
*259 (FilterRowHdr
)
*260 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*261 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*262 (GroupColHdr
tm "GroupColHdrMgr"
)
*263 (NameColHdr
tm "GenericNameColHdrMgr"
)
*264 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*265 (InitColHdr
tm "GenericValueColHdrMgr"
)
*266 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*267 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*268 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *269 (MRCItem
litem &256
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*270 (MRCItem
litem &257
pos 0
dimension 20
uid 98,0
)
*271 (MRCItem
litem &258
pos 1
dimension 23
uid 99,0
)
*272 (MRCItem
litem &259
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*273 (MRCItem
litem &260
pos 0
dimension 20
uid 102,0
)
*274 (MRCItem
litem &262
pos 1
dimension 50
uid 103,0
)
*275 (MRCItem
litem &263
pos 2
dimension 100
uid 104,0
)
*276 (MRCItem
litem &264
pos 3
dimension 100
uid 105,0
)
*277 (MRCItem
litem &265
pos 4
dimension 50
uid 106,0
)
*278 (MRCItem
litem &266
pos 5
dimension 50
uid 107,0
)
*279 (MRCItem
litem &267
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
