
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000db90  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001110  0800dd20  0800dd20  0001dd20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee30  0800ee30  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee30  0800ee30  0001ee30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee38  0800ee38  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee38  0800ee38  0001ee38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee3c  0800ee3c  0001ee3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800ee40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          0000082c  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a00  20000a00  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014b84  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000032f2  00000000  00000000  00034dcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001350  00000000  00000000  000380c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f1a  00000000  00000000  00039410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000248f6  00000000  00000000  0003a32a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019007  00000000  00000000  0005ec20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d3018  00000000  00000000  00077c27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000067f8  00000000  00000000  0014ac40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00151438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dd08 	.word	0x0800dd08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800dd08 	.word	0x0800dd08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <_ICM20948_SelectUserBank>:

#include "ICM20948.h"

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, int userBankNum) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	607a      	str	r2, [r7, #4]
 8000ffc:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 8000ffe:	2300      	movs	r3, #0
 8001000:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	b2db      	uxtb	r3, r3
 800100a:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 800100c:	7afb      	ldrb	r3, [r7, #11]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <_ICM20948_SelectUserBank+0x26>
 8001012:	2368      	movs	r3, #104	; 0x68
 8001014:	e000      	b.n	8001018 <_ICM20948_SelectUserBank+0x28>
 8001016:	2369      	movs	r3, #105	; 0x69
 8001018:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800101a:	7dbb      	ldrb	r3, [r7, #22]
 800101c:	b29b      	uxth	r3, r3
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	b299      	uxth	r1, r3
 8001022:	230a      	movs	r3, #10
 8001024:	9302      	str	r3, [sp, #8]
 8001026:	2301      	movs	r3, #1
 8001028:	9301      	str	r3, [sp, #4]
 800102a:	f107 0315 	add.w	r3, r7, #21
 800102e:	9300      	str	r3, [sp, #0]
 8001030:	2301      	movs	r3, #1
 8001032:	227f      	movs	r2, #127	; 0x7f
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f003 fa19 	bl	800446c <HAL_I2C_Mem_Write>
 800103a:	4603      	mov	r3, r0
 800103c:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800103e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData) {
 8001048:	b580      	push	{r7, lr}
 800104a:	b088      	sub	sp, #32
 800104c:	af04      	add	r7, sp, #16
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	4608      	mov	r0, r1
 8001052:	4611      	mov	r1, r2
 8001054:	461a      	mov	r2, r3
 8001056:	4603      	mov	r3, r0
 8001058:	70fb      	strb	r3, [r7, #3]
 800105a:	460b      	mov	r3, r1
 800105c:	70bb      	strb	r3, [r7, #2]
 800105e:	4613      	mov	r3, r2
 8001060:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8001062:	2300      	movs	r3, #0
 8001064:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 8001066:	78fb      	ldrb	r3, [r7, #3]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d101      	bne.n	8001070 <_ICM20948_WriteByte+0x28>
 800106c:	2368      	movs	r3, #104	; 0x68
 800106e:	e000      	b.n	8001072 <_ICM20948_WriteByte+0x2a>
 8001070:	2369      	movs	r3, #105	; 0x69
 8001072:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 8001074:	7bbb      	ldrb	r3, [r7, #14]
 8001076:	b29b      	uxth	r3, r3
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	b299      	uxth	r1, r3
 800107c:	78bb      	ldrb	r3, [r7, #2]
 800107e:	b29a      	uxth	r2, r3
 8001080:	230a      	movs	r3, #10
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	1c7b      	adds	r3, r7, #1
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f003 f9ec 	bl	800446c <HAL_I2C_Mem_Write>
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8001098:	7bfb      	ldrb	r3, [r7, #15]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <_ICM20948_BrustRead>:
			10);

	return status;
}

HAL_StatusTypeDef _ICM20948_BrustRead(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const startAddress, uint16_t const amountOfRegistersToRead, uint8_t * readData) {
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b088      	sub	sp, #32
 80010a6:	af04      	add	r7, sp, #16
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	4608      	mov	r0, r1
 80010ac:	4611      	mov	r1, r2
 80010ae:	461a      	mov	r2, r3
 80010b0:	4603      	mov	r3, r0
 80010b2:	70fb      	strb	r3, [r7, #3]
 80010b4:	460b      	mov	r3, r1
 80010b6:	70bb      	strb	r3, [r7, #2]
 80010b8:	4613      	mov	r3, r2
 80010ba:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80010bc:	2300      	movs	r3, #0
 80010be:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0)? ICM20948__I2C_SLAVE_ADDRESS_1: ICM20948__I2C_SLAVE_ADDRESS_2;
 80010c0:	78fb      	ldrb	r3, [r7, #3]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <_ICM20948_BrustRead+0x28>
 80010c6:	2368      	movs	r3, #104	; 0x68
 80010c8:	e000      	b.n	80010cc <_ICM20948_BrustRead+0x2a>
 80010ca:	2369      	movs	r3, #105	; 0x69
 80010cc:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Read(
 80010ce:	7bbb      	ldrb	r3, [r7, #14]
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	b299      	uxth	r1, r3
 80010d6:	78bb      	ldrb	r3, [r7, #2]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	230a      	movs	r3, #10
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	883b      	ldrh	r3, [r7, #0]
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f003 fab9 	bl	8004660 <HAL_I2C_Mem_Read>
 80010ee:	4603      	mov	r3, r0
 80010f0:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			readData,
			amountOfRegistersToRead * I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_AK09916_WriteByte>:

HAL_StatusTypeDef _AK09916_WriteByte(I2C_HandleTypeDef * hi2c, uint8_t const registerAddress, uint8_t writeData) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af04      	add	r7, sp, #16
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	460b      	mov	r3, r1
 8001106:	70fb      	strb	r3, [r7, #3]
 8001108:	4613      	mov	r3, r2
 800110a:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800110c:	2300      	movs	r3, #0
 800110e:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 8001110:	78fb      	ldrb	r3, [r7, #3]
 8001112:	b29a      	uxth	r2, r3
 8001114:	230a      	movs	r3, #10
 8001116:	9302      	str	r3, [sp, #8]
 8001118:	2301      	movs	r3, #1
 800111a:	9301      	str	r3, [sp, #4]
 800111c:	1cbb      	adds	r3, r7, #2
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	2301      	movs	r3, #1
 8001122:	2118      	movs	r1, #24
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f003 f9a1 	bl	800446c <HAL_I2C_Mem_Write>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
			I2C_MEMADD_SIZE_8BIT,
			&writeData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 800112e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <_AK09916_ReadByte>:

HAL_StatusTypeDef _AK09916_ReadByte(I2C_HandleTypeDef * hi2c, uint8_t const registerAddress, uint8_t *readData) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	; 0x28
 800113c:	af04      	add	r7, sp, #16
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	460b      	mov	r3, r1
 8001142:	607a      	str	r2, [r7, #4]
 8001144:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 8001146:	2300      	movs	r3, #0
 8001148:	75fb      	strb	r3, [r7, #23]

	status = HAL_I2C_Mem_Read(
 800114a:	7afb      	ldrb	r3, [r7, #11]
 800114c:	b29a      	uxth	r2, r3
 800114e:	230a      	movs	r3, #10
 8001150:	9302      	str	r3, [sp, #8]
 8001152:	2301      	movs	r3, #1
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	2301      	movs	r3, #1
 800115c:	2118      	movs	r1, #24
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f003 fa7e 	bl	8004660 <HAL_I2C_Mem_Read>
 8001164:	4603      	mov	r3, r0
 8001166:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			readData,
			I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 8001168:	7dfb      	ldrb	r3, [r7, #23]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <_AK09916_BrustRead>:

HAL_StatusTypeDef _AK09916_BrustRead(I2C_HandleTypeDef * hi2c, uint8_t const startAddress, uint16_t const amountOfRegistersToRead, uint8_t * readData) {
 8001172:	b580      	push	{r7, lr}
 8001174:	b08a      	sub	sp, #40	; 0x28
 8001176:	af04      	add	r7, sp, #16
 8001178:	60f8      	str	r0, [r7, #12]
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	460b      	mov	r3, r1
 800117e:	72fb      	strb	r3, [r7, #11]
 8001180:	4613      	mov	r3, r2
 8001182:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef status = HAL_OK;
 8001184:	2300      	movs	r3, #0
 8001186:	75fb      	strb	r3, [r7, #23]

	status = HAL_I2C_Mem_Read(
 8001188:	7afb      	ldrb	r3, [r7, #11]
 800118a:	b29a      	uxth	r2, r3
 800118c:	230a      	movs	r3, #10
 800118e:	9302      	str	r3, [sp, #8]
 8001190:	893b      	ldrh	r3, [r7, #8]
 8001192:	9301      	str	r3, [sp, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	2118      	movs	r1, #24
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f003 fa5f 	bl	8004660 <HAL_I2C_Mem_Read>
 80011a2:	4603      	mov	r3, r0
 80011a4:	75fb      	strb	r3, [r7, #23]
			I2C_MEMADD_SIZE_8BIT,
			readData,
			amountOfRegistersToRead * I2C_MEMADD_SIZE_8BIT,
			10);

	return status;
 80011a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <ICM20948_init>:
	}
	
	return 0;
}

void ICM20948_init(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	4608      	mov	r0, r1
 80011ba:	4611      	mov	r1, r2
 80011bc:	461a      	mov	r2, r3
 80011be:	4603      	mov	r3, r0
 80011c0:	70fb      	strb	r3, [r7, #3]
 80011c2:	460b      	mov	r3, r1
 80011c4:	70bb      	strb	r3, [r7, #2]
 80011c6:	4613      	mov	r3, r2
 80011c8:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 80011ce:	78fb      	ldrb	r3, [r7, #3]
 80011d0:	2200      	movs	r2, #0
 80011d2:	4619      	mov	r1, r3
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ff0b 	bl	8000ff0 <_ICM20948_SelectUserBank>
 80011da:	4603      	mov	r3, r0
 80011dc:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 80011de:	78f9      	ldrb	r1, [r7, #3]
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	2206      	movs	r2, #6
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff2f 	bl	8001048 <_ICM20948_WriteByte>
 80011ea:	4603      	mov	r3, r0
 80011ec:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_RESET);

	HAL_Delay(200);
 80011ee:	20c8      	movs	r0, #200	; 0xc8
 80011f0:	f002 fc7a 	bl	8003ae8 <HAL_Delay>

	status = _ICM20948_WriteByte(
 80011f4:	78f9      	ldrb	r1, [r7, #3]
 80011f6:	2301      	movs	r3, #1
 80011f8:	2206      	movs	r2, #6
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ff24 	bl	8001048 <_ICM20948_WriteByte>
 8001200:	4603      	mov	r3, r0
 8001202:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
			ICM20948_AUTO_SELECT_CLOCK);

	//enable both gyroscope and accelerometer
	status = _ICM20948_WriteByte(
 8001204:	78f9      	ldrb	r1, [r7, #3]
 8001206:	2300      	movs	r3, #0
 8001208:	2207      	movs	r2, #7
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff1c 	bl	8001048 <_ICM20948_WriteByte>
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
			ICM20948_DISABLE_SENSORS); // For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 8001214:	78fb      	ldrb	r3, [r7, #3]
 8001216:	2202      	movs	r2, #2
 8001218:	4619      	mov	r1, r3
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff fee8 	bl	8000ff0 <_ICM20948_SelectUserBank>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]
	//gyroscope sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
			0 << GYRO_DLPFCFG_BIT|selectGyroSensitivity << GYRO_FS_SEL_BIT|EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 8001224:	78bb      	ldrb	r3, [r7, #2]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	b25b      	sxtb	r3, r3
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 8001230:	b2db      	uxtb	r3, r3
 8001232:	78f9      	ldrb	r1, [r7, #3]
 8001234:	2201      	movs	r2, #1
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff06 	bl	8001048 <_ICM20948_WriteByte>
 800123c:	4603      	mov	r3, r0
 800123e:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 8001240:	78f9      	ldrb	r1, [r7, #3]
 8001242:	2304      	movs	r3, #4
 8001244:	2200      	movs	r2, #0
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff fefe 	bl	8001048 <_ICM20948_WriteByte>
 800124c:	4603      	mov	r3, r0
 800124e:	73fb      	strb	r3, [r7, #15]
	//accelerometer sampling rate settings.
	status = _ICM20948_WriteByte(
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
			4 << ACCEL_DLPFCFG_BIT|selectAccelSensitivity << ACCEL_FS_SEL_BIT|0x01 << ACCEL_FCHOICE_BIT);
 8001250:	787b      	ldrb	r3, [r7, #1]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	b25b      	sxtb	r3, r3
 8001256:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800125a:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800125c:	b2db      	uxtb	r3, r3
 800125e:	78f9      	ldrb	r1, [r7, #3]
 8001260:	2214      	movs	r2, #20
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fef0 	bl	8001048 <_ICM20948_WriteByte>
 8001268:	4603      	mov	r3, r0
 800126a:	73fb      	strb	r3, [r7, #15]
	status = _ICM20948_WriteByte(
 800126c:	78f9      	ldrb	r1, [r7, #3]
 800126e:	2304      	movs	r3, #4
 8001270:	2211      	movs	r2, #17
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff fee8 	bl	8001048 <_ICM20948_WriteByte>
 8001278:	4603      	mov	r3, r0
 800127a:	73fb      	strb	r3, [r7, #15]
			selectI2cAddress,
			ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
			4);


	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800127c:	78fb      	ldrb	r3, [r7, #3]
 800127e:	2200      	movs	r2, #0
 8001280:	4619      	mov	r1, r3
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff feb4 	bl	8000ff0 <_ICM20948_SelectUserBank>
 8001288:	4603      	mov	r3, r0
 800128a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800128c:	78f9      	ldrb	r1, [r7, #3]
 800128e:	2302      	movs	r3, #2
 8001290:	220f      	movs	r2, #15
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff fed8 	bl	8001048 <_ICM20948_WriteByte>
 8001298:	4603      	mov	r3, r0
 800129a:	73fb      	strb	r3, [r7, #15]
			hi2c,
			selectI2cAddress,
			ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
			0x02); // Don't understand how this works

	status = _AK09916_WriteByte(
 800129c:	2208      	movs	r2, #8
 800129e:	2131      	movs	r1, #49	; 0x31
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff2b 	bl	80010fc <_AK09916_WriteByte>
 80012a6:	4603      	mov	r3, r0
 80012a8:	73fb      	strb	r3, [r7, #15]
			hi2c,
			AK09916__CNTL2__REGISTER,
			0x08);
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	0000      	movs	r0, r0
 80012b4:	0000      	movs	r0, r0
	...

080012b8 <ICM20948_readGyroscope_Z>:

void ICM20948_readGyroscope_Z(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, float *gyroZ) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b088      	sub	sp, #32
 80012bc:	af02      	add	r7, sp, #8
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	460b      	mov	r3, r1
 80012c4:	72fb      	strb	r3, [r7, #11]
 80012c6:	4613      	mov	r3, r2
 80012c8:	72bb      	strb	r3, [r7, #10]
	uint8_t readData[2];

//	_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
	_ICM20948_BrustRead(hi2c, selectI2cAddress, ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER, 2, readData);
 80012ca:	7af9      	ldrb	r1, [r7, #11]
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2302      	movs	r3, #2
 80012d4:	2237      	movs	r2, #55	; 0x37
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f7ff fee3 	bl	80010a2 <_ICM20948_BrustRead>

	int16_t reading = readData[0]<<8 | readData[1];
 80012dc:	7d3b      	ldrb	r3, [r7, #20]
 80012de:	021b      	lsls	r3, r3, #8
 80012e0:	b21a      	sxth	r2, r3
 80012e2:	7d7b      	ldrb	r3, [r7, #21]
 80012e4:	b21b      	sxth	r3, r3
 80012e6:	4313      	orrs	r3, r2
 80012e8:	82fb      	strh	r3, [r7, #22]
	*gyroZ = (float) -reading;
 80012ea:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012ee:	425b      	negs	r3, r3
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	edc3 7a00 	vstr	s15, [r3]
	switch (selectGyroSensitivity) {
 80012fe:	7abb      	ldrb	r3, [r7, #10]
 8001300:	2b03      	cmp	r3, #3
 8001302:	d849      	bhi.n	8001398 <ICM20948_readGyroscope_Z+0xe0>
 8001304:	a201      	add	r2, pc, #4	; (adr r2, 800130c <ICM20948_readGyroscope_Z+0x54>)
 8001306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130a:	bf00      	nop
 800130c:	0800131d 	.word	0x0800131d
 8001310:	08001333 	.word	0x08001333
 8001314:	08001349 	.word	0x08001349
 8001318:	08001371 	.word	0x08001371
		case GYRO_FULL_SCALE_250DPS:
			*gyroZ /= GRYO_SENSITIVITY_SCALE_FACTOR_250DPS;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	ed93 7a00 	vldr	s14, [r3]
 8001322:	eddf 6a23 	vldr	s13, [pc, #140]	; 80013b0 <ICM20948_readGyroscope_Z+0xf8>
 8001326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001330:	e032      	b.n	8001398 <ICM20948_readGyroscope_Z+0xe0>
		case GYRO_FULL_SCALE_500DPS:
			*gyroZ /= GRYO_SENSITIVITY_SCALE_FACTOR_500DPS;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	ed93 7a00 	vldr	s14, [r3]
 8001338:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80013b4 <ICM20948_readGyroscope_Z+0xfc>
 800133c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001346:	e027      	b.n	8001398 <ICM20948_readGyroscope_Z+0xe0>
		case GYRO_FULL_SCALE_1000DPS:
			*gyroZ /= GRYO_SENSITIVITY_SCALE_FACTOR_1000DPS;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f8fb 	bl	8000548 <__aeabi_f2d>
 8001352:	a313      	add	r3, pc, #76	; (adr r3, 80013a0 <ICM20948_readGyroscope_Z+0xe8>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7ff fa78 	bl	800084c <__aeabi_ddiv>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4610      	mov	r0, r2
 8001362:	4619      	mov	r1, r3
 8001364:	f7ff fc40 	bl	8000be8 <__aeabi_d2f>
 8001368:	4602      	mov	r2, r0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	601a      	str	r2, [r3, #0]
			break;
 800136e:	e013      	b.n	8001398 <ICM20948_readGyroscope_Z+0xe0>
		case GYRO_FULL_SCALE_2000DPS:
			*gyroZ /= GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff f8e7 	bl	8000548 <__aeabi_f2d>
 800137a:	a30b      	add	r3, pc, #44	; (adr r3, 80013a8 <ICM20948_readGyroscope_Z+0xf0>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff fa64 	bl	800084c <__aeabi_ddiv>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	f7ff fc2c 	bl	8000be8 <__aeabi_d2f>
 8001390:	4602      	mov	r2, r0
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	601a      	str	r2, [r3, #0]
			break;
 8001396:	bf00      	nop
	}

}
 8001398:	bf00      	nop
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	66666666 	.word	0x66666666
 80013a4:	40406666 	.word	0x40406666
 80013a8:	66666666 	.word	0x66666666
 80013ac:	40306666 	.word	0x40306666
 80013b0:	43030000 	.word	0x43030000
 80013b4:	42830000 	.word	0x42830000

080013b8 <ICM20948_readAccelerometer_all>:

void ICM20948_readAccelerometer_all(I2C_HandleTypeDef * hi2c, uint8_t const selectI2cAddress, uint8_t const selectAccelSensitivity, float readings[3]) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af02      	add	r7, sp, #8
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	460b      	mov	r3, r1
 80013c4:	72fb      	strb	r3, [r7, #11]
 80013c6:	4613      	mov	r3, r2
 80013c8:	72bb      	strb	r3, [r7, #10]
	uint8_t readData[6];

//	_ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
	_ICM20948_BrustRead(hi2c, selectI2cAddress, ICM20948__USER_BANK_0__ACCEL_XOUT_H__REGISTER, 6, readData);
 80013ca:	7af9      	ldrb	r1, [r7, #11]
 80013cc:	f107 0318 	add.w	r3, r7, #24
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2306      	movs	r3, #6
 80013d4:	222d      	movs	r2, #45	; 0x2d
 80013d6:	68f8      	ldr	r0, [r7, #12]
 80013d8:	f7ff fe63 	bl	80010a2 <_ICM20948_BrustRead>


	int16_t rD[3];
	rD[X] = readData[X_HIGH_BYTE]<<8|readData[X_LOW_BYTE];
 80013dc:	7e3b      	ldrb	r3, [r7, #24]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	7e7b      	ldrb	r3, [r7, #25]
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	4313      	orrs	r3, r2
 80013e8:	b21b      	sxth	r3, r3
 80013ea:	823b      	strh	r3, [r7, #16]
	rD[Y] = readData[Y_HIGH_BYTE]<<8|readData[Y_LOW_BYTE];
 80013ec:	7ebb      	ldrb	r3, [r7, #26]
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	7efb      	ldrb	r3, [r7, #27]
 80013f4:	b21b      	sxth	r3, r3
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	827b      	strh	r3, [r7, #18]
	rD[Z] = readData[Z_HIGH_BYTE]<<8|readData[Z_LOW_BYTE];
 80013fc:	7f3b      	ldrb	r3, [r7, #28]
 80013fe:	021b      	lsls	r3, r3, #8
 8001400:	b21a      	sxth	r2, r3
 8001402:	7f7b      	ldrb	r3, [r7, #29]
 8001404:	b21b      	sxth	r3, r3
 8001406:	4313      	orrs	r3, r2
 8001408:	b21b      	sxth	r3, r3
 800140a:	82bb      	strh	r3, [r7, #20]


	switch (selectAccelSensitivity) {
 800140c:	7abb      	ldrb	r3, [r7, #10]
 800140e:	2b03      	cmp	r3, #3
 8001410:	f200 80d2 	bhi.w	80015b8 <ICM20948_readAccelerometer_all+0x200>
 8001414:	a201      	add	r2, pc, #4	; (adr r2, 800141c <ICM20948_readAccelerometer_all+0x64>)
 8001416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141a:	bf00      	nop
 800141c:	0800142d 	.word	0x0800142d
 8001420:	08001493 	.word	0x08001493
 8001424:	080014f9 	.word	0x080014f9
 8001428:	08001559 	.word	0x08001559
		case ACCEL_FULL_SCALE_2G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 800142c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001430:	2b00      	cmp	r3, #0
 8001432:	da02      	bge.n	800143a <ICM20948_readAccelerometer_all+0x82>
 8001434:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001438:	333f      	adds	r3, #63	; 0x3f
 800143a:	139b      	asrs	r3, r3, #14
 800143c:	b21b      	sxth	r3, r3
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 800144c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001450:	2b00      	cmp	r3, #0
 8001452:	da02      	bge.n	800145a <ICM20948_readAccelerometer_all+0xa2>
 8001454:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001458:	333f      	adds	r3, #63	; 0x3f
 800145a:	139b      	asrs	r3, r3, #14
 800145c:	b21a      	sxth	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3304      	adds	r3, #4
 8001462:	ee07 2a90 	vmov	s15, r2
 8001466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800146a:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_2G;
 800146e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001472:	2b00      	cmp	r3, #0
 8001474:	da02      	bge.n	800147c <ICM20948_readAccelerometer_all+0xc4>
 8001476:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800147a:	333f      	adds	r3, #63	; 0x3f
 800147c:	139b      	asrs	r3, r3, #14
 800147e:	b21a      	sxth	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3308      	adds	r3, #8
 8001484:	ee07 2a90 	vmov	s15, r2
 8001488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800148c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001490:	e092      	b.n	80015b8 <ICM20948_readAccelerometer_all+0x200>
		case ACCEL_FULL_SCALE_4G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 8001492:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001496:	2b00      	cmp	r3, #0
 8001498:	da02      	bge.n	80014a0 <ICM20948_readAccelerometer_all+0xe8>
 800149a:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800149e:	331f      	adds	r3, #31
 80014a0:	135b      	asrs	r3, r3, #13
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	ee07 3a90 	vmov	s15, r3
 80014a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 80014b2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	da02      	bge.n	80014c0 <ICM20948_readAccelerometer_all+0x108>
 80014ba:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80014be:	331f      	adds	r3, #31
 80014c0:	135b      	asrs	r3, r3, #13
 80014c2:	b21a      	sxth	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3304      	adds	r3, #4
 80014c8:	ee07 2a90 	vmov	s15, r2
 80014cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d0:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_4G;
 80014d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	da02      	bge.n	80014e2 <ICM20948_readAccelerometer_all+0x12a>
 80014dc:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80014e0:	331f      	adds	r3, #31
 80014e2:	135b      	asrs	r3, r3, #13
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3308      	adds	r3, #8
 80014ea:	ee07 2a90 	vmov	s15, r2
 80014ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014f2:	edc3 7a00 	vstr	s15, [r3]
			break;
 80014f6:	e05f      	b.n	80015b8 <ICM20948_readAccelerometer_all+0x200>
		case ACCEL_FULL_SCALE_8G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 80014f8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	da01      	bge.n	8001504 <ICM20948_readAccelerometer_all+0x14c>
 8001500:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001504:	131b      	asrs	r3, r3, #12
 8001506:	b21b      	sxth	r3, r3
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 8001516:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800151a:	2b00      	cmp	r3, #0
 800151c:	da01      	bge.n	8001522 <ICM20948_readAccelerometer_all+0x16a>
 800151e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001522:	131b      	asrs	r3, r3, #12
 8001524:	b21a      	sxth	r2, r3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3304      	adds	r3, #4
 800152a:	ee07 2a90 	vmov	s15, r2
 800152e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001532:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_8G;
 8001536:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800153a:	2b00      	cmp	r3, #0
 800153c:	da01      	bge.n	8001542 <ICM20948_readAccelerometer_all+0x18a>
 800153e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001542:	131b      	asrs	r3, r3, #12
 8001544:	b21a      	sxth	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3308      	adds	r3, #8
 800154a:	ee07 2a90 	vmov	s15, r2
 800154e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001552:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001556:	e02f      	b.n	80015b8 <ICM20948_readAccelerometer_all+0x200>
		case ACCEL_FULL_SCALE_16G:
			readings[X] = rD[X] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8001558:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800155c:	2b00      	cmp	r3, #0
 800155e:	da01      	bge.n	8001564 <ICM20948_readAccelerometer_all+0x1ac>
 8001560:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001564:	12db      	asrs	r3, r3, #11
 8001566:	b21b      	sxth	r3, r3
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	edc3 7a00 	vstr	s15, [r3]
			readings[Y] = rD[Y] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8001576:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800157a:	2b00      	cmp	r3, #0
 800157c:	da01      	bge.n	8001582 <ICM20948_readAccelerometer_all+0x1ca>
 800157e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001582:	12db      	asrs	r3, r3, #11
 8001584:	b21a      	sxth	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3304      	adds	r3, #4
 800158a:	ee07 2a90 	vmov	s15, r2
 800158e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001592:	edc3 7a00 	vstr	s15, [r3]
			readings[Z] = rD[Z] / ACCEL_SENSITIVITY_SCALE_FACTOR_16G;
 8001596:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	da01      	bge.n	80015a2 <ICM20948_readAccelerometer_all+0x1ea>
 800159e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80015a2:	12db      	asrs	r3, r3, #11
 80015a4:	b21a      	sxth	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3308      	adds	r3, #8
 80015aa:	ee07 2a90 	vmov	s15, r2
 80015ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b2:	edc3 7a00 	vstr	s15, [r3]
			break;
 80015b6:	bf00      	nop
	}
}
 80015b8:	bf00      	nop
 80015ba:	3720      	adds	r7, #32
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <ICM20948_readMagnetometer_XY>:

void ICM20948_readMagnetometer_XY(I2C_HandleTypeDef * hi2c, float magXY[2]) {
 80015c0:	b590      	push	{r4, r7, lr}
 80015c2:	b087      	sub	sp, #28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	uint8_t readData[4];
	_AK09916_BrustRead(hi2c, AK09916__XOUT_L__REGISTER, 4, readData);
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	2204      	movs	r2, #4
 80015d0:	2111      	movs	r1, #17
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff fdcd 	bl	8001172 <_AK09916_BrustRead>

	//read status register to mark end of data read.
	uint8_t st2;
	_AK09916_ReadByte(hi2c, AK09916__ST2__REGISTER, &st2);
 80015d8:	f107 030f 	add.w	r3, r7, #15
 80015dc:	461a      	mov	r2, r3
 80015de:	2118      	movs	r1, #24
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff fda9 	bl	8001138 <_AK09916_ReadByte>
	int16_t reading;
	for (uint8_t i = 0; i < 2; i++) {
 80015e6:	2300      	movs	r3, #0
 80015e8:	75fb      	strb	r3, [r7, #23]
 80015ea:	e02a      	b.n	8001642 <ICM20948_readMagnetometer_XY+0x82>
		reading = readData[1+2*i]<<8|readData[2*i];
 80015ec:	7dfb      	ldrb	r3, [r7, #23]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	3301      	adds	r3, #1
 80015f2:	3318      	adds	r3, #24
 80015f4:	443b      	add	r3, r7
 80015f6:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	7dfb      	ldrb	r3, [r7, #23]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	3318      	adds	r3, #24
 8001604:	443b      	add	r3, r7
 8001606:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800160a:	b21b      	sxth	r3, r3
 800160c:	4313      	orrs	r3, r2
 800160e:	82bb      	strh	r3, [r7, #20]
		magXY[i] = reading * MAG_SENSITIVITY_SCALE_FACTOR;
 8001610:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ff85 	bl	8000524 <__aeabi_i2d>
 800161a:	a30f      	add	r3, pc, #60	; (adr r3, 8001658 <ICM20948_readMagnetometer_XY+0x98>)
 800161c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001620:	f7fe ffea 	bl	80005f8 <__aeabi_dmul>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	4610      	mov	r0, r2
 800162a:	4619      	mov	r1, r3
 800162c:	7dfb      	ldrb	r3, [r7, #23]
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	18d4      	adds	r4, r2, r3
 8001634:	f7ff fad8 	bl	8000be8 <__aeabi_d2f>
 8001638:	4603      	mov	r3, r0
 800163a:	6023      	str	r3, [r4, #0]
	for (uint8_t i = 0; i < 2; i++) {
 800163c:	7dfb      	ldrb	r3, [r7, #23]
 800163e:	3301      	adds	r3, #1
 8001640:	75fb      	strb	r3, [r7, #23]
 8001642:	7dfb      	ldrb	r3, [r7, #23]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d9d1      	bls.n	80015ec <ICM20948_readMagnetometer_XY+0x2c>
	}
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd90      	pop	{r4, r7, pc}
 8001652:	bf00      	nop
 8001654:	f3af 8000 	nop.w
 8001658:	33333333 	.word	0x33333333
 800165c:	3fc33333 	.word	0x3fc33333

08001660 <get_new_cmd>:
#include "commands.h"

static Command *cur = NULL;

static Command *get_new_cmd() {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
	Command *new = (Command *) malloc(sizeof(Command));
 8001666:	2014      	movs	r0, #20
 8001668:	f006 fc5e 	bl	8007f28 <malloc>
 800166c:	4603      	mov	r3, r0
 800166e:	607b      	str	r3, [r7, #4]
	new->dir = 0;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
	new->speed = 0;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	705a      	strb	r2, [r3, #1]
	new->steeringAngle = 0;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f04f 0200 	mov.w	r2, #0
 8001682:	605a      	str	r2, [r3, #4]
	new->dist = 0;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	60da      	str	r2, [r3, #12]
	new->distType = TARGET;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	721a      	strb	r2, [r3, #8]
	new->next = NULL;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]

	return new;
 8001698:	687b      	ldr	r3, [r7, #4]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <commands_process>:

void commands_process(uint8_t *buf, uint8_t size) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	460b      	mov	r3, r1
 80016ae:	70fb      	strb	r3, [r7, #3]
	Command *next = get_new_cmd();
 80016b0:	f7ff ffd6 	bl	8001660 <get_new_cmd>
 80016b4:	60f8      	str	r0, [r7, #12]

	uint8_t c = *buf;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	72fb      	strb	r3, [r7, #11]

	//first byte: command flag
	switch (c) {
 80016bc:	7afb      	ldrb	r3, [r7, #11]
 80016be:	3b53      	subs	r3, #83	; 0x53
 80016c0:	2b24      	cmp	r3, #36	; 0x24
 80016c2:	f200 80b0 	bhi.w	8001826 <commands_process+0x182>
 80016c6:	a201      	add	r2, pc, #4	; (adr r2, 80016cc <commands_process+0x28>)
 80016c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016cc:	08001761 	.word	0x08001761
 80016d0:	08001769 	.word	0x08001769
 80016d4:	08001827 	.word	0x08001827
 80016d8:	08001827 	.word	0x08001827
 80016dc:	08001777 	.word	0x08001777
 80016e0:	08001827 	.word	0x08001827
 80016e4:	08001827 	.word	0x08001827
 80016e8:	08001827 	.word	0x08001827
 80016ec:	08001827 	.word	0x08001827
 80016f0:	08001827 	.word	0x08001827
 80016f4:	08001827 	.word	0x08001827
 80016f8:	08001827 	.word	0x08001827
 80016fc:	08001827 	.word	0x08001827
 8001700:	08001827 	.word	0x08001827
 8001704:	08001827 	.word	0x08001827
 8001708:	08001827 	.word	0x08001827
 800170c:	08001827 	.word	0x08001827
 8001710:	08001827 	.word	0x08001827
 8001714:	08001827 	.word	0x08001827
 8001718:	08001827 	.word	0x08001827
 800171c:	08001827 	.word	0x08001827
 8001720:	08001827 	.word	0x08001827
 8001724:	08001827 	.word	0x08001827
 8001728:	08001827 	.word	0x08001827
 800172c:	08001827 	.word	0x08001827
 8001730:	08001827 	.word	0x08001827
 8001734:	08001827 	.word	0x08001827
 8001738:	08001827 	.word	0x08001827
 800173c:	08001827 	.word	0x08001827
 8001740:	08001827 	.word	0x08001827
 8001744:	08001827 	.word	0x08001827
 8001748:	08001827 	.word	0x08001827
 800174c:	08001827 	.word	0x08001827
 8001750:	08001785 	.word	0x08001785
 8001754:	08001827 	.word	0x08001827
 8001758:	08001827 	.word	0x08001827
 800175c:	08001793 	.word	0x08001793
		case CMD_FULL_STOP:
			next->dir = 0;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
			break;
 8001766:	e01b      	b.n	80017a0 <commands_process+0xfc>

		case CMD_FORWARD_DIST_TARGET:
			next->dir = 1;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2201      	movs	r2, #1
 800176c:	701a      	strb	r2, [r3, #0]
			next->distType = TARGET;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2200      	movs	r2, #0
 8001772:	721a      	strb	r2, [r3, #8]
			break;
 8001774:	e014      	b.n	80017a0 <commands_process+0xfc>

		case CMD_FORWARD_DIST_WITHIN:
			next->dir = 1;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2201      	movs	r2, #1
 800177a:	701a      	strb	r2, [r3, #0]
			next->distType = STOP_WITHIN;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2201      	movs	r2, #1
 8001780:	721a      	strb	r2, [r3, #8]
			break;
 8001782:	e00d      	b.n	80017a0 <commands_process+0xfc>

		case CMD_BACKWARD_DIST_TARGET:
			next->dir = -1;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	22ff      	movs	r2, #255	; 0xff
 8001788:	701a      	strb	r2, [r3, #0]
			next->distType = TARGET;
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	2200      	movs	r2, #0
 800178e:	721a      	strb	r2, [r3, #8]
			break;
 8001790:	e006      	b.n	80017a0 <commands_process+0xfc>

		case CMD_BACKWARD_DIST_WITHIN:
			next->dir = -1;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	22ff      	movs	r2, #255	; 0xff
 8001796:	701a      	strb	r2, [r3, #0]
			next->distType = STOP_WITHIN;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2201      	movs	r2, #1
 800179c:	721a      	strb	r2, [r3, #8]
			break;
 800179e:	bf00      	nop
		default:
			//invalid command, return.
			return;
	}

	if (c != CMD_FULL_STOP) {
 80017a0:	7afb      	ldrb	r3, [r7, #11]
 80017a2:	2b53      	cmp	r3, #83	; 0x53
 80017a4:	d028      	beq.n	80017f8 <commands_process+0x154>
		buf++;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3301      	adds	r3, #1
 80017aa:	607b      	str	r3, [r7, #4]
		next->speed = parse_uint16_t_until(&buf, CMD_SEP, 3);
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	2203      	movs	r2, #3
 80017b0:	217c      	movs	r1, #124	; 0x7c
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f856 	bl	8001864 <parse_uint16_t_until>
 80017b8:	4603      	mov	r3, r0
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	705a      	strb	r2, [r3, #1]
		buf++;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3301      	adds	r3, #1
 80017c4:	607b      	str	r3, [r7, #4]
		next->steeringAngle = parse_float_until(&buf, CMD_SEP, 6);
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2206      	movs	r2, #6
 80017ca:	217c      	movs	r1, #124	; 0x7c
 80017cc:	4618      	mov	r0, r3
 80017ce:	f000 f887 	bl	80018e0 <parse_float_until>
 80017d2:	eef0 7a40 	vmov.f32	s15, s0
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	edc3 7a01 	vstr	s15, [r3, #4]
		buf++;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3301      	adds	r3, #1
 80017e0:	607b      	str	r3, [r7, #4]
		next->dist = parse_float_until(&buf, CMD_END, 6);
 80017e2:	1d3b      	adds	r3, r7, #4
 80017e4:	2206      	movs	r2, #6
 80017e6:	210a      	movs	r1, #10
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 f879 	bl	80018e0 <parse_float_until>
 80017ee:	eef0 7a40 	vmov.f32	s15, s0
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	if (cur == NULL) {
 80017f8:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <commands_process+0x18c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d108      	bne.n	8001812 <commands_process+0x16e>
		cur = next;
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <commands_process+0x18c>)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6013      	str	r3, [r2, #0]
		return;
 8001806:	e00f      	b.n	8001828 <commands_process+0x184>
	}

	while (cur->next != NULL) cur = cur->next;
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <commands_process+0x18c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	691b      	ldr	r3, [r3, #16]
 800180e:	4a08      	ldr	r2, [pc, #32]	; (8001830 <commands_process+0x18c>)
 8001810:	6013      	str	r3, [r2, #0]
 8001812:	4b07      	ldr	r3, [pc, #28]	; (8001830 <commands_process+0x18c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	691b      	ldr	r3, [r3, #16]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d1f5      	bne.n	8001808 <commands_process+0x164>
	cur->next = next;
 800181c:	4b04      	ldr	r3, [pc, #16]	; (8001830 <commands_process+0x18c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	611a      	str	r2, [r3, #16]
 8001824:	e000      	b.n	8001828 <commands_process+0x184>
			return;
 8001826:	bf00      	nop
}
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	200001f0 	.word	0x200001f0

08001834 <commands_pop>:

Command *commands_pop() {
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
	Command *ret = cur;
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <commands_pop+0x2c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	607b      	str	r3, [r7, #4]
	if (cur != NULL) cur = cur->next;
 8001840:	4b07      	ldr	r3, [pc, #28]	; (8001860 <commands_pop+0x2c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d004      	beq.n	8001852 <commands_pop+0x1e>
 8001848:	4b05      	ldr	r3, [pc, #20]	; (8001860 <commands_pop+0x2c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	4a04      	ldr	r2, [pc, #16]	; (8001860 <commands_pop+0x2c>)
 8001850:	6013      	str	r3, [r2, #0]
	return ret;
 8001852:	687b      	ldr	r3, [r7, #4]
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr
 8001860:	200001f0 	.word	0x200001f0

08001864 <parse_uint16_t_until>:

	return ret;
}

//get a uint16_t from a string until terminating character.
uint16_t parse_uint16_t_until(uint8_t **buf_ptr, uint8_t until, uint8_t sizeExpected) {
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	460b      	mov	r3, r1
 800186e:	70fb      	strb	r3, [r7, #3]
 8001870:	4613      	mov	r3, r2
 8001872:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, c = **buf_ptr;
 8001874:	2300      	movs	r3, #0
 8001876:	73fb      	strb	r3, [r7, #15]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	73bb      	strb	r3, [r7, #14]
	uint16_t res = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	81bb      	strh	r3, [r7, #12]

	while (i < sizeExpected && c != until) {
 8001884:	e01d      	b.n	80018c2 <parse_uint16_t_until+0x5e>
		if (c <= '9' && c >= '0') res = res * 10 + (c - '0');
 8001886:	7bbb      	ldrb	r3, [r7, #14]
 8001888:	2b39      	cmp	r3, #57	; 0x39
 800188a:	d80e      	bhi.n	80018aa <parse_uint16_t_until+0x46>
 800188c:	7bbb      	ldrb	r3, [r7, #14]
 800188e:	2b2f      	cmp	r3, #47	; 0x2f
 8001890:	d90b      	bls.n	80018aa <parse_uint16_t_until+0x46>
 8001892:	89bb      	ldrh	r3, [r7, #12]
 8001894:	461a      	mov	r2, r3
 8001896:	0092      	lsls	r2, r2, #2
 8001898:	4413      	add	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	b29a      	uxth	r2, r3
 800189e:	7bbb      	ldrb	r3, [r7, #14]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	4413      	add	r3, r2
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	3b30      	subs	r3, #48	; 0x30
 80018a8:	81bb      	strh	r3, [r7, #12]

		c = *(++(*buf_ptr)); i++;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	73bb      	strb	r3, [r7, #14]
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
 80018be:	3301      	adds	r3, #1
 80018c0:	73fb      	strb	r3, [r7, #15]
	while (i < sizeExpected && c != until) {
 80018c2:	7bfa      	ldrb	r2, [r7, #15]
 80018c4:	78bb      	ldrb	r3, [r7, #2]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d203      	bcs.n	80018d2 <parse_uint16_t_until+0x6e>
 80018ca:	7bba      	ldrb	r2, [r7, #14]
 80018cc:	78fb      	ldrb	r3, [r7, #3]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d1d9      	bne.n	8001886 <parse_uint16_t_until+0x22>
	}

	return res;
 80018d2:	89bb      	ldrh	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <parse_float_until>:

//get a float from a string until terminating character.
float parse_float_until(uint8_t **buf_ptr, uint8_t until, uint8_t sizeExpected) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	460b      	mov	r3, r1
 80018ea:	70fb      	strb	r3, [r7, #3]
 80018ec:	4613      	mov	r3, r2
 80018ee:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, c = **buf_ptr, isFrac = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	77fb      	strb	r3, [r7, #31]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	77bb      	strb	r3, [r7, #30]
 80018fc:	2300      	movs	r3, #0
 80018fe:	777b      	strb	r3, [r7, #29]
	int8_t sign = 1;
 8001900:	2301      	movs	r3, #1
 8001902:	773b      	strb	r3, [r7, #28]
	uint32_t whole = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]
	float frac = 0, div = 0.1;
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	4b3c      	ldr	r3, [pc, #240]	; (8001a00 <parse_float_until+0x120>)
 8001910:	613b      	str	r3, [r7, #16]

	while (i < sizeExpected && c != until) {
 8001912:	e051      	b.n	80019b8 <parse_float_until+0xd8>
		if (i == 0 && c == '-') sign *= -1;
 8001914:	7ffb      	ldrb	r3, [r7, #31]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d107      	bne.n	800192a <parse_float_until+0x4a>
 800191a:	7fbb      	ldrb	r3, [r7, #30]
 800191c:	2b2d      	cmp	r3, #45	; 0x2d
 800191e:	d104      	bne.n	800192a <parse_float_until+0x4a>
 8001920:	7f3b      	ldrb	r3, [r7, #28]
 8001922:	425b      	negs	r3, r3
 8001924:	b2db      	uxtb	r3, r3
 8001926:	773b      	strb	r3, [r7, #28]
 8001928:	e03a      	b.n	80019a0 <parse_float_until+0xc0>
		else if (c == '.') isFrac = 1;
 800192a:	7fbb      	ldrb	r3, [r7, #30]
 800192c:	2b2e      	cmp	r3, #46	; 0x2e
 800192e:	d102      	bne.n	8001936 <parse_float_until+0x56>
 8001930:	2301      	movs	r3, #1
 8001932:	777b      	strb	r3, [r7, #29]
 8001934:	e034      	b.n	80019a0 <parse_float_until+0xc0>
		else if (c <= '9' && c >= '0') {
 8001936:	7fbb      	ldrb	r3, [r7, #30]
 8001938:	2b39      	cmp	r3, #57	; 0x39
 800193a:	d831      	bhi.n	80019a0 <parse_float_until+0xc0>
 800193c:	7fbb      	ldrb	r3, [r7, #30]
 800193e:	2b2f      	cmp	r3, #47	; 0x2f
 8001940:	d92e      	bls.n	80019a0 <parse_float_until+0xc0>
			uint8_t d = c - '0';
 8001942:	7fbb      	ldrb	r3, [r7, #30]
 8001944:	3b30      	subs	r3, #48	; 0x30
 8001946:	73fb      	strb	r3, [r7, #15]
			if (isFrac) {
 8001948:	7f7b      	ldrb	r3, [r7, #29]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d01f      	beq.n	800198e <parse_float_until+0xae>
				frac += div * d;
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	ee07 3a90 	vmov	s15, r3
 8001954:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001958:	edd7 7a04 	vldr	s15, [r7, #16]
 800195c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001960:	ed97 7a05 	vldr	s14, [r7, #20]
 8001964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001968:	edc7 7a05 	vstr	s15, [r7, #20]
				div *= 0.1;
 800196c:	6938      	ldr	r0, [r7, #16]
 800196e:	f7fe fdeb 	bl	8000548 <__aeabi_f2d>
 8001972:	a321      	add	r3, pc, #132	; (adr r3, 80019f8 <parse_float_until+0x118>)
 8001974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001978:	f7fe fe3e 	bl	80005f8 <__aeabi_dmul>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	f7ff f930 	bl	8000be8 <__aeabi_d2f>
 8001988:	4603      	mov	r3, r0
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	e008      	b.n	80019a0 <parse_float_until+0xc0>
			}
			else whole = whole * 10 + d;
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	461a      	mov	r2, r3
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	4413      	add	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
		}

		c = *(++(*buf_ptr)); i++;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	77bb      	strb	r3, [r7, #30]
 80019b2:	7ffb      	ldrb	r3, [r7, #31]
 80019b4:	3301      	adds	r3, #1
 80019b6:	77fb      	strb	r3, [r7, #31]
	while (i < sizeExpected && c != until) {
 80019b8:	7ffa      	ldrb	r2, [r7, #31]
 80019ba:	78bb      	ldrb	r3, [r7, #2]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d203      	bcs.n	80019c8 <parse_float_until+0xe8>
 80019c0:	7fba      	ldrb	r2, [r7, #30]
 80019c2:	78fb      	ldrb	r3, [r7, #3]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d1a5      	bne.n	8001914 <parse_float_until+0x34>
	}

	return (whole + frac) * sign;
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	ee07 3a90 	vmov	s15, r3
 80019ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80019d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80019d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019da:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80019de:	ee07 3a90 	vmov	s15, r3
 80019e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e6:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80019ea:	eeb0 0a67 	vmov.f32	s0, s15
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	f3af 8000 	nop.w
 80019f8:	9999999a 	.word	0x9999999a
 80019fc:	3fb99999 	.word	0x3fb99999
 8001a00:	3dcccccd 	.word	0x3dcccccd
 8001a04:	00000000 	.word	0x00000000

08001a08 <get_w_ms>:
//angular velocity.
float get_w_ms(float speed, float steeringAngle) {
 8001a08:	b5b0      	push	{r4, r5, r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a12:	edc7 0a00 	vstr	s1, [r7]
	return 0.905 * (MOTOR_PWM_MAX / MOTOR_PWM_PERIOD) * (speed / 100) * tan(steeringAngle) / WHEELBASE_CM * ( 180 / M_PI * 1000);
 8001a16:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a1a:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001aa8 <get_w_ms+0xa0>
 8001a1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001a22:	ee16 0a90 	vmov	r0, s13
 8001a26:	f7fe fd8f 	bl	8000548 <__aeabi_f2d>
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	f04f 0300 	mov.w	r3, #0
 8001a32:	f7fe fde1 	bl	80005f8 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4614      	mov	r4, r2
 8001a3c:	461d      	mov	r5, r3
 8001a3e:	6838      	ldr	r0, [r7, #0]
 8001a40:	f7fe fd82 	bl	8000548 <__aeabi_f2d>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	ec43 2b10 	vmov	d0, r2, r3
 8001a4c:	f00a fe50 	bl	800c6f0 <tan>
 8001a50:	ec53 2b10 	vmov	r2, r3, d0
 8001a54:	4620      	mov	r0, r4
 8001a56:	4629      	mov	r1, r5
 8001a58:	f7fe fdce 	bl	80005f8 <__aeabi_dmul>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4610      	mov	r0, r2
 8001a62:	4619      	mov	r1, r3
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	4b10      	ldr	r3, [pc, #64]	; (8001aac <get_w_ms+0xa4>)
 8001a6a:	f7fe feef 	bl	800084c <__aeabi_ddiv>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
 8001a76:	a30a      	add	r3, pc, #40	; (adr r3, 8001aa0 <get_w_ms+0x98>)
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	f7fe fdbc 	bl	80005f8 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	f7ff f8ae 	bl	8000be8 <__aeabi_d2f>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	ee07 3a90 	vmov	s15, r3
}
 8001a92:	eeb0 0a67 	vmov.f32	s0, s15
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a9c:	f3af 8000 	nop.w
 8001aa0:	f1c56b6c 	.word	0xf1c56b6c
 8001aa4:	40ebf9f8 	.word	0x40ebf9f8
 8001aa8:	42c80000 	.word	0x42c80000
 8001aac:	402d0000 	.word	0x402d0000

08001ab0 <get_distance_cm>:

float angle_diff(float a1, float a2) {
	return mod_360(a1 - a2);
}

float get_distance_cm(uint16_t pulses) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	80fb      	strh	r3, [r7, #6]
	return ((float) pulses) / MOTOR_PPR * 2 * M_PI * WHEEL_R_CM;
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ac4:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001b18 <get_distance_cm+0x68>
 8001ac8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001acc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ad0:	ee17 0a90 	vmov	r0, s15
 8001ad4:	f7fe fd38 	bl	8000548 <__aeabi_f2d>
 8001ad8:	a30d      	add	r3, pc, #52	; (adr r3, 8001b10 <get_distance_cm+0x60>)
 8001ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ade:	f7fe fd8b 	bl	80005f8 <__aeabi_dmul>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <get_distance_cm+0x6c>)
 8001af0:	f7fe fd82 	bl	80005f8 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	f7ff f874 	bl	8000be8 <__aeabi_d2f>
 8001b00:	4603      	mov	r3, r0
 8001b02:	ee07 3a90 	vmov	s15, r3
}
 8001b06:	eeb0 0a67 	vmov.f32	s0, s15
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	54442d18 	.word	0x54442d18
 8001b14:	400921fb 	.word	0x400921fb
 8001b18:	44410000 	.word	0x44410000
 8001b1c:	400a0000 	.word	0x400a0000

08001b20 <magcal_preload>:
#include "mag_cal.h"

static I2C_HandleTypeDef *hi2c;
static MagCalParams *params;

static void magcal_preload(MagCalParams *params_ptr) {
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
	params_ptr->offset_HI[0] = -3.6;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a0b      	ldr	r2, [pc, #44]	; (8001b58 <magcal_preload+0x38>)
 8001b2c:	601a      	str	r2, [r3, #0]
	params_ptr->offset_HI[1] = -17.55;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <magcal_preload+0x3c>)
 8001b32:	605a      	str	r2, [r3, #4]

	params_ptr->matrix_SI[0][0] = 1.024;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <magcal_preload+0x40>)
 8001b38:	609a      	str	r2, [r3, #8]
	params_ptr->matrix_SI[0][1] = -0.0665;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a09      	ldr	r2, [pc, #36]	; (8001b64 <magcal_preload+0x44>)
 8001b3e:	60da      	str	r2, [r3, #12]
	params_ptr->matrix_SI[1][0] = 0.0965;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a09      	ldr	r2, [pc, #36]	; (8001b68 <magcal_preload+0x48>)
 8001b44:	611a      	str	r2, [r3, #16]
	params_ptr->matrix_SI[1][1] = 1.4856;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a08      	ldr	r2, [pc, #32]	; (8001b6c <magcal_preload+0x4c>)
 8001b4a:	615a      	str	r2, [r3, #20]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	c0666666 	.word	0xc0666666
 8001b5c:	c18c6666 	.word	0xc18c6666
 8001b60:	3f83126f 	.word	0x3f83126f
 8001b64:	bd883127 	.word	0xbd883127
 8001b68:	3dc5a1cb 	.word	0x3dc5a1cb
 8001b6c:	3fbe2824 	.word	0x3fbe2824

08001b70 <magcal_init>:

void magcal_init(I2C_HandleTypeDef *hi2c_ptr, MagCalParams *params_ptr) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	hi2c = hi2c_ptr;
 8001b7a:	4a06      	ldr	r2, [pc, #24]	; (8001b94 <magcal_init+0x24>)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6013      	str	r3, [r2, #0]
	params = params_ptr;
 8001b80:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <magcal_init+0x28>)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	6013      	str	r3, [r2, #0]

	magcal_preload(params_ptr);
 8001b86:	6838      	ldr	r0, [r7, #0]
 8001b88:	f7ff ffca 	bl	8001b20 <magcal_preload>
}
 8001b8c:	bf00      	nop
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	200001f4 	.word	0x200001f4
 8001b98:	200001f8 	.word	0x200001f8

08001b9c <magcal_adjust>:

	OLED_Clear();
	OLED_Refresh_Gram();
}

void magcal_adjust(float magXY[2]) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
	float x = magXY[0] - params->offset_HI[0], y = magXY[1] - params->offset_HI[1];
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	ed93 7a00 	vldr	s14, [r3]
 8001baa:	4b22      	ldr	r3, [pc, #136]	; (8001c34 <magcal_adjust+0x98>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb6:	edc7 7a03 	vstr	s15, [r7, #12]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	ed93 7a00 	vldr	s14, [r3]
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <magcal_adjust+0x98>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bce:	edc7 7a02 	vstr	s15, [r7, #8]
	magXY[0] = params->matrix_SI[0][0] * x + params->matrix_SI[0][1] * y;
 8001bd2:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <magcal_adjust+0x98>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bda:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001be2:	4b14      	ldr	r3, [pc, #80]	; (8001c34 <magcal_adjust+0x98>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bea:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	edc3 7a00 	vstr	s15, [r3]
	magXY[1] = params->matrix_SI[1][0] * x + params->matrix_SI[1][1] * y;
 8001bfc:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <magcal_adjust+0x98>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	ed93 7a04 	vldr	s14, [r3, #16]
 8001c04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c0c:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <magcal_adjust+0x98>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	edd3 6a05 	vldr	s13, [r3, #20]
 8001c14:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3304      	adds	r3, #4
 8001c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c24:	edc3 7a00 	vstr	s15, [r3]
}
 8001c28:	bf00      	nop
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	200001f8 	.word	0x200001f8

08001c38 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//paced loop.
volatile uint8_t newTick = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	//16MHz / 48000 = 3ms frame.
	newTick = 1;
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	701a      	strb	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	20000459 	.word	0x20000459

08001c58 <HAL_UART_RxCpltCallback>:

//serial in.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart3, &byte_serial, 1);
 8001c60:	2201      	movs	r2, #1
 8001c62:	4910      	ldr	r1, [pc, #64]	; (8001ca4 <HAL_UART_RxCpltCallback+0x4c>)
 8001c64:	4810      	ldr	r0, [pc, #64]	; (8001ca8 <HAL_UART_RxCpltCallback+0x50>)
 8001c66:	f005 fa3b 	bl	80070e0 <HAL_UART_Receive_IT>
	buf_serial[buf_i++] = byte_serial;
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <HAL_UART_RxCpltCallback+0x54>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	1c5a      	adds	r2, r3, #1
 8001c70:	b2d1      	uxtb	r1, r2
 8001c72:	4a0e      	ldr	r2, [pc, #56]	; (8001cac <HAL_UART_RxCpltCallback+0x54>)
 8001c74:	7011      	strb	r1, [r2, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b0a      	ldr	r3, [pc, #40]	; (8001ca4 <HAL_UART_RxCpltCallback+0x4c>)
 8001c7a:	7819      	ldrb	r1, [r3, #0]
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <HAL_UART_RxCpltCallback+0x58>)
 8001c7e:	5499      	strb	r1, [r3, r2]

	if (byte_serial == CMD_END) {
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <HAL_UART_RxCpltCallback+0x4c>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b0a      	cmp	r3, #10
 8001c86:	d108      	bne.n	8001c9a <HAL_UART_RxCpltCallback+0x42>
		commands_process(buf_serial, buf_i);
 8001c88:	4b08      	ldr	r3, [pc, #32]	; (8001cac <HAL_UART_RxCpltCallback+0x54>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4808      	ldr	r0, [pc, #32]	; (8001cb0 <HAL_UART_RxCpltCallback+0x58>)
 8001c90:	f7ff fd08 	bl	80016a4 <commands_process>
		buf_i = 0;
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_UART_RxCpltCallback+0x54>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
	}
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000458 	.word	0x20000458
 8001ca8:	200003b8 	.word	0x200003b8
 8001cac:	20000440 	.word	0x20000440
 8001cb0:	20000444 	.word	0x20000444

08001cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	ed2d 8b02 	vpush	{d8}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cbe:	f001 fea1 	bl	8003a04 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc2:	f000 f8f3 	bl	8001eac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cc6:	f000 fc0f 	bl	80024e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001cca:	f000 fbe3 	bl	8002494 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001cce:	f000 f94b 	bl	8001f68 <MX_I2C1_Init>
  MX_TIM8_Init();
 8001cd2:	f000 fb33 	bl	800233c <MX_TIM8_Init>
  MX_TIM2_Init();
 8001cd6:	f000 fa15 	bl	8002104 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001cda:	f000 fa67 	bl	80021ac <MX_TIM3_Init>
  MX_TIM1_Init();
 8001cde:	f000 f971 	bl	8001fc4 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001ce2:	f000 fab7 	bl	8002254 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* ----- Start: Initialize libraries ----- */
  OLED_Init();							//initialize OLED display.
 8001ce6:	f001 f877 	bl	8002dd8 <OLED_Init>
  magcal_init(&hi2c1, &magCalParams);	//initialize magnetometer calibration.
 8001cea:	4960      	ldr	r1, [pc, #384]	; (8001e6c <main+0x1b8>)
 8001cec:	4860      	ldr	r0, [pc, #384]	; (8001e70 <main+0x1bc>)
 8001cee:	f7ff ff3f 	bl	8001b70 <magcal_init>
  sensors_init(&hi2c1, &sensors); 		//initialize motion sensors.
 8001cf2:	4960      	ldr	r1, [pc, #384]	; (8001e74 <main+0x1c0>)
 8001cf4:	485e      	ldr	r0, [pc, #376]	; (8001e70 <main+0x1bc>)
 8001cf6:	f001 f987 	bl	8003008 <sensors_init>
  motor_init(&htim8, &htim2, &htim3); 	//initialize motor PWM and encoders.
 8001cfa:	4a5f      	ldr	r2, [pc, #380]	; (8001e78 <main+0x1c4>)
 8001cfc:	495f      	ldr	r1, [pc, #380]	; (8001e7c <main+0x1c8>)
 8001cfe:	4860      	ldr	r0, [pc, #384]	; (8001e80 <main+0x1cc>)
 8001d00:	f000 fca2 	bl	8002648 <motor_init>
  servo_init(&htim1); 					//initialize servo PWM.
 8001d04:	485f      	ldr	r0, [pc, #380]	; (8001e84 <main+0x1d0>)
 8001d06:	f001 faad 	bl	8003264 <servo_init>

  /* ----- Start: Car setup ----- */
//  magcal_calc_params();

  //reset car.
  servo_setAngle(0);
 8001d0a:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 8001e88 <main+0x1d4>
 8001d0e:	f001 facd 	bl	80032ac <servo_setAngle>
  motor_setDrive(0, 0);
 8001d12:	2100      	movs	r1, #0
 8001d14:	2000      	movs	r0, #0
 8001d16:	f000 fe6f 	bl	80029f8 <motor_setDrive>

  OLED_ShowString(0, 0, "Press USER when ready...");
 8001d1a:	4a5c      	ldr	r2, [pc, #368]	; (8001e8c <main+0x1d8>)
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f001 f828 	bl	8002d74 <OLED_ShowString>
  OLED_Refresh_Gram();
 8001d24:	f000 fefc 	bl	8002b20 <OLED_Refresh_Gram>
//  while (!user_is_pressed());	//wait for user to place car.

  sensors_set_bias(500); 		// set initial bias.
 8001d28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d2c:	f001 fa3c 	bl	80031a8 <sensors_set_bias>
  OLED_Clear();
 8001d30:	f000 ff2e 	bl	8002b90 <OLED_Clear>
  OLED_ShowString(0, 0, "Active.");
 8001d34:	4a56      	ldr	r2, [pc, #344]	; (8001e90 <main+0x1dc>)
 8001d36:	2100      	movs	r1, #0
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f001 f81b 	bl	8002d74 <OLED_ShowString>
  OLED_Refresh_Gram();
 8001d3e:	f000 feef 	bl	8002b20 <OLED_Refresh_Gram>
  /* ----- End: Car setup ----- */

  /* ----- Start: OS Parameters ----- */
  Command *cmd = NULL;				//current command.
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
  float distDiff = 0; 				//current distance difference.
 8001d46:	f04f 0300 	mov.w	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  float wDiff = 0, wTarget = 0;		//current angular velocity difference and target.
 8001d4c:	f04f 0300 	mov.w	r3, #0
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	f04f 0300 	mov.w	r3, #0
 8001d56:	607b      	str	r3, [r7, #4]
  /* ----- End: OS Parameters ----- */

  /* ----- Start: Interrupts ----- */
  HAL_UART_Receive_IT(&huart3, &byte_serial, 1);	//start receiving serial.
 8001d58:	2201      	movs	r2, #1
 8001d5a:	494e      	ldr	r1, [pc, #312]	; (8001e94 <main+0x1e0>)
 8001d5c:	484e      	ldr	r0, [pc, #312]	; (8001e98 <main+0x1e4>)
 8001d5e:	f005 f9bf 	bl	80070e0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim4);					//start paced loop timer.
 8001d62:	484e      	ldr	r0, [pc, #312]	; (8001e9c <main+0x1e8>)
 8001d64:	f003 ff32 	bl	8005bcc <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	/* ----- Start: Get next command (if any) ----- */
	if (cmd == NULL) {
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d12b      	bne.n	8001dc6 <main+0x112>
		cmd = commands_pop();
 8001d6e:	f7ff fd61 	bl	8001834 <commands_pop>
 8001d72:	60f8      	str	r0, [r7, #12]

		if (cmd != NULL) {
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d025      	beq.n	8001dc6 <main+0x112>
			motor_setDrive(cmd->dir, cmd->speed);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f993 2000 	ldrsb.w	r2, [r3]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	4619      	mov	r1, r3
 8001d86:	4610      	mov	r0, r2
 8001d88:	f000 fe36 	bl	80029f8 <motor_setDrive>
			if (cmd->dir != 0) {
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d017      	beq.n	8001dc6 <main+0x112>
				servo_setAngle(cmd->steeringAngle);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d9c:	eeb0 0a67 	vmov.f32	s0, s15
 8001da0:	f001 fa84 	bl	80032ac <servo_setAngle>
				wTarget = get_w_ms(cmd->speed, cmd->steeringAngle);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	785b      	ldrb	r3, [r3, #1]
 8001da8:	ee07 3a90 	vmov	s15, r3
 8001dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	ed93 7a01 	vldr	s14, [r3, #4]
 8001db6:	eef0 0a47 	vmov.f32	s1, s14
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	f7ff fe23 	bl	8001a08 <get_w_ms>
 8001dc2:	ed87 0a01 	vstr	s0, [r7, #4]
		}
	}
	/* ----- End: Get next command (if any) ----- */

	/* ----- Start: Drive PID Control ----- */
	if (cmd != NULL && cmd->dir != 0) {
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d045      	beq.n	8001e58 <main+0x1a4>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d040      	beq.n	8001e58 <main+0x1a4>
		sensors_read_gyroZ();
 8001dd6:	f001 f941 	bl	800305c <sensors_read_gyroZ>
		wDiff = sensors.gyroZ * MS_FRAME - wTarget;
 8001dda:	4b26      	ldr	r3, [pc, #152]	; (8001e74 <main+0x1c0>)
 8001ddc:	edd3 7a00 	vldr	s15, [r3]
 8001de0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001de4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001de8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001df0:	edc7 7a00 	vstr	s15, [r7]

		switch (cmd->distType) {
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	7a1b      	ldrb	r3, [r3, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <main+0x14e>
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d00c      	beq.n	8001e1a <main+0x166>
 8001e00:	e00f      	b.n	8001e22 <main+0x16e>
			case TARGET:
				distDiff = cmd->dist - motor_getDist();
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	ed93 8a03 	vldr	s16, [r3, #12]
 8001e08:	f000 fcc8 	bl	800279c <motor_getDist>
 8001e0c:	eef0 7a40 	vmov.f32	s15, s0
 8001e10:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001e14:	edc7 7a02 	vstr	s15, [r7, #8]
				break;
 8001e18:	e006      	b.n	8001e28 <main+0x174>
			case STOP_WITHIN:
				distDiff = cmd->dist;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	60bb      	str	r3, [r7, #8]
				break;
 8001e20:	e002      	b.n	8001e28 <main+0x174>
			default:
				distDiff = 10;
 8001e22:	4b1f      	ldr	r3, [pc, #124]	; (8001ea0 <main+0x1ec>)
 8001e24:	60bb      	str	r3, [r7, #8]
				break;
 8001e26:	bf00      	nop
		}

		motor_pwmCorrection(cmd->dir, wDiff, distDiff, 40); //motor correction.
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e2e:	ed9f 1a1d 	vldr	s2, [pc, #116]	; 8001ea4 <main+0x1f0>
 8001e32:	edd7 0a02 	vldr	s1, [r7, #8]
 8001e36:	ed97 0a00 	vldr	s0, [r7]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 fce6 	bl	800280c <motor_pwmCorrection>

		if (distDiff <= 0) {
 8001e40:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4c:	d804      	bhi.n	8001e58 <main+0x1a4>
			//target achieved; move to next command.
			free(cmd);
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f006 f872 	bl	8007f38 <free>
			cmd = NULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
		}
	}
	/* ----- End: Drive PID Control ----- */

	/* ----- Start: Paced Loop Control ----- */
	while (!newTick);		//wait for new tick.
 8001e58:	bf00      	nop
 8001e5a:	4b13      	ldr	r3, [pc, #76]	; (8001ea8 <main+0x1f4>)
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0fa      	beq.n	8001e5a <main+0x1a6>
	newTick = 0;			//acknowledge flag.
 8001e64:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <main+0x1f4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
	if (cmd == NULL) {
 8001e6a:	e77d      	b.n	8001d68 <main+0xb4>
 8001e6c:	20000428 	.word	0x20000428
 8001e70:	200001fc 	.word	0x200001fc
 8001e74:	20000400 	.word	0x20000400
 8001e78:	200002e0 	.word	0x200002e0
 8001e7c:	20000298 	.word	0x20000298
 8001e80:	20000370 	.word	0x20000370
 8001e84:	20000250 	.word	0x20000250
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	0800dd20 	.word	0x0800dd20
 8001e90:	0800dd3c 	.word	0x0800dd3c
 8001e94:	20000458 	.word	0x20000458
 8001e98:	200003b8 	.word	0x200003b8
 8001e9c:	20000328 	.word	0x20000328
 8001ea0:	41200000 	.word	0x41200000
 8001ea4:	42200000 	.word	0x42200000
 8001ea8:	20000459 	.word	0x20000459

08001eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b094      	sub	sp, #80	; 0x50
 8001eb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eb2:	f107 0320 	add.w	r3, r7, #32
 8001eb6:	2230      	movs	r2, #48	; 0x30
 8001eb8:	2100      	movs	r1, #0
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f007 f88b 	bl	8008fd6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ec0:	f107 030c 	add.w	r3, r7, #12
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	4b22      	ldr	r3, [pc, #136]	; (8001f60 <SystemClock_Config+0xb4>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed8:	4a21      	ldr	r2, [pc, #132]	; (8001f60 <SystemClock_Config+0xb4>)
 8001eda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ede:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee0:	4b1f      	ldr	r3, [pc, #124]	; (8001f60 <SystemClock_Config+0xb4>)
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eec:	2300      	movs	r3, #0
 8001eee:	607b      	str	r3, [r7, #4]
 8001ef0:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <SystemClock_Config+0xb8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a1b      	ldr	r2, [pc, #108]	; (8001f64 <SystemClock_Config+0xb8>)
 8001ef6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001efa:	6013      	str	r3, [r2, #0]
 8001efc:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <SystemClock_Config+0xb8>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f10:	2310      	movs	r3, #16
 8001f12:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f18:	f107 0320 	add.w	r3, r7, #32
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f003 f9ad 	bl	800527c <HAL_RCC_OscConfig>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001f28:	f000 fb88 	bl	800263c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f2c:	230f      	movs	r3, #15
 8001f2e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001f30:	2300      	movs	r3, #0
 8001f32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f003 fc10 	bl	800576c <HAL_RCC_ClockConfig>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001f52:	f000 fb73 	bl	800263c <Error_Handler>
  }
}
 8001f56:	bf00      	nop
 8001f58:	3750      	adds	r7, #80	; 0x50
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40023800 	.word	0x40023800
 8001f64:	40007000 	.word	0x40007000

08001f68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f6e:	4a13      	ldr	r2, [pc, #76]	; (8001fbc <MX_I2C1_Init+0x54>)
 8001f70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f74:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <MX_I2C1_Init+0x58>)
 8001f76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f84:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001fa6:	f002 f91d 	bl	80041e4 <HAL_I2C_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fb0:	f000 fb44 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	200001fc 	.word	0x200001fc
 8001fbc:	40005400 	.word	0x40005400
 8001fc0:	000186a0 	.word	0x000186a0

08001fc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b096      	sub	sp, #88	; 0x58
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	60da      	str	r2, [r3, #12]
 8001ff0:	611a      	str	r2, [r3, #16]
 8001ff2:	615a      	str	r2, [r3, #20]
 8001ff4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ff6:	1d3b      	adds	r3, r7, #4
 8001ff8:	2220      	movs	r2, #32
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f006 ffea 	bl	8008fd6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002002:	4b3e      	ldr	r3, [pc, #248]	; (80020fc <MX_TIM1_Init+0x138>)
 8002004:	4a3e      	ldr	r2, [pc, #248]	; (8002100 <MX_TIM1_Init+0x13c>)
 8002006:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 8002008:	4b3c      	ldr	r3, [pc, #240]	; (80020fc <MX_TIM1_Init+0x138>)
 800200a:	2204      	movs	r2, #4
 800200c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200e:	4b3b      	ldr	r3, [pc, #236]	; (80020fc <MX_TIM1_Init+0x138>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64000-1;
 8002014:	4b39      	ldr	r3, [pc, #228]	; (80020fc <MX_TIM1_Init+0x138>)
 8002016:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800201a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800201c:	4b37      	ldr	r3, [pc, #220]	; (80020fc <MX_TIM1_Init+0x138>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002022:	4b36      	ldr	r3, [pc, #216]	; (80020fc <MX_TIM1_Init+0x138>)
 8002024:	2200      	movs	r2, #0
 8002026:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002028:	4b34      	ldr	r3, [pc, #208]	; (80020fc <MX_TIM1_Init+0x138>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800202e:	4833      	ldr	r0, [pc, #204]	; (80020fc <MX_TIM1_Init+0x138>)
 8002030:	f003 fd7c 	bl	8005b2c <HAL_TIM_Base_Init>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800203a:	f000 faff 	bl	800263c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002042:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002044:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002048:	4619      	mov	r1, r3
 800204a:	482c      	ldr	r0, [pc, #176]	; (80020fc <MX_TIM1_Init+0x138>)
 800204c:	f004 fb0a 	bl	8006664 <HAL_TIM_ConfigClockSource>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002056:	f000 faf1 	bl	800263c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800205a:	4828      	ldr	r0, [pc, #160]	; (80020fc <MX_TIM1_Init+0x138>)
 800205c:	f003 fe7f 	bl	8005d5e <HAL_TIM_PWM_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002066:	f000 fae9 	bl	800263c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800206a:	2300      	movs	r3, #0
 800206c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800206e:	2300      	movs	r3, #0
 8002070:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002072:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002076:	4619      	mov	r1, r3
 8002078:	4820      	ldr	r0, [pc, #128]	; (80020fc <MX_TIM1_Init+0x138>)
 800207a:	f004 feff 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002084:	f000 fada 	bl	800263c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002088:	2360      	movs	r3, #96	; 0x60
 800208a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002090:	2300      	movs	r3, #0
 8002092:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002094:	2300      	movs	r3, #0
 8002096:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002098:	2300      	movs	r3, #0
 800209a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800209c:	2300      	movs	r3, #0
 800209e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020a0:	2300      	movs	r3, #0
 80020a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a8:	2200      	movs	r2, #0
 80020aa:	4619      	mov	r1, r3
 80020ac:	4813      	ldr	r0, [pc, #76]	; (80020fc <MX_TIM1_Init+0x138>)
 80020ae:	f004 fa17 	bl	80064e0 <HAL_TIM_PWM_ConfigChannel>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80020b8:	f000 fac0 	bl	800263c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020bc:	2300      	movs	r3, #0
 80020be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	4619      	mov	r1, r3
 80020de:	4807      	ldr	r0, [pc, #28]	; (80020fc <MX_TIM1_Init+0x138>)
 80020e0:	f004 ff48 	bl	8006f74 <HAL_TIMEx_ConfigBreakDeadTime>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80020ea:	f000 faa7 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020ee:	4803      	ldr	r0, [pc, #12]	; (80020fc <MX_TIM1_Init+0x138>)
 80020f0:	f001 fa96 	bl	8003620 <HAL_TIM_MspPostInit>

}
 80020f4:	bf00      	nop
 80020f6:	3758      	adds	r7, #88	; 0x58
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20000250 	.word	0x20000250
 8002100:	40010000 	.word	0x40010000

08002104 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b08c      	sub	sp, #48	; 0x30
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800210a:	f107 030c 	add.w	r3, r7, #12
 800210e:	2224      	movs	r2, #36	; 0x24
 8002110:	2100      	movs	r1, #0
 8002112:	4618      	mov	r0, r3
 8002114:	f006 ff5f 	bl	8008fd6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002120:	4b21      	ldr	r3, [pc, #132]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002122:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002126:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002128:	4b1f      	ldr	r3, [pc, #124]	; (80021a8 <MX_TIM2_Init+0xa4>)
 800212a:	2200      	movs	r2, #0
 800212c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212e:	4b1e      	ldr	r3, [pc, #120]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002134:	4b1c      	ldr	r3, [pc, #112]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002136:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800213a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <MX_TIM2_Init+0xa4>)
 800213e:	2200      	movs	r2, #0
 8002140:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002142:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002148:	2303      	movs	r3, #3
 800214a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800214c:	2302      	movs	r3, #2
 800214e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002150:	2301      	movs	r3, #1
 8002152:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800215c:	2302      	movs	r3, #2
 800215e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002160:	2301      	movs	r3, #1
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002164:	2300      	movs	r3, #0
 8002166:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800216c:	f107 030c 	add.w	r3, r7, #12
 8002170:	4619      	mov	r1, r3
 8002172:	480d      	ldr	r0, [pc, #52]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002174:	f003 ff14 	bl	8005fa0 <HAL_TIM_Encoder_Init>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800217e:	f000 fa5d 	bl	800263c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002186:	2300      	movs	r3, #0
 8002188:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800218a:	1d3b      	adds	r3, r7, #4
 800218c:	4619      	mov	r1, r3
 800218e:	4806      	ldr	r0, [pc, #24]	; (80021a8 <MX_TIM2_Init+0xa4>)
 8002190:	f004 fe74 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800219a:	f000 fa4f 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800219e:	bf00      	nop
 80021a0:	3730      	adds	r7, #48	; 0x30
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000298 	.word	0x20000298

080021ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08c      	sub	sp, #48	; 0x30
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021b2:	f107 030c 	add.w	r3, r7, #12
 80021b6:	2224      	movs	r2, #36	; 0x24
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f006 ff0b 	bl	8008fd6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021c8:	4b20      	ldr	r3, [pc, #128]	; (800224c <MX_TIM3_Init+0xa0>)
 80021ca:	4a21      	ldr	r2, [pc, #132]	; (8002250 <MX_TIM3_Init+0xa4>)
 80021cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80021ce:	4b1f      	ldr	r3, [pc, #124]	; (800224c <MX_TIM3_Init+0xa0>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d4:	4b1d      	ldr	r3, [pc, #116]	; (800224c <MX_TIM3_Init+0xa0>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80021da:	4b1c      	ldr	r3, [pc, #112]	; (800224c <MX_TIM3_Init+0xa0>)
 80021dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021e2:	4b1a      	ldr	r3, [pc, #104]	; (800224c <MX_TIM3_Init+0xa0>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021e8:	4b18      	ldr	r3, [pc, #96]	; (800224c <MX_TIM3_Init+0xa0>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80021ee:	2303      	movs	r3, #3
 80021f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80021f2:	2302      	movs	r3, #2
 80021f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021f6:	2301      	movs	r3, #1
 80021f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80021fe:	230a      	movs	r3, #10
 8002200:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002202:	2302      	movs	r3, #2
 8002204:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002206:	2301      	movs	r3, #1
 8002208:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800220a:	2300      	movs	r3, #0
 800220c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800220e:	230a      	movs	r3, #10
 8002210:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002212:	f107 030c 	add.w	r3, r7, #12
 8002216:	4619      	mov	r1, r3
 8002218:	480c      	ldr	r0, [pc, #48]	; (800224c <MX_TIM3_Init+0xa0>)
 800221a:	f003 fec1 	bl	8005fa0 <HAL_TIM_Encoder_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002224:	f000 fa0a 	bl	800263c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002228:	2300      	movs	r3, #0
 800222a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800222c:	2300      	movs	r3, #0
 800222e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	4619      	mov	r1, r3
 8002234:	4805      	ldr	r0, [pc, #20]	; (800224c <MX_TIM3_Init+0xa0>)
 8002236:	f004 fe21 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002240:	f000 f9fc 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002244:	bf00      	nop
 8002246:	3730      	adds	r7, #48	; 0x30
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	200002e0 	.word	0x200002e0
 8002250:	40000400 	.word	0x40000400

08002254 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08e      	sub	sp, #56	; 0x38
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800225a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002268:	f107 0320 	add.w	r3, r7, #32
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
 8002270:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
 8002280:	615a      	str	r2, [r3, #20]
 8002282:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002284:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <MX_TIM4_Init+0xe0>)
 8002286:	4a2c      	ldr	r2, [pc, #176]	; (8002338 <MX_TIM4_Init+0xe4>)
 8002288:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1-1;
 800228a:	4b2a      	ldr	r3, [pc, #168]	; (8002334 <MX_TIM4_Init+0xe0>)
 800228c:	2200      	movs	r2, #0
 800228e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002290:	4b28      	ldr	r3, [pc, #160]	; (8002334 <MX_TIM4_Init+0xe0>)
 8002292:	2200      	movs	r2, #0
 8002294:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 48000-1;
 8002296:	4b27      	ldr	r3, [pc, #156]	; (8002334 <MX_TIM4_Init+0xe0>)
 8002298:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 800229c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800229e:	4b25      	ldr	r3, [pc, #148]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a4:	4b23      	ldr	r3, [pc, #140]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80022aa:	4822      	ldr	r0, [pc, #136]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022ac:	f003 fc3e 	bl	8005b2c <HAL_TIM_Base_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80022b6:	f000 f9c1 	bl	800263c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80022c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022c4:	4619      	mov	r1, r3
 80022c6:	481b      	ldr	r0, [pc, #108]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022c8:	f004 f9cc 	bl	8006664 <HAL_TIM_ConfigClockSource>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80022d2:	f000 f9b3 	bl	800263c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80022d6:	4817      	ldr	r0, [pc, #92]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022d8:	f003 fce8 	bl	8005cac <HAL_TIM_OC_Init>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80022e2:	f000 f9ab 	bl	800263c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022e6:	2300      	movs	r3, #0
 80022e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022ee:	f107 0320 	add.w	r3, r7, #32
 80022f2:	4619      	mov	r1, r3
 80022f4:	480f      	ldr	r0, [pc, #60]	; (8002334 <MX_TIM4_Init+0xe0>)
 80022f6:	f004 fdc1 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002300:	f000 f99c 	bl	800263c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002304:	2300      	movs	r3, #0
 8002306:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002308:	2300      	movs	r3, #0
 800230a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002314:	1d3b      	adds	r3, r7, #4
 8002316:	2200      	movs	r2, #0
 8002318:	4619      	mov	r1, r3
 800231a:	4806      	ldr	r0, [pc, #24]	; (8002334 <MX_TIM4_Init+0xe0>)
 800231c:	f004 f884 	bl	8006428 <HAL_TIM_OC_ConfigChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002326:	f000 f989 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800232a:	bf00      	nop
 800232c:	3738      	adds	r7, #56	; 0x38
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000328 	.word	0x20000328
 8002338:	40000800 	.word	0x40000800

0800233c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b096      	sub	sp, #88	; 0x58
 8002340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002342:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	605a      	str	r2, [r3, #4]
 800234c:	609a      	str	r2, [r3, #8]
 800234e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002350:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002354:	2200      	movs	r2, #0
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800235a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	60da      	str	r2, [r3, #12]
 8002368:	611a      	str	r2, [r3, #16]
 800236a:	615a      	str	r2, [r3, #20]
 800236c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	2220      	movs	r2, #32
 8002372:	2100      	movs	r1, #0
 8002374:	4618      	mov	r0, r3
 8002376:	f006 fe2e 	bl	8008fd6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800237a:	4b44      	ldr	r3, [pc, #272]	; (800248c <MX_TIM8_Init+0x150>)
 800237c:	4a44      	ldr	r2, [pc, #272]	; (8002490 <MX_TIM8_Init+0x154>)
 800237e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002380:	4b42      	ldr	r3, [pc, #264]	; (800248c <MX_TIM8_Init+0x150>)
 8002382:	2200      	movs	r2, #0
 8002384:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002386:	4b41      	ldr	r3, [pc, #260]	; (800248c <MX_TIM8_Init+0x150>)
 8002388:	2200      	movs	r2, #0
 800238a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800238c:	4b3f      	ldr	r3, [pc, #252]	; (800248c <MX_TIM8_Init+0x150>)
 800238e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002392:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002394:	4b3d      	ldr	r3, [pc, #244]	; (800248c <MX_TIM8_Init+0x150>)
 8002396:	2200      	movs	r2, #0
 8002398:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800239a:	4b3c      	ldr	r3, [pc, #240]	; (800248c <MX_TIM8_Init+0x150>)
 800239c:	2200      	movs	r2, #0
 800239e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a0:	4b3a      	ldr	r3, [pc, #232]	; (800248c <MX_TIM8_Init+0x150>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80023a6:	4839      	ldr	r0, [pc, #228]	; (800248c <MX_TIM8_Init+0x150>)
 80023a8:	f003 fbc0 	bl	8005b2c <HAL_TIM_Base_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80023b2:	f000 f943 	bl	800263c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80023bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80023c0:	4619      	mov	r1, r3
 80023c2:	4832      	ldr	r0, [pc, #200]	; (800248c <MX_TIM8_Init+0x150>)
 80023c4:	f004 f94e 	bl	8006664 <HAL_TIM_ConfigClockSource>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80023ce:	f000 f935 	bl	800263c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80023d2:	482e      	ldr	r0, [pc, #184]	; (800248c <MX_TIM8_Init+0x150>)
 80023d4:	f003 fcc3 	bl	8005d5e <HAL_TIM_PWM_Init>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d001      	beq.n	80023e2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80023de:	f000 f92d 	bl	800263c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e2:	2300      	movs	r3, #0
 80023e4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e6:	2300      	movs	r3, #0
 80023e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80023ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80023ee:	4619      	mov	r1, r3
 80023f0:	4826      	ldr	r0, [pc, #152]	; (800248c <MX_TIM8_Init+0x150>)
 80023f2:	f004 fd43 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80023fc:	f000 f91e 	bl	800263c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002400:	2360      	movs	r3, #96	; 0x60
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002408:	2300      	movs	r3, #0
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800240c:	2300      	movs	r3, #0
 800240e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002410:	2300      	movs	r3, #0
 8002412:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002414:	2300      	movs	r3, #0
 8002416:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002418:	2300      	movs	r3, #0
 800241a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800241c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002420:	2200      	movs	r2, #0
 8002422:	4619      	mov	r1, r3
 8002424:	4819      	ldr	r0, [pc, #100]	; (800248c <MX_TIM8_Init+0x150>)
 8002426:	f004 f85b 	bl	80064e0 <HAL_TIM_PWM_ConfigChannel>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002430:	f000 f904 	bl	800263c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002438:	2204      	movs	r2, #4
 800243a:	4619      	mov	r1, r3
 800243c:	4813      	ldr	r0, [pc, #76]	; (800248c <MX_TIM8_Init+0x150>)
 800243e:	f004 f84f 	bl	80064e0 <HAL_TIM_PWM_ConfigChannel>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002448:	f000 f8f8 	bl	800263c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800244c:	2300      	movs	r3, #0
 800244e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002464:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002466:	2300      	movs	r3, #0
 8002468:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800246a:	1d3b      	adds	r3, r7, #4
 800246c:	4619      	mov	r1, r3
 800246e:	4807      	ldr	r0, [pc, #28]	; (800248c <MX_TIM8_Init+0x150>)
 8002470:	f004 fd80 	bl	8006f74 <HAL_TIMEx_ConfigBreakDeadTime>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800247a:	f000 f8df 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800247e:	4803      	ldr	r0, [pc, #12]	; (800248c <MX_TIM8_Init+0x150>)
 8002480:	f001 f8ce 	bl	8003620 <HAL_TIM_MspPostInit>

}
 8002484:	bf00      	nop
 8002486:	3758      	adds	r7, #88	; 0x58
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}
 800248c:	20000370 	.word	0x20000370
 8002490:	40010400 	.word	0x40010400

08002494 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002498:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 800249a:	4a12      	ldr	r2, [pc, #72]	; (80024e4 <MX_USART3_UART_Init+0x50>)
 800249c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800249e:	4b10      	ldr	r3, [pc, #64]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024a6:	4b0e      	ldr	r3, [pc, #56]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024ac:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024b2:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024b8:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024ba:	220c      	movs	r2, #12
 80024bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024be:	4b08      	ldr	r3, [pc, #32]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80024c4:	4b06      	ldr	r3, [pc, #24]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024ca:	4805      	ldr	r0, [pc, #20]	; (80024e0 <MX_USART3_UART_Init+0x4c>)
 80024cc:	f004 fdb8 	bl	8007040 <HAL_UART_Init>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80024d6:	f000 f8b1 	bl	800263c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200003b8 	.word	0x200003b8
 80024e4:	40004800 	.word	0x40004800

080024e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08a      	sub	sp, #40	; 0x28
 80024ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	4b49      	ldr	r3, [pc, #292]	; (8002628 <MX_GPIO_Init+0x140>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a48      	ldr	r2, [pc, #288]	; (8002628 <MX_GPIO_Init+0x140>)
 8002508:	f043 0310 	orr.w	r3, r3, #16
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b46      	ldr	r3, [pc, #280]	; (8002628 <MX_GPIO_Init+0x140>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	4b42      	ldr	r3, [pc, #264]	; (8002628 <MX_GPIO_Init+0x140>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002522:	4a41      	ldr	r2, [pc, #260]	; (8002628 <MX_GPIO_Init+0x140>)
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6313      	str	r3, [r2, #48]	; 0x30
 800252a:	4b3f      	ldr	r3, [pc, #252]	; (8002628 <MX_GPIO_Init+0x140>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	4b3b      	ldr	r3, [pc, #236]	; (8002628 <MX_GPIO_Init+0x140>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	4a3a      	ldr	r2, [pc, #232]	; (8002628 <MX_GPIO_Init+0x140>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6313      	str	r3, [r2, #48]	; 0x30
 8002546:	4b38      	ldr	r3, [pc, #224]	; (8002628 <MX_GPIO_Init+0x140>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	60bb      	str	r3, [r7, #8]
 8002550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
 8002556:	4b34      	ldr	r3, [pc, #208]	; (8002628 <MX_GPIO_Init+0x140>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a33      	ldr	r2, [pc, #204]	; (8002628 <MX_GPIO_Init+0x140>)
 800255c:	f043 0308 	orr.w	r3, r3, #8
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b31      	ldr	r3, [pc, #196]	; (8002628 <MX_GPIO_Init+0x140>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	607b      	str	r3, [r7, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	603b      	str	r3, [r7, #0]
 8002572:	4b2d      	ldr	r3, [pc, #180]	; (8002628 <MX_GPIO_Init+0x140>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a2c      	ldr	r2, [pc, #176]	; (8002628 <MX_GPIO_Init+0x140>)
 8002578:	f043 0304 	orr.w	r3, r3, #4
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b2a      	ldr	r3, [pc, #168]	; (8002628 <MX_GPIO_Init+0x140>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCLK_Pin|OLED_SDIN_Pin|OLED_RESET__Pin|OLED_DATA_COMMAND__Pin, GPIO_PIN_RESET);
 800258a:	2200      	movs	r2, #0
 800258c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8002590:	4826      	ldr	r0, [pc, #152]	; (800262c <MX_GPIO_Init+0x144>)
 8002592:	f001 fe0d 	bl	80041b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTORA_IN2_Pin|MOTORA_IN1_Pin|MOTORB_IN1_Pin|MOTORB_IN2_Pin, GPIO_PIN_RESET);
 8002596:	2200      	movs	r2, #0
 8002598:	213c      	movs	r1, #60	; 0x3c
 800259a:	4825      	ldr	r0, [pc, #148]	; (8002630 <MX_GPIO_Init+0x148>)
 800259c:	f001 fe08 	bl	80041b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80025a0:	2200      	movs	r2, #0
 80025a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025a6:	4823      	ldr	r0, [pc, #140]	; (8002634 <MX_GPIO_Init+0x14c>)
 80025a8:	f001 fe02 	bl	80041b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCLK_Pin OLED_SDIN_Pin OLED_RESET__Pin OLED_DATA_COMMAND__Pin */
  GPIO_InitStruct.Pin = OLED_SCLK_Pin|OLED_SDIN_Pin|OLED_RESET__Pin|OLED_DATA_COMMAND__Pin;
 80025ac:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80025b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b2:	2301      	movs	r3, #1
 80025b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ba:	2300      	movs	r3, #0
 80025bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	4819      	ldr	r0, [pc, #100]	; (800262c <MX_GPIO_Init+0x144>)
 80025c6:	f001 fc57 	bl	8003e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTORA_IN2_Pin MOTORA_IN1_Pin MOTORB_IN1_Pin MOTORB_IN2_Pin */
  GPIO_InitStruct.Pin = MOTORA_IN2_Pin|MOTORA_IN1_Pin|MOTORB_IN1_Pin|MOTORB_IN2_Pin;
 80025ca:	233c      	movs	r3, #60	; 0x3c
 80025cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ce:	2301      	movs	r3, #1
 80025d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d2:	2300      	movs	r3, #0
 80025d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025d6:	2300      	movs	r3, #0
 80025d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025da:	f107 0314 	add.w	r3, r7, #20
 80025de:	4619      	mov	r1, r3
 80025e0:	4813      	ldr	r0, [pc, #76]	; (8002630 <MX_GPIO_Init+0x148>)
 80025e2:	f001 fc49 	bl	8003e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80025e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ec:	2301      	movs	r3, #1
 80025ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f4:	2300      	movs	r3, #0
 80025f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80025f8:	f107 0314 	add.w	r3, r7, #20
 80025fc:	4619      	mov	r1, r3
 80025fe:	480d      	ldr	r0, [pc, #52]	; (8002634 <MX_GPIO_Init+0x14c>)
 8002600:	f001 fc3a 	bl	8003e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_USER_Pin */
  GPIO_InitStruct.Pin = BTN_USER_Pin;
 8002604:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800260a:	2300      	movs	r3, #0
 800260c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800260e:	2301      	movs	r3, #1
 8002610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_USER_GPIO_Port, &GPIO_InitStruct);
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	4619      	mov	r1, r3
 8002618:	4807      	ldr	r0, [pc, #28]	; (8002638 <MX_GPIO_Init+0x150>)
 800261a:	f001 fc2d 	bl	8003e78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800261e:	bf00      	nop
 8002620:	3728      	adds	r7, #40	; 0x28
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40023800 	.word	0x40023800
 800262c:	40021000 	.word	0x40021000
 8002630:	40020000 	.word	0x40020000
 8002634:	40020400 	.word	0x40020400
 8002638:	40020c00 	.word	0x40020c00

0800263c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002640:	b672      	cpsid	i
}
 8002642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002644:	e7fe      	b.n	8002644 <Error_Handler+0x8>
	...

08002648 <motor_init>:
static PidDef pidDist;
const static float Kp_dist = 0.47;
const static float Ki_dist = 0;
const static float Kd_dist = 0.05;

void motor_init(TIM_HandleTypeDef *pwm, TIM_HandleTypeDef *l_enc, TIM_HandleTypeDef *r_enc) {
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
	//assign timer pointers.
	motor_pwm_tim = pwm;
 8002654:	4a1d      	ldr	r2, [pc, #116]	; (80026cc <motor_init+0x84>)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6013      	str	r3, [r2, #0]
	l_enc_tim = l_enc;
 800265a:	4a1d      	ldr	r2, [pc, #116]	; (80026d0 <motor_init+0x88>)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	6013      	str	r3, [r2, #0]
	r_enc_tim = r_enc;
 8002660:	4a1c      	ldr	r2, [pc, #112]	; (80026d4 <motor_init+0x8c>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6013      	str	r3, [r2, #0]

	//start Encoders and PWM for L, R motors.
	HAL_TIM_Encoder_Start_IT(l_enc, TIM_CHANNEL_ALL);
 8002666:	213c      	movs	r1, #60	; 0x3c
 8002668:	68b8      	ldr	r0, [r7, #8]
 800266a:	f003 fd3f 	bl	80060ec <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(r_enc, TIM_CHANNEL_ALL);
 800266e:	213c      	movs	r1, #60	; 0x3c
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f003 fd3b 	bl	80060ec <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_PWM_Start(pwm, L_CHANNEL);
 8002676:	2100      	movs	r1, #0
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f003 fbc9 	bl	8005e10 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(pwm, R_CHANNEL);
 800267e:	2104      	movs	r1, #4
 8002680:	68f8      	ldr	r0, [r7, #12]
 8002682:	f003 fbc5 	bl	8005e10 <HAL_TIM_PWM_Start>

	//initialize PID values.
	pid_init(&pidMatch, Kp_match, Ki_match, Kd_match);
 8002686:	eef3 7a0b 	vmov.f32	s15, #59	; 0x41d80000  27.0
 800268a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80026d8 <motor_init+0x90>
 800268e:	eddf 6a13 	vldr	s13, [pc, #76]	; 80026dc <motor_init+0x94>
 8002692:	eeb0 1a66 	vmov.f32	s2, s13
 8002696:	eef0 0a47 	vmov.f32	s1, s14
 800269a:	eeb0 0a67 	vmov.f32	s0, s15
 800269e:	4810      	ldr	r0, [pc, #64]	; (80026e0 <motor_init+0x98>)
 80026a0:	f000 fc38 	bl	8002f14 <pid_init>
	pid_init(&pidDist, Kp_dist, Ki_dist, Kd_dist);
 80026a4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80026e4 <motor_init+0x9c>
 80026a8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80026e8 <motor_init+0xa0>
 80026ac:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80026ec <motor_init+0xa4>
 80026b0:	eeb0 1a66 	vmov.f32	s2, s13
 80026b4:	eef0 0a47 	vmov.f32	s1, s14
 80026b8:	eeb0 0a67 	vmov.f32	s0, s15
 80026bc:	480c      	ldr	r0, [pc, #48]	; (80026f0 <motor_init+0xa8>)
 80026be:	f000 fc29 	bl	8002f14 <pid_init>
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	2000045c 	.word	0x2000045c
 80026d0:	20000460 	.word	0x20000460
 80026d4:	20000464 	.word	0x20000464
 80026d8:	3cf5c28f 	.word	0x3cf5c28f
 80026dc:	3ca3d70a 	.word	0x3ca3d70a
 80026e0:	20000470 	.word	0x20000470
 80026e4:	3ef0a3d7 	.word	0x3ef0a3d7
 80026e8:	00000000 	.word	0x00000000
 80026ec:	3d4ccccd 	.word	0x3d4ccccd
 80026f0:	20000484 	.word	0x20000484

080026f4 <timer_reset>:

static void timer_reset(TIM_HandleTypeDef *htim) {
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(htim, 0);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2200      	movs	r2, #0
 8002702:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <setPwmLR>:

static void setPwmLR() {
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
	//set L, R channels.
	__HAL_TIM_SetCompare(motor_pwm_tim, L_CHANNEL,
 8002714:	4b0e      	ldr	r3, [pc, #56]	; (8002750 <setPwmLR+0x40>)
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	f241 7270 	movw	r2, #6000	; 0x1770
 800271c:	4293      	cmp	r3, r2
 800271e:	bf28      	it	cs
 8002720:	4613      	movcs	r3, r2
 8002722:	b29a      	uxth	r2, r3
 8002724:	4b0b      	ldr	r3, [pc, #44]	; (8002754 <setPwmLR+0x44>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	635a      	str	r2, [r3, #52]	; 0x34
		lPwmVal > MOTOR_PWM_MAX
		? MOTOR_PWM_MAX
		: lPwmVal);
	__HAL_TIM_SetCompare(motor_pwm_tim, R_CHANNEL,
 800272c:	4b0a      	ldr	r3, [pc, #40]	; (8002758 <setPwmLR+0x48>)
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	f241 7270 	movw	r2, #6000	; 0x1770
 8002734:	4293      	cmp	r3, r2
 8002736:	bf28      	it	cs
 8002738:	4613      	movcs	r3, r2
 800273a:	b29a      	uxth	r2, r3
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <setPwmLR+0x44>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	639a      	str	r2, [r3, #56]	; 0x38
		rPwmVal > MOTOR_PWM_MAX
		? MOTOR_PWM_MAX
		: rPwmVal);
}
 8002744:	bf00      	nop
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	2000046c 	.word	0x2000046c
 8002754:	2000045c 	.word	0x2000045c
 8002758:	2000046e 	.word	0x2000046e

0800275c <resetPwmParams>:

static void resetPwmParams() {
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
	pid_reset(&pidMatch);
 8002760:	4803      	ldr	r0, [pc, #12]	; (8002770 <resetPwmParams+0x14>)
 8002762:	f000 fbc5 	bl	8002ef0 <pid_reset>
	pid_reset(&pidDist);
 8002766:	4803      	ldr	r0, [pc, #12]	; (8002774 <resetPwmParams+0x18>)
 8002768:	f000 fbc2 	bl	8002ef0 <pid_reset>
}
 800276c:	bf00      	nop
 800276e:	bd80      	pop	{r7, pc}
 8002770:	20000470 	.word	0x20000470
 8002774:	20000484 	.word	0x20000484

08002778 <resetEncoders>:

static void resetEncoders() {
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
	timer_reset(l_enc_tim);
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <resetEncoders+0x1c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ffb7 	bl	80026f4 <timer_reset>
	timer_reset(r_enc_tim);
 8002786:	4b04      	ldr	r3, [pc, #16]	; (8002798 <resetEncoders+0x20>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff ffb2 	bl	80026f4 <timer_reset>
}
 8002790:	bf00      	nop
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000460 	.word	0x20000460
 8002798:	20000464 	.word	0x20000464

0800279c <motor_getDist>:

float motor_getDist() {
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
	uint32_t lCounter = __HAL_TIM_GET_COUNTER(l_enc_tim),
 80027a2:	4b18      	ldr	r3, [pc, #96]	; (8002804 <motor_getDist+0x68>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027aa:	60bb      	str	r3, [r7, #8]
			rCounter = __HAL_TIM_GET_COUNTER(r_enc_tim);
 80027ac:	4b16      	ldr	r3, [pc, #88]	; (8002808 <motor_getDist+0x6c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b4:	607b      	str	r3, [r7, #4]
	int16_t lCount = (int16_t) lCounter,
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	81fb      	strh	r3, [r7, #14]
			rCount = (int16_t) rCounter;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	81bb      	strh	r3, [r7, #12]
	if (lCount < 0) lCount = -lCount;
 80027be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	da03      	bge.n	80027ce <motor_getDist+0x32>
 80027c6:	89fb      	ldrh	r3, [r7, #14]
 80027c8:	425b      	negs	r3, r3
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	81fb      	strh	r3, [r7, #14]
	if (rCount < 0) rCount = -rCount;
 80027ce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	da03      	bge.n	80027de <motor_getDist+0x42>
 80027d6:	89bb      	ldrh	r3, [r7, #12]
 80027d8:	425b      	negs	r3, r3
 80027da:	b29b      	uxth	r3, r3
 80027dc:	81bb      	strh	r3, [r7, #12]

	uint16_t pulses = ((uint16_t) lCount) + ((uint16_t) rCount);
 80027de:	89fa      	ldrh	r2, [r7, #14]
 80027e0:	89bb      	ldrh	r3, [r7, #12]
 80027e2:	4413      	add	r3, r2
 80027e4:	807b      	strh	r3, [r7, #2]
	pulses >>= 2;
 80027e6:	887b      	ldrh	r3, [r7, #2]
 80027e8:	089b      	lsrs	r3, r3, #2
 80027ea:	807b      	strh	r3, [r7, #2]

	return get_distance_cm(pulses);
 80027ec:	887b      	ldrh	r3, [r7, #2]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff f95e 	bl	8001ab0 <get_distance_cm>
 80027f4:	eef0 7a40 	vmov.f32	s15, s0
}
 80027f8:	eeb0 0a67 	vmov.f32	s0, s15
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20000460 	.word	0x20000460
 8002808:	20000464 	.word	0x20000464

0800280c <motor_pwmCorrection>:

//PWM at fixed intervals.
void motor_pwmCorrection(int8_t dir, float wDiff, float distDiff, float brakingDist) {
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	ed87 0a02 	vstr	s0, [r7, #8]
 8002818:	edc7 0a01 	vstr	s1, [r7, #4]
 800281c:	ed87 1a00 	vstr	s2, [r7]
 8002820:	73fb      	strb	r3, [r7, #15]
	//adjust speed based on distance to drive.
	if (distDiff < brakingDist) {
 8002822:	ed97 7a01 	vldr	s14, [r7, #4]
 8002826:	edd7 7a00 	vldr	s15, [r7]
 800282a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800282e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002832:	d51f      	bpl.n	8002874 <motor_pwmCorrection+0x68>
		pwmValAccel = MOTOR_PWM_MIN + pid_adjust(&pidDist, distDiff) / brakingDist * (pwmValTarget - MOTOR_PWM_MIN);
 8002834:	ed97 0a01 	vldr	s0, [r7, #4]
 8002838:	483f      	ldr	r0, [pc, #252]	; (8002938 <motor_pwmCorrection+0x12c>)
 800283a:	f000 fb85 	bl	8002f48 <pid_adjust>
 800283e:	eef0 6a40 	vmov.f32	s13, s0
 8002842:	edd7 7a00 	vldr	s15, [r7]
 8002846:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800284a:	4b3c      	ldr	r3, [pc, #240]	; (800293c <motor_pwmCorrection+0x130>)
 800284c:	881b      	ldrh	r3, [r3, #0]
 800284e:	3bfa      	subs	r3, #250	; 0xfa
 8002850:	ee07 3a90 	vmov	s15, r3
 8002854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002940 <motor_pwmCorrection+0x134>
 8002860:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002868:	ee17 3a90 	vmov	r3, s15
 800286c:	b29a      	uxth	r2, r3
 800286e:	4b35      	ldr	r3, [pc, #212]	; (8002944 <motor_pwmCorrection+0x138>)
 8002870:	801a      	strh	r2, [r3, #0]
 8002872:	e00b      	b.n	800288c <motor_pwmCorrection+0x80>
	} else if (pwmValAccel < pwmValTarget) pwmValAccel += MOTOR_PWM_ACCEL;
 8002874:	4b33      	ldr	r3, [pc, #204]	; (8002944 <motor_pwmCorrection+0x138>)
 8002876:	881a      	ldrh	r2, [r3, #0]
 8002878:	4b30      	ldr	r3, [pc, #192]	; (800293c <motor_pwmCorrection+0x130>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	429a      	cmp	r2, r3
 800287e:	d205      	bcs.n	800288c <motor_pwmCorrection+0x80>
 8002880:	4b30      	ldr	r3, [pc, #192]	; (8002944 <motor_pwmCorrection+0x138>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	330f      	adds	r3, #15
 8002886:	b29a      	uxth	r2, r3
 8002888:	4b2e      	ldr	r3, [pc, #184]	; (8002944 <motor_pwmCorrection+0x138>)
 800288a:	801a      	strh	r2, [r3, #0]
	if (pwmValAccel > pwmValTarget) pwmValAccel = pwmValTarget;
 800288c:	4b2d      	ldr	r3, [pc, #180]	; (8002944 <motor_pwmCorrection+0x138>)
 800288e:	881a      	ldrh	r2, [r3, #0]
 8002890:	4b2a      	ldr	r3, [pc, #168]	; (800293c <motor_pwmCorrection+0x130>)
 8002892:	881b      	ldrh	r3, [r3, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d903      	bls.n	80028a0 <motor_pwmCorrection+0x94>
 8002898:	4b28      	ldr	r3, [pc, #160]	; (800293c <motor_pwmCorrection+0x130>)
 800289a:	881a      	ldrh	r2, [r3, #0]
 800289c:	4b29      	ldr	r3, [pc, #164]	; (8002944 <motor_pwmCorrection+0x138>)
 800289e:	801a      	strh	r2, [r3, #0]

	float offset = pid_adjust(&pidMatch, wDiff) * pwmValAccel / pwmValTarget;
 80028a0:	ed97 0a02 	vldr	s0, [r7, #8]
 80028a4:	4828      	ldr	r0, [pc, #160]	; (8002948 <motor_pwmCorrection+0x13c>)
 80028a6:	f000 fb4f 	bl	8002f48 <pid_adjust>
 80028aa:	eeb0 7a40 	vmov.f32	s14, s0
 80028ae:	4b25      	ldr	r3, [pc, #148]	; (8002944 <motor_pwmCorrection+0x138>)
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	ee07 3a90 	vmov	s15, r3
 80028b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80028ba:	ee67 6a27 	vmul.f32	s13, s14, s15
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <motor_pwmCorrection+0x130>)
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	ee07 3a90 	vmov	s15, r3
 80028c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ce:	edc7 7a05 	vstr	s15, [r7, #20]
	if (dir < 0) offset = -offset;
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	da05      	bge.n	80028e6 <motor_pwmCorrection+0xda>
 80028da:	edd7 7a05 	vldr	s15, [r7, #20]
 80028de:	eef1 7a67 	vneg.f32	s15, s15
 80028e2:	edc7 7a05 	vstr	s15, [r7, #20]

	lPwmVal = pwmValAccel - offset;
 80028e6:	4b17      	ldr	r3, [pc, #92]	; (8002944 <motor_pwmCorrection+0x138>)
 80028e8:	881b      	ldrh	r3, [r3, #0]
 80028ea:	ee07 3a90 	vmov	s15, r3
 80028ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80028f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028fe:	ee17 3a90 	vmov	r3, s15
 8002902:	b29a      	uxth	r2, r3
 8002904:	4b11      	ldr	r3, [pc, #68]	; (800294c <motor_pwmCorrection+0x140>)
 8002906:	801a      	strh	r2, [r3, #0]
	rPwmVal = pwmValAccel + offset;
 8002908:	4b0e      	ldr	r3, [pc, #56]	; (8002944 <motor_pwmCorrection+0x138>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	ee07 3a90 	vmov	s15, r3
 8002910:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002914:	edd7 7a05 	vldr	s15, [r7, #20]
 8002918:	ee77 7a27 	vadd.f32	s15, s14, s15
 800291c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002920:	ee17 3a90 	vmov	r3, s15
 8002924:	b29a      	uxth	r2, r3
 8002926:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <motor_pwmCorrection+0x144>)
 8002928:	801a      	strh	r2, [r3, #0]

	setPwmLR();
 800292a:	f7ff fef1 	bl	8002710 <setPwmLR>
}
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000484 	.word	0x20000484
 800293c:	2000046a 	.word	0x2000046a
 8002940:	437a0000 	.word	0x437a0000
 8002944:	20000468 	.word	0x20000468
 8002948:	20000470 	.word	0x20000470
 800294c:	2000046c 	.word	0x2000046c
 8002950:	2000046e 	.word	0x2000046e

08002954 <setDriveDir>:

static void setDriveDir(int8_t dir) {
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
	if (dir > 0) {
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	dd14      	ble.n	8002990 <setDriveDir+0x3c>
		//forward.
		HAL_GPIO_WritePin(MOTORA_IN1_GPIO_Port, MOTORA_IN1_Pin, GPIO_PIN_SET);
 8002966:	2201      	movs	r2, #1
 8002968:	2108      	movs	r1, #8
 800296a:	4822      	ldr	r0, [pc, #136]	; (80029f4 <setDriveDir+0xa0>)
 800296c:	f001 fc20 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORA_IN2_GPIO_Port, MOTORA_IN2_Pin, GPIO_PIN_RESET);
 8002970:	2200      	movs	r2, #0
 8002972:	2104      	movs	r1, #4
 8002974:	481f      	ldr	r0, [pc, #124]	; (80029f4 <setDriveDir+0xa0>)
 8002976:	f001 fc1b 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN1_GPIO_Port, MOTORB_IN1_Pin, GPIO_PIN_SET);
 800297a:	2201      	movs	r2, #1
 800297c:	2110      	movs	r1, #16
 800297e:	481d      	ldr	r0, [pc, #116]	; (80029f4 <setDriveDir+0xa0>)
 8002980:	f001 fc16 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN2_GPIO_Port, MOTORB_IN2_Pin, GPIO_PIN_RESET);
 8002984:	2200      	movs	r2, #0
 8002986:	2120      	movs	r1, #32
 8002988:	481a      	ldr	r0, [pc, #104]	; (80029f4 <setDriveDir+0xa0>)
 800298a:	f001 fc11 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORA_IN1_GPIO_Port, MOTORA_IN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(MOTORA_IN2_GPIO_Port, MOTORA_IN2_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(MOTORB_IN1_GPIO_Port, MOTORB_IN1_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(MOTORB_IN2_GPIO_Port, MOTORB_IN2_Pin, GPIO_PIN_RESET);
	}
}
 800298e:	e02c      	b.n	80029ea <setDriveDir+0x96>
	} else if (dir < 0) {
 8002990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002994:	2b00      	cmp	r3, #0
 8002996:	da14      	bge.n	80029c2 <setDriveDir+0x6e>
		HAL_GPIO_WritePin(MOTORA_IN1_GPIO_Port, MOTORA_IN1_Pin, GPIO_PIN_RESET);
 8002998:	2200      	movs	r2, #0
 800299a:	2108      	movs	r1, #8
 800299c:	4815      	ldr	r0, [pc, #84]	; (80029f4 <setDriveDir+0xa0>)
 800299e:	f001 fc07 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORA_IN2_GPIO_Port, MOTORA_IN2_Pin, GPIO_PIN_SET);
 80029a2:	2201      	movs	r2, #1
 80029a4:	2104      	movs	r1, #4
 80029a6:	4813      	ldr	r0, [pc, #76]	; (80029f4 <setDriveDir+0xa0>)
 80029a8:	f001 fc02 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN1_GPIO_Port, MOTORB_IN1_Pin, GPIO_PIN_RESET);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2110      	movs	r1, #16
 80029b0:	4810      	ldr	r0, [pc, #64]	; (80029f4 <setDriveDir+0xa0>)
 80029b2:	f001 fbfd 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN2_GPIO_Port, MOTORB_IN2_Pin, GPIO_PIN_SET);
 80029b6:	2201      	movs	r2, #1
 80029b8:	2120      	movs	r1, #32
 80029ba:	480e      	ldr	r0, [pc, #56]	; (80029f4 <setDriveDir+0xa0>)
 80029bc:	f001 fbf8 	bl	80041b0 <HAL_GPIO_WritePin>
}
 80029c0:	e013      	b.n	80029ea <setDriveDir+0x96>
		HAL_GPIO_WritePin(MOTORA_IN1_GPIO_Port, MOTORA_IN1_Pin, GPIO_PIN_RESET);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2108      	movs	r1, #8
 80029c6:	480b      	ldr	r0, [pc, #44]	; (80029f4 <setDriveDir+0xa0>)
 80029c8:	f001 fbf2 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORA_IN2_GPIO_Port, MOTORA_IN2_Pin, GPIO_PIN_RESET);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2104      	movs	r1, #4
 80029d0:	4808      	ldr	r0, [pc, #32]	; (80029f4 <setDriveDir+0xa0>)
 80029d2:	f001 fbed 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN1_GPIO_Port, MOTORB_IN1_Pin, GPIO_PIN_RESET);
 80029d6:	2200      	movs	r2, #0
 80029d8:	2110      	movs	r1, #16
 80029da:	4806      	ldr	r0, [pc, #24]	; (80029f4 <setDriveDir+0xa0>)
 80029dc:	f001 fbe8 	bl	80041b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTORB_IN2_GPIO_Port, MOTORB_IN2_Pin, GPIO_PIN_RESET);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2120      	movs	r1, #32
 80029e4:	4803      	ldr	r0, [pc, #12]	; (80029f4 <setDriveDir+0xa0>)
 80029e6:	f001 fbe3 	bl	80041b0 <HAL_GPIO_WritePin>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	40020000 	.word	0x40020000

080029f8 <motor_setDrive>:

//speed: 0 - 100
void motor_setDrive(int8_t dir, uint8_t speed) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	460a      	mov	r2, r1
 8002a02:	71fb      	strb	r3, [r7, #7]
 8002a04:	4613      	mov	r3, r2
 8002a06:	71bb      	strb	r3, [r7, #6]
	if (dir == 0) {
 8002a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d103      	bne.n	8002a18 <motor_setDrive+0x20>
		setDriveDir(0);
 8002a10:	2000      	movs	r0, #0
 8002a12:	f7ff ff9f 	bl	8002954 <setDriveDir>
		return;
 8002a16:	e02d      	b.n	8002a74 <motor_setDrive+0x7c>
	}

	//derive PWM value.
	pwmValTarget = MOTOR_PWM_MAX / 100 * speed;
 8002a18:	79bb      	ldrb	r3, [r7, #6]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	0112      	lsls	r2, r2, #4
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	4b15      	ldr	r3, [pc, #84]	; (8002a7c <motor_setDrive+0x84>)
 8002a28:	801a      	strh	r2, [r3, #0]
	if (pwmValTarget > 0) pwmValTarget--;
 8002a2a:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <motor_setDrive+0x84>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <motor_setDrive+0x46>
 8002a32:	4b12      	ldr	r3, [pc, #72]	; (8002a7c <motor_setDrive+0x84>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	4b10      	ldr	r3, [pc, #64]	; (8002a7c <motor_setDrive+0x84>)
 8002a3c:	801a      	strh	r2, [r3, #0]

	pwmValAccel = speed > 0
 8002a3e:	79bb      	ldrb	r3, [r7, #6]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <motor_setDrive+0x50>
 8002a44:	22fa      	movs	r2, #250	; 0xfa
 8002a46:	e000      	b.n	8002a4a <motor_setDrive+0x52>
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4b0d      	ldr	r3, [pc, #52]	; (8002a80 <motor_setDrive+0x88>)
 8002a4c:	801a      	strh	r2, [r3, #0]
		? MOTOR_PWM_MIN
		: 0;
	lPwmVal = rPwmVal = pwmValAccel;
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <motor_setDrive+0x88>)
 8002a50:	881a      	ldrh	r2, [r3, #0]
 8002a52:	4b0c      	ldr	r3, [pc, #48]	; (8002a84 <motor_setDrive+0x8c>)
 8002a54:	801a      	strh	r2, [r3, #0]
 8002a56:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <motor_setDrive+0x8c>)
 8002a58:	881a      	ldrh	r2, [r3, #0]
 8002a5a:	4b0b      	ldr	r3, [pc, #44]	; (8002a88 <motor_setDrive+0x90>)
 8002a5c:	801a      	strh	r2, [r3, #0]

	//reset.
	resetEncoders();
 8002a5e:	f7ff fe8b 	bl	8002778 <resetEncoders>
	resetPwmParams();
 8002a62:	f7ff fe7b 	bl	800275c <resetPwmParams>

	setDriveDir(dir);
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff72 	bl	8002954 <setDriveDir>
	setPwmLR();
 8002a70:	f7ff fe4e 	bl	8002710 <setPwmLR>
}
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000046a 	.word	0x2000046a
 8002a80:	20000468 	.word	0x20000468
 8002a84:	2000046e 	.word	0x2000046e
 8002a88:	2000046c 	.word	0x2000046c

08002a8c <OLED_WR_Byte>:
Output  : none

**************************************************************************/  

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	4603      	mov	r3, r0
 8002a94:	460a      	mov	r2, r1
 8002a96:	71fb      	strb	r3, [r7, #7]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1) 		// Data write
 8002a9c:	79bb      	ldrb	r3, [r7, #6]
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d106      	bne.n	8002ab0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();		// Set the D/C# line
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002aa8:	481c      	ldr	r0, [pc, #112]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002aaa:	f001 fb81 	bl	80041b0 <HAL_GPIO_WritePin>
 8002aae:	e005      	b.n	8002abc <OLED_WR_Byte+0x30>
	else  					// Command write
	  OLED_RS_Clr();        // Clear the D/C# line
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ab6:	4819      	ldr	r0, [pc, #100]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002ab8:	f001 fb7a 	bl	80041b0 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 8002abc:	2300      	movs	r3, #0
 8002abe:	73fb      	strb	r3, [r7, #15]
 8002ac0:	e01f      	b.n	8002b02 <OLED_WR_Byte+0x76>
	{ // Complete the code below
		OLED_SCLK_Clr();
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2120      	movs	r1, #32
 8002ac6:	4815      	ldr	r0, [pc, #84]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002ac8:	f001 fb72 	bl	80041b0 <HAL_GPIO_WritePin>
		if (dat & (0x80 >> i)) OLED_SDIN_Set();
 8002acc:	79fa      	ldrb	r2, [r7, #7]
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
 8002ad0:	2180      	movs	r1, #128	; 0x80
 8002ad2:	fa41 f303 	asr.w	r3, r1, r3
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <OLED_WR_Byte+0x5c>
 8002adc:	2201      	movs	r2, #1
 8002ade:	2140      	movs	r1, #64	; 0x40
 8002ae0:	480e      	ldr	r0, [pc, #56]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002ae2:	f001 fb65 	bl	80041b0 <HAL_GPIO_WritePin>
 8002ae6:	e004      	b.n	8002af2 <OLED_WR_Byte+0x66>
		else OLED_SDIN_Clr();
 8002ae8:	2200      	movs	r2, #0
 8002aea:	2140      	movs	r1, #64	; 0x40
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002aee:	f001 fb5f 	bl	80041b0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002af2:	2201      	movs	r2, #1
 8002af4:	2120      	movs	r1, #32
 8002af6:	4809      	ldr	r0, [pc, #36]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002af8:	f001 fb5a 	bl	80041b0 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	3301      	adds	r3, #1
 8002b00:	73fb      	strb	r3, [r7, #15]
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	2b07      	cmp	r3, #7
 8002b06:	d9dc      	bls.n	8002ac2 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Keep the D/C# line high upon exit
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b0e:	4803      	ldr	r0, [pc, #12]	; (8002b1c <OLED_WR_Byte+0x90>)
 8002b10:	f001 fb4e 	bl	80041b0 <HAL_GPIO_WritePin>
} 
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40021000 	.word	0x40021000

08002b20 <OLED_Refresh_Gram>:

//**************************************************************************
// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 8002b26:	2300      	movs	r3, #0
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	e026      	b.n	8002b7a <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	3b50      	subs	r3, #80	; 0x50
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2100      	movs	r1, #0
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ffa9 	bl	8002a8c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	2000      	movs	r0, #0
 8002b3e:	f7ff ffa5 	bl	8002a8c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 8002b42:	2100      	movs	r1, #0
 8002b44:	2010      	movs	r0, #16
 8002b46:	f7ff ffa1 	bl	8002a8c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	71bb      	strb	r3, [r7, #6]
 8002b4e:	e00d      	b.n	8002b6c <OLED_Refresh_Gram+0x4c>
 8002b50:	79ba      	ldrb	r2, [r7, #6]
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	490d      	ldr	r1, [pc, #52]	; (8002b8c <OLED_Refresh_Gram+0x6c>)
 8002b56:	00d2      	lsls	r2, r2, #3
 8002b58:	440a      	add	r2, r1
 8002b5a:	4413      	add	r3, r2
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2101      	movs	r1, #1
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff ff93 	bl	8002a8c <OLED_WR_Byte>
 8002b66:	79bb      	ldrb	r3, [r7, #6]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	71bb      	strb	r3, [r7, #6]
 8002b6c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	daed      	bge.n	8002b50 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	3301      	adds	r3, #1
 8002b78:	71fb      	strb	r3, [r7, #7]
 8002b7a:	79fb      	ldrb	r3, [r7, #7]
 8002b7c:	2b07      	cmp	r3, #7
 8002b7e:	d9d5      	bls.n	8002b2c <OLED_Refresh_Gram+0xc>
	}
}
 8002b80:	bf00      	nop
 8002b82:	bf00      	nop
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20000498 	.word	0x20000498

08002b90 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8002b96:	2300      	movs	r3, #0
 8002b98:	71fb      	strb	r3, [r7, #7]
 8002b9a:	e014      	b.n	8002bc6 <OLED_Clear+0x36>
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	71bb      	strb	r3, [r7, #6]
 8002ba0:	e00a      	b.n	8002bb8 <OLED_Clear+0x28>
 8002ba2:	79ba      	ldrb	r2, [r7, #6]
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	490c      	ldr	r1, [pc, #48]	; (8002bd8 <OLED_Clear+0x48>)
 8002ba8:	00d2      	lsls	r2, r2, #3
 8002baa:	440a      	add	r2, r1
 8002bac:	4413      	add	r3, r2
 8002bae:	2200      	movs	r2, #0
 8002bb0:	701a      	strb	r2, [r3, #0]
 8002bb2:	79bb      	ldrb	r3, [r7, #6]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	71bb      	strb	r3, [r7, #6]
 8002bb8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	daf0      	bge.n	8002ba2 <OLED_Clear+0x12>
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	71fb      	strb	r3, [r7, #7]
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	2b07      	cmp	r3, #7
 8002bca:	d9e7      	bls.n	8002b9c <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002bcc:	f7ff ffa8 	bl	8002b20 <OLED_Refresh_Gram>
}
 8002bd0:	bf00      	nop
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20000498 	.word	0x20000498

08002bdc <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
 8002be6:	460b      	mov	r3, r1
 8002be8:	71bb      	strb	r3, [r7, #6]
 8002bea:	4613      	mov	r3, r2
 8002bec:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	db41      	blt.n	8002c7e <OLED_DrawPoint+0xa2>
 8002bfa:	79bb      	ldrb	r3, [r7, #6]
 8002bfc:	2b3f      	cmp	r3, #63	; 0x3f
 8002bfe:	d83e      	bhi.n	8002c7e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002c00:	79bb      	ldrb	r3, [r7, #6]
 8002c02:	08db      	lsrs	r3, r3, #3
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	f1c3 0307 	rsb	r3, r3, #7
 8002c0a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002c0c:	79bb      	ldrb	r3, [r7, #6]
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002c14:	7b7b      	ldrb	r3, [r7, #13]
 8002c16:	f1c3 0307 	rsb	r3, r3, #7
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8002c22:	797b      	ldrb	r3, [r7, #5]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d012      	beq.n	8002c4e <OLED_DrawPoint+0x72>
 8002c28:	79fa      	ldrb	r2, [r7, #7]
 8002c2a:	7bbb      	ldrb	r3, [r7, #14]
 8002c2c:	4917      	ldr	r1, [pc, #92]	; (8002c8c <OLED_DrawPoint+0xb0>)
 8002c2e:	00d2      	lsls	r2, r2, #3
 8002c30:	440a      	add	r2, r1
 8002c32:	4413      	add	r3, r2
 8002c34:	7818      	ldrb	r0, [r3, #0]
 8002c36:	79fa      	ldrb	r2, [r7, #7]
 8002c38:	7bbb      	ldrb	r3, [r7, #14]
 8002c3a:	7bf9      	ldrb	r1, [r7, #15]
 8002c3c:	4301      	orrs	r1, r0
 8002c3e:	b2c8      	uxtb	r0, r1
 8002c40:	4912      	ldr	r1, [pc, #72]	; (8002c8c <OLED_DrawPoint+0xb0>)
 8002c42:	00d2      	lsls	r2, r2, #3
 8002c44:	440a      	add	r2, r1
 8002c46:	4413      	add	r3, r2
 8002c48:	4602      	mov	r2, r0
 8002c4a:	701a      	strb	r2, [r3, #0]
 8002c4c:	e018      	b.n	8002c80 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002c4e:	79fa      	ldrb	r2, [r7, #7]
 8002c50:	7bbb      	ldrb	r3, [r7, #14]
 8002c52:	490e      	ldr	r1, [pc, #56]	; (8002c8c <OLED_DrawPoint+0xb0>)
 8002c54:	00d2      	lsls	r2, r2, #3
 8002c56:	440a      	add	r2, r1
 8002c58:	4413      	add	r3, r2
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b25a      	sxtb	r2, r3
 8002c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	b25b      	sxtb	r3, r3
 8002c66:	4013      	ands	r3, r2
 8002c68:	b259      	sxtb	r1, r3
 8002c6a:	79fa      	ldrb	r2, [r7, #7]
 8002c6c:	7bbb      	ldrb	r3, [r7, #14]
 8002c6e:	b2c8      	uxtb	r0, r1
 8002c70:	4906      	ldr	r1, [pc, #24]	; (8002c8c <OLED_DrawPoint+0xb0>)
 8002c72:	00d2      	lsls	r2, r2, #3
 8002c74:	440a      	add	r2, r1
 8002c76:	4413      	add	r3, r2
 8002c78:	4602      	mov	r2, r0
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	e000      	b.n	8002c80 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002c7e:	bf00      	nop
}
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000498 	.word	0x20000498

08002c90 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002c90:	b590      	push	{r4, r7, lr}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4604      	mov	r4, r0
 8002c98:	4608      	mov	r0, r1
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4623      	mov	r3, r4
 8002ca0:	71fb      	strb	r3, [r7, #7]
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	71bb      	strb	r3, [r7, #6]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	717b      	strb	r3, [r7, #5]
 8002caa:	4613      	mov	r3, r2
 8002cac:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002cae:	79bb      	ldrb	r3, [r7, #6]
 8002cb0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002cb2:	797b      	ldrb	r3, [r7, #5]
 8002cb4:	3b20      	subs	r3, #32
 8002cb6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002cb8:	2300      	movs	r3, #0
 8002cba:	73bb      	strb	r3, [r7, #14]
 8002cbc:	e04d      	b.n	8002d5a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002cbe:	793b      	ldrb	r3, [r7, #4]
 8002cc0:	2b0c      	cmp	r3, #12
 8002cc2:	d10b      	bne.n	8002cdc <OLED_ShowChar+0x4c>
 8002cc4:	797a      	ldrb	r2, [r7, #5]
 8002cc6:	7bb9      	ldrb	r1, [r7, #14]
 8002cc8:	4828      	ldr	r0, [pc, #160]	; (8002d6c <OLED_ShowChar+0xdc>)
 8002cca:	4613      	mov	r3, r2
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	4413      	add	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	4403      	add	r3, r0
 8002cd4:	440b      	add	r3, r1
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	73fb      	strb	r3, [r7, #15]
 8002cda:	e007      	b.n	8002cec <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002cdc:	797a      	ldrb	r2, [r7, #5]
 8002cde:	7bbb      	ldrb	r3, [r7, #14]
 8002ce0:	4923      	ldr	r1, [pc, #140]	; (8002d70 <OLED_ShowChar+0xe0>)
 8002ce2:	0112      	lsls	r2, r2, #4
 8002ce4:	440a      	add	r2, r1
 8002ce6:	4413      	add	r3, r2
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002cec:	2300      	movs	r3, #0
 8002cee:	737b      	strb	r3, [r7, #13]
 8002cf0:	e02d      	b.n	8002d4e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	da07      	bge.n	8002d0a <OLED_ShowChar+0x7a>
 8002cfa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cfe:	79b9      	ldrb	r1, [r7, #6]
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff ff6a 	bl	8002bdc <OLED_DrawPoint>
 8002d08:	e00c      	b.n	8002d24 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002d0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	bf0c      	ite	eq
 8002d12:	2301      	moveq	r3, #1
 8002d14:	2300      	movne	r3, #0
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	79b9      	ldrb	r1, [r7, #6]
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff ff5c 	bl	8002bdc <OLED_DrawPoint>
			temp<<=1;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	73fb      	strb	r3, [r7, #15]
			y++;
 8002d2a:	79bb      	ldrb	r3, [r7, #6]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002d30:	79ba      	ldrb	r2, [r7, #6]
 8002d32:	7b3b      	ldrb	r3, [r7, #12]
 8002d34:	1ad2      	subs	r2, r2, r3
 8002d36:	793b      	ldrb	r3, [r7, #4]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d105      	bne.n	8002d48 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002d3c:	7b3b      	ldrb	r3, [r7, #12]
 8002d3e:	71bb      	strb	r3, [r7, #6]
				x++;
 8002d40:	79fb      	ldrb	r3, [r7, #7]
 8002d42:	3301      	adds	r3, #1
 8002d44:	71fb      	strb	r3, [r7, #7]
				break;
 8002d46:	e005      	b.n	8002d54 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002d48:	7b7b      	ldrb	r3, [r7, #13]
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	737b      	strb	r3, [r7, #13]
 8002d4e:	7b7b      	ldrb	r3, [r7, #13]
 8002d50:	2b07      	cmp	r3, #7
 8002d52:	d9ce      	bls.n	8002cf2 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002d54:	7bbb      	ldrb	r3, [r7, #14]
 8002d56:	3301      	adds	r3, #1
 8002d58:	73bb      	strb	r3, [r7, #14]
 8002d5a:	7bba      	ldrb	r2, [r7, #14]
 8002d5c:	793b      	ldrb	r3, [r7, #4]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d3ad      	bcc.n	8002cbe <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002d62:	bf00      	nop
 8002d64:	bf00      	nop
 8002d66:	3714      	adds	r7, #20
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd90      	pop	{r4, r7, pc}
 8002d6c:	0800dd44 	.word	0x0800dd44
 8002d70:	0800e1b8 	.word	0x0800e1b8

08002d74 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af02      	add	r7, sp, #8
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	603a      	str	r2, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
 8002d80:	460b      	mov	r3, r1
 8002d82:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002d84:	e01f      	b.n	8002dc6 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	2b7a      	cmp	r3, #122	; 0x7a
 8002d8a:	d904      	bls.n	8002d96 <OLED_ShowString+0x22>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	71fb      	strb	r3, [r7, #7]
 8002d90:	79bb      	ldrb	r3, [r7, #6]
 8002d92:	3310      	adds	r3, #16
 8002d94:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002d96:	79bb      	ldrb	r3, [r7, #6]
 8002d98:	2b3a      	cmp	r3, #58	; 0x3a
 8002d9a:	d905      	bls.n	8002da8 <OLED_ShowString+0x34>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	71fb      	strb	r3, [r7, #7]
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	71bb      	strb	r3, [r7, #6]
 8002da4:	f7ff fef4 	bl	8002b90 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	781a      	ldrb	r2, [r3, #0]
 8002dac:	79b9      	ldrb	r1, [r7, #6]
 8002dae:	79f8      	ldrb	r0, [r7, #7]
 8002db0:	2301      	movs	r3, #1
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	230c      	movs	r3, #12
 8002db6:	f7ff ff6b 	bl	8002c90 <OLED_ShowChar>
        x+=8;
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	3308      	adds	r3, #8
 8002dbe:	71fb      	strb	r3, [r7, #7]
        p++;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1db      	bne.n	8002d86 <OLED_ShowString+0x12>
    }  
}	 
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <OLED_Init>:

void OLED_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002ddc:	f002 fa26 	bl	800522c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002de0:	4b41      	ldr	r3, [pc, #260]	; (8002ee8 <OLED_Init+0x110>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de4:	4a40      	ldr	r2, [pc, #256]	; (8002ee8 <OLED_Init+0x110>)
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	6713      	str	r3, [r2, #112]	; 0x70
 8002dec:	4b3e      	ldr	r3, [pc, #248]	; (8002ee8 <OLED_Init+0x110>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df0:	4a3d      	ldr	r2, [pc, #244]	; (8002ee8 <OLED_Init+0x110>)
 8002df2:	f023 0304 	bic.w	r3, r3, #4
 8002df6:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002df8:	f002 fa2c 	bl	8005254 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2180      	movs	r1, #128	; 0x80
 8002e00:	483a      	ldr	r0, [pc, #232]	; (8002eec <OLED_Init+0x114>)
 8002e02:	f001 f9d5 	bl	80041b0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002e06:	2064      	movs	r0, #100	; 0x64
 8002e08:	f000 fe6e 	bl	8003ae8 <HAL_Delay>
	OLED_RST_Set();
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	2180      	movs	r1, #128	; 0x80
 8002e10:	4836      	ldr	r0, [pc, #216]	; (8002eec <OLED_Init+0x114>)
 8002e12:	f001 f9cd 	bl	80041b0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8002e16:	2100      	movs	r1, #0
 8002e18:	20ae      	movs	r0, #174	; 0xae
 8002e1a:	f7ff fe37 	bl	8002a8c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8002e1e:	2100      	movs	r1, #0
 8002e20:	20d5      	movs	r0, #213	; 0xd5
 8002e22:	f7ff fe33 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002e26:	2100      	movs	r1, #0
 8002e28:	2050      	movs	r0, #80	; 0x50
 8002e2a:	f7ff fe2f 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8002e2e:	2100      	movs	r1, #0
 8002e30:	20a8      	movs	r0, #168	; 0xa8
 8002e32:	f7ff fe2b 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002e36:	2100      	movs	r1, #0
 8002e38:	203f      	movs	r0, #63	; 0x3f
 8002e3a:	f7ff fe27 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8002e3e:	2100      	movs	r1, #0
 8002e40:	20d3      	movs	r0, #211	; 0xd3
 8002e42:	f7ff fe23 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002e46:	2100      	movs	r1, #0
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f7ff fe1f 	bl	8002a8c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8002e4e:	2100      	movs	r1, #0
 8002e50:	2040      	movs	r0, #64	; 0x40
 8002e52:	f7ff fe1b 	bl	8002a8c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002e56:	2100      	movs	r1, #0
 8002e58:	208d      	movs	r0, #141	; 0x8d
 8002e5a:	f7ff fe17 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8002e5e:	2100      	movs	r1, #0
 8002e60:	2014      	movs	r0, #20
 8002e62:	f7ff fe13 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002e66:	2100      	movs	r1, #0
 8002e68:	2020      	movs	r0, #32
 8002e6a:	f7ff fe0f 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8002e6e:	2100      	movs	r1, #0
 8002e70:	2002      	movs	r0, #2
 8002e72:	f7ff fe0b 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002e76:	2100      	movs	r1, #0
 8002e78:	20a1      	movs	r0, #161	; 0xa1
 8002e7a:	f7ff fe07 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8002e7e:	2100      	movs	r1, #0
 8002e80:	20c0      	movs	r0, #192	; 0xc0
 8002e82:	f7ff fe03 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002e86:	2100      	movs	r1, #0
 8002e88:	20da      	movs	r0, #218	; 0xda
 8002e8a:	f7ff fdff 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8002e8e:	2100      	movs	r1, #0
 8002e90:	2012      	movs	r0, #18
 8002e92:	f7ff fdfb 	bl	8002a8c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8002e96:	2100      	movs	r1, #0
 8002e98:	2081      	movs	r0, #129	; 0x81
 8002e9a:	f7ff fdf7 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	20ef      	movs	r0, #239	; 0xef
 8002ea2:	f7ff fdf3 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	20d9      	movs	r0, #217	; 0xd9
 8002eaa:	f7ff fdef 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002eae:	2100      	movs	r1, #0
 8002eb0:	20f1      	movs	r0, #241	; 0xf1
 8002eb2:	f7ff fdeb 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	20db      	movs	r0, #219	; 0xdb
 8002eba:	f7ff fde7 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	2030      	movs	r0, #48	; 0x30
 8002ec2:	f7ff fde3 	bl	8002a8c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	20a4      	movs	r0, #164	; 0xa4
 8002eca:	f7ff fddf 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8002ece:	2100      	movs	r1, #0
 8002ed0:	20a6      	movs	r0, #166	; 0xa6
 8002ed2:	f7ff fddb 	bl	8002a8c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8002ed6:	2100      	movs	r1, #0
 8002ed8:	20af      	movs	r0, #175	; 0xaf
 8002eda:	f7ff fdd7 	bl	8002a8c <OLED_WR_Byte>
	OLED_Clear(); 
 8002ede:	f7ff fe57 	bl	8002b90 <OLED_Clear>
}
 8002ee2:	bf00      	nop
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40023800 	.word	0x40023800
 8002eec:	40021000 	.word	0x40021000

08002ef0 <pid_reset>:
#include "pid.h"

void pid_reset(PidDef *def) {
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
	def->errorArea = 0;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	605a      	str	r2, [r3, #4]
	def->errorOld = 0;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f04f 0200 	mov.w	r2, #0
 8002f06:	601a      	str	r2, [r3, #0]
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <pid_init>:

void pid_init(PidDef *def, float Kp, float Ki, float Kd) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f20:	edc7 0a01 	vstr	s1, [r7, #4]
 8002f24:	ed87 1a00 	vstr	s2, [r7]
	pid_reset(def);
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f7ff ffe1 	bl	8002ef0 <pid_reset>

	def->Kp = Kp;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	68ba      	ldr	r2, [r7, #8]
 8002f32:	609a      	str	r2, [r3, #8]
	def->Ki = Ki;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	60da      	str	r2, [r3, #12]
	def->Kd = Kd;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	611a      	str	r2, [r3, #16]
}
 8002f40:	bf00      	nop
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <pid_adjust>:

float pid_adjust(PidDef *def, float error) {
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	ed87 0a00 	vstr	s0, [r7]
	def->errorArea += error;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f5a:	edd7 7a00 	vldr	s15, [r7]
 8002f5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	edc3 7a01 	vstr	s15, [r3, #4]
	float errorRate = (error - def->errorOld);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	edd3 7a00 	vldr	s15, [r3]
 8002f6e:	ed97 7a00 	vldr	s14, [r7]
 8002f72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f76:	edc7 7a03 	vstr	s15, [r7, #12]
	def->errorOld = error;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	601a      	str	r2, [r3, #0]

	return error * def->Kp + def->errorArea * def->Ki + errorRate * def->Kd;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f86:	edd7 7a00 	vldr	s15, [r7]
 8002f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	edd3 6a04 	vldr	s13, [r3, #16]
 8002fa8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <lpf>:
static const float a_heading = 0.65;
static const float a_mag = 0.9;
static float magOld[2];
static float headingRaw, headingOld;

static float lpf(float a, float old, float new) {
 8002fc2:	b480      	push	{r7}
 8002fc4:	b085      	sub	sp, #20
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	ed87 0a03 	vstr	s0, [r7, #12]
 8002fcc:	edc7 0a02 	vstr	s1, [r7, #8]
 8002fd0:	ed87 1a01 	vstr	s2, [r7, #4]
	return a * old + (1 - a) * new;
 8002fd4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002fd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fe0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002fe4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fe8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002fec:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ff0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8002ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
	...

08003008 <sensors_init>:

static I2C_HandleTypeDef *hi2c1_ptr;
static Sensors *sensors_ptr;

void sensors_init(I2C_HandleTypeDef *i2c_ptr, Sensors *sens_ptr) {
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
	hi2c1_ptr = i2c_ptr;
 8003012:	4a0f      	ldr	r2, [pc, #60]	; (8003050 <sensors_init+0x48>)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6013      	str	r3, [r2, #0]
	sensors_ptr = sens_ptr;
 8003018:	4a0e      	ldr	r2, [pc, #56]	; (8003054 <sensors_init+0x4c>)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	6013      	str	r3, [r2, #0]

	ICM20948_init(hi2c1_ptr, ICM_I2C_ADDR, GYRO_SENS, ACCEL_SENS);
 800301e:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <sensors_init+0x48>)
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	2203      	movs	r2, #3
 8003024:	2303      	movs	r3, #3
 8003026:	2100      	movs	r1, #0
 8003028:	f7fe f8c2 	bl	80011b0 <ICM20948_init>
	ICM20948_readMagnetometer_XY(hi2c1_ptr, magOld); //pre-load magOld values.
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <sensors_init+0x48>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4909      	ldr	r1, [pc, #36]	; (8003058 <sensors_init+0x50>)
 8003032:	4618      	mov	r0, r3
 8003034:	f7fe fac4 	bl	80015c0 <ICM20948_readMagnetometer_XY>

	sens_ptr->gyroZ_bias = 0;
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	f04f 0200 	mov.w	r2, #0
 800303e:	615a      	str	r2, [r3, #20]
	sens_ptr->heading_bias = 0;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003048:	bf00      	nop
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	200008a0 	.word	0x200008a0
 8003054:	200008a4 	.word	0x200008a4
 8003058:	20000898 	.word	0x20000898

0800305c <sensors_read_gyroZ>:


void sensors_read_gyroZ() {
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
	float val;
	ICM20948_readGyroscope_Z(hi2c1_ptr, ICM_I2C_ADDR, GYRO_SENS, &val);
 8003062:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <sensors_read_gyroZ+0x34>)
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	2203      	movs	r2, #3
 8003068:	1d3b      	adds	r3, r7, #4
 800306a:	2100      	movs	r1, #0
 800306c:	f7fe f924 	bl	80012b8 <ICM20948_readGyroscope_Z>
	sensors_ptr->gyroZ = val - sensors_ptr->gyroZ_bias;
 8003070:	ed97 7a01 	vldr	s14, [r7, #4]
 8003074:	4b07      	ldr	r3, [pc, #28]	; (8003094 <sensors_read_gyroZ+0x38>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	edd3 7a05 	vldr	s15, [r3, #20]
 800307c:	4b05      	ldr	r3, [pc, #20]	; (8003094 <sensors_read_gyroZ+0x38>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003084:	edc3 7a00 	vstr	s15, [r3]
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	200008a0 	.word	0x200008a0
 8003094:	200008a4 	.word	0x200008a4

08003098 <read_mag_angle>:
			accel_new[i] - sensors_ptr->accel_bias[i]
		);
	}
}

static float read_mag_angle() {
 8003098:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800309c:	b085      	sub	sp, #20
 800309e:	af00      	add	r7, sp, #0
	//Calculate angle from X and Y
	float mag[2];
	ICM20948_readMagnetometer_XY(hi2c1_ptr, mag);
 80030a0:	4b3d      	ldr	r3, [pc, #244]	; (8003198 <read_mag_angle+0x100>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	1d3a      	adds	r2, r7, #4
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fe fa89 	bl	80015c0 <ICM20948_readMagnetometer_XY>
	for (uint8_t i = 0; i < 2; i++) {
 80030ae:	2300      	movs	r3, #0
 80030b0:	73fb      	strb	r3, [r7, #15]
 80030b2:	e02d      	b.n	8003110 <read_mag_angle+0x78>
		mag[i] = lpf(a_mag, magOld[i], mag[i]);
 80030b4:	eddf 6a39 	vldr	s13, [pc, #228]	; 800319c <read_mag_angle+0x104>
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
 80030ba:	4a39      	ldr	r2, [pc, #228]	; (80031a0 <read_mag_angle+0x108>)
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	edd3 7a00 	vldr	s15, [r3]
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	3310      	adds	r3, #16
 80030ca:	443b      	add	r3, r7
 80030cc:	3b0c      	subs	r3, #12
 80030ce:	ed93 7a00 	vldr	s14, [r3]
 80030d2:	7bfe      	ldrb	r6, [r7, #15]
 80030d4:	eeb0 1a47 	vmov.f32	s2, s14
 80030d8:	eef0 0a67 	vmov.f32	s1, s15
 80030dc:	eeb0 0a66 	vmov.f32	s0, s13
 80030e0:	f7ff ff6f 	bl	8002fc2 <lpf>
 80030e4:	eef0 7a40 	vmov.f32	s15, s0
 80030e8:	00b3      	lsls	r3, r6, #2
 80030ea:	3310      	adds	r3, #16
 80030ec:	443b      	add	r3, r7
 80030ee:	3b0c      	subs	r3, #12
 80030f0:	edc3 7a00 	vstr	s15, [r3]
		magOld[i] = mag[i];
 80030f4:	7bfa      	ldrb	r2, [r7, #15]
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	0092      	lsls	r2, r2, #2
 80030fa:	3210      	adds	r2, #16
 80030fc:	443a      	add	r2, r7
 80030fe:	3a0c      	subs	r2, #12
 8003100:	6812      	ldr	r2, [r2, #0]
 8003102:	4927      	ldr	r1, [pc, #156]	; (80031a0 <read_mag_angle+0x108>)
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 2; i++) {
 800310a:	7bfb      	ldrb	r3, [r7, #15]
 800310c:	3301      	adds	r3, #1
 800310e:	73fb      	strb	r3, [r7, #15]
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d9ce      	bls.n	80030b4 <read_mag_angle+0x1c>
	}
	magcal_adjust(mag);
 8003116:	1d3b      	adds	r3, r7, #4
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe fd3f 	bl	8001b9c <magcal_adjust>
	return -atan2(mag[1], mag[0]) * 180 / M_PI;
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	4618      	mov	r0, r3
 8003122:	f7fd fa11 	bl	8000548 <__aeabi_f2d>
 8003126:	4680      	mov	r8, r0
 8003128:	4689      	mov	r9, r1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4618      	mov	r0, r3
 800312e:	f7fd fa0b 	bl	8000548 <__aeabi_f2d>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	ec43 2b11 	vmov	d1, r2, r3
 800313a:	ec49 8b10 	vmov	d0, r8, r9
 800313e:	f009 fad3 	bl	800c6e8 <atan2>
 8003142:	ec53 2b10 	vmov	r2, r3, d0
 8003146:	4614      	mov	r4, r2
 8003148:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	4b14      	ldr	r3, [pc, #80]	; (80031a4 <read_mag_angle+0x10c>)
 8003152:	4620      	mov	r0, r4
 8003154:	4629      	mov	r1, r5
 8003156:	f7fd fa4f 	bl	80005f8 <__aeabi_dmul>
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	4610      	mov	r0, r2
 8003160:	4619      	mov	r1, r3
 8003162:	a30b      	add	r3, pc, #44	; (adr r3, 8003190 <read_mag_angle+0xf8>)
 8003164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003168:	f7fd fb70 	bl	800084c <__aeabi_ddiv>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4610      	mov	r0, r2
 8003172:	4619      	mov	r1, r3
 8003174:	f7fd fd38 	bl	8000be8 <__aeabi_d2f>
 8003178:	4603      	mov	r3, r0
 800317a:	ee07 3a90 	vmov	s15, r3
}
 800317e:	eeb0 0a67 	vmov.f32	s0, s15
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800318a:	bf00      	nop
 800318c:	f3af 8000 	nop.w
 8003190:	54442d18 	.word	0x54442d18
 8003194:	400921fb 	.word	0x400921fb
 8003198:	200008a0 	.word	0x200008a0
 800319c:	3f666666 	.word	0x3f666666
 80031a0:	20000898 	.word	0x20000898
 80031a4:	40668000 	.word	0x40668000

080031a8 <sensors_set_bias>:

	if (sensors_ptr->heading < -180) sensors_ptr->heading += 360;
	else if (sensors_ptr->heading > 180) sensors_ptr->heading -= 360;
}

void sensors_set_bias(uint16_t count) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	80fb      	strh	r3, [r7, #6]
	float gyroZTotal = 0, gyroZ = 0, headingTotal = 0;
 80031b2:	f04f 0300 	mov.w	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	60bb      	str	r3, [r7, #8]
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	613b      	str	r3, [r7, #16]
	for (uint16_t i = 0; i < count; i++) {
 80031c4:	2300      	movs	r3, #0
 80031c6:	81fb      	strh	r3, [r7, #14]
 80031c8:	e025      	b.n	8003216 <sensors_set_bias+0x6e>
		ICM20948_readGyroscope_Z(hi2c1_ptr, ICM_I2C_ADDR, GYRO_SENS, &gyroZ); //gyroscope bias
 80031ca:	4b24      	ldr	r3, [pc, #144]	; (800325c <sensors_set_bias+0xb4>)
 80031cc:	6818      	ldr	r0, [r3, #0]
 80031ce:	2203      	movs	r2, #3
 80031d0:	f107 0308 	add.w	r3, r7, #8
 80031d4:	2100      	movs	r1, #0
 80031d6:	f7fe f86f 	bl	80012b8 <ICM20948_readGyroscope_Z>
		gyroZTotal += gyroZ;
 80031da:	edd7 7a02 	vldr	s15, [r7, #8]
 80031de:	ed97 7a05 	vldr	s14, [r7, #20]
 80031e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e6:	edc7 7a05 	vstr	s15, [r7, #20]
		ICM20948_readAccelerometer_all(hi2c1_ptr, ICM_I2C_ADDR, ACCEL_SENS, sensors_ptr->accel_bias); //accelerometer bias
 80031ea:	4b1c      	ldr	r3, [pc, #112]	; (800325c <sensors_set_bias+0xb4>)
 80031ec:	6818      	ldr	r0, [r3, #0]
 80031ee:	2203      	movs	r2, #3
 80031f0:	4b1b      	ldr	r3, [pc, #108]	; (8003260 <sensors_set_bias+0xb8>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	3318      	adds	r3, #24
 80031f6:	2100      	movs	r1, #0
 80031f8:	f7fe f8de 	bl	80013b8 <ICM20948_readAccelerometer_all>
		headingTotal += read_mag_angle(); //heading bias
 80031fc:	f7ff ff4c 	bl	8003098 <read_mag_angle>
 8003200:	eeb0 7a40 	vmov.f32	s14, s0
 8003204:	edd7 7a04 	vldr	s15, [r7, #16]
 8003208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800320c:	edc7 7a04 	vstr	s15, [r7, #16]
	for (uint16_t i = 0; i < count; i++) {
 8003210:	89fb      	ldrh	r3, [r7, #14]
 8003212:	3301      	adds	r3, #1
 8003214:	81fb      	strh	r3, [r7, #14]
 8003216:	89fa      	ldrh	r2, [r7, #14]
 8003218:	88fb      	ldrh	r3, [r7, #6]
 800321a:	429a      	cmp	r2, r3
 800321c:	d3d5      	bcc.n	80031ca <sensors_set_bias+0x22>
	}

	sensors_ptr->gyroZ_bias = gyroZTotal / count;
 800321e:	88fb      	ldrh	r3, [r7, #6]
 8003220:	ee07 3a90 	vmov	s15, r3
 8003224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003228:	4b0d      	ldr	r3, [pc, #52]	; (8003260 <sensors_set_bias+0xb8>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	edd7 6a05 	vldr	s13, [r7, #20]
 8003230:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003234:	edc3 7a05 	vstr	s15, [r3, #20]
	sensors_ptr->heading_bias = headingTotal / count;
 8003238:	88fb      	ldrh	r3, [r7, #6]
 800323a:	ee07 3a90 	vmov	s15, r3
 800323e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003242:	4b07      	ldr	r3, [pc, #28]	; (8003260 <sensors_set_bias+0xb8>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	edd7 6a04 	vldr	s13, [r7, #16]
 800324a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800324e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
}
 8003252:	bf00      	nop
 8003254:	3718      	adds	r7, #24
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	200008a0 	.word	0x200008a0
 8003260:	200008a4 	.word	0x200008a4

08003264 <servo_init>:
#include "servo.h"

static TIM_HandleTypeDef *pwm_tim;

void servo_init(TIM_HandleTypeDef *pwm) {
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
	pwm_tim = pwm;
 800326c:	4a05      	ldr	r2, [pc, #20]	; (8003284 <servo_init+0x20>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(pwm, SERVO_PWM_CHANNEL);
 8003272:	2100      	movs	r1, #0
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f002 fdcb 	bl	8005e10 <HAL_TIM_PWM_Start>
}
 800327a:	bf00      	nop
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	200008a8 	.word	0x200008a8

08003288 <setServoVal>:

static void setServoVal(uint32_t val) {
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	pwm_tim->Instance->CCR1 = val;
 8003290:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <setServoVal+0x20>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	635a      	str	r2, [r3, #52]	; 0x34
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	200008a8 	.word	0x200008a8

080032ac <servo_setAngle>:

void servo_setAngle(float angle) {
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	ed87 0a01 	vstr	s0, [r7, #4]
	//clamp angle to within width.
	if (angle < -SERVO_WIDTH) angle = -SERVO_WIDTH;
 80032b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80032ba:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 80032be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c6:	d502      	bpl.n	80032ce <servo_setAngle+0x22>
 80032c8:	4b21      	ldr	r3, [pc, #132]	; (8003350 <servo_setAngle+0xa4>)
 80032ca:	607b      	str	r3, [r7, #4]
 80032cc:	e00a      	b.n	80032e4 <servo_setAngle+0x38>
	else if (angle > SERVO_WIDTH) angle = SERVO_WIDTH;
 80032ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80032d2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80032d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032de:	dd01      	ble.n	80032e4 <servo_setAngle+0x38>
 80032e0:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <servo_setAngle+0xa8>)
 80032e2:	607b      	str	r3, [r7, #4]

	uint32_t val;
	if (angle < 0) {
 80032e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80032e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f0:	d513      	bpl.n	800331a <servo_setAngle+0x6e>
		val = SERVO_PULSE_0 + (SERVO_PULSE_0 - SERVO_PULSE_L) * angle / SERVO_WIDTH;
 80032f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80032f6:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8003358 <servo_setAngle+0xac>
 80032fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032fe:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8003302:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003306:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800335c <servo_setAngle+0xb0>
 800330a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800330e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003312:	ee17 3a90 	vmov	r3, s15
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	e012      	b.n	8003340 <servo_setAngle+0x94>
	} else {
		val = SERVO_PULSE_0 + (SERVO_PULSE_R - SERVO_PULSE_0) * angle / SERVO_WIDTH;
 800331a:	edd7 7a01 	vldr	s15, [r7, #4]
 800331e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003360 <servo_setAngle+0xb4>
 8003322:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003326:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 800332a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800332e:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800335c <servo_setAngle+0xb0>
 8003332:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800333a:	ee17 3a90 	vmov	r3, s15
 800333e:	60fb      	str	r3, [r7, #12]
	}

	setServoVal(val);
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f7ff ffa1 	bl	8003288 <setServoVal>
}
 8003346:	bf00      	nop
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	c1c80000 	.word	0xc1c80000
 8003354:	41c80000 	.word	0x41c80000
 8003358:	449c4000 	.word	0x449c4000
 800335c:	45979000 	.word	0x45979000
 8003360:	4512e000 	.word	0x4512e000

08003364 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	607b      	str	r3, [r7, #4]
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <HAL_MspInit+0x4c>)
 8003370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003372:	4a0f      	ldr	r2, [pc, #60]	; (80033b0 <HAL_MspInit+0x4c>)
 8003374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003378:	6453      	str	r3, [r2, #68]	; 0x44
 800337a:	4b0d      	ldr	r3, [pc, #52]	; (80033b0 <HAL_MspInit+0x4c>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003382:	607b      	str	r3, [r7, #4]
 8003384:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	603b      	str	r3, [r7, #0]
 800338a:	4b09      	ldr	r3, [pc, #36]	; (80033b0 <HAL_MspInit+0x4c>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	4a08      	ldr	r2, [pc, #32]	; (80033b0 <HAL_MspInit+0x4c>)
 8003390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003394:	6413      	str	r3, [r2, #64]	; 0x40
 8003396:	4b06      	ldr	r3, [pc, #24]	; (80033b0 <HAL_MspInit+0x4c>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800339e:	603b      	str	r3, [r7, #0]
 80033a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a2:	bf00      	nop
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800

080033b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08a      	sub	sp, #40	; 0x28
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 0314 	add.w	r3, r7, #20
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a19      	ldr	r2, [pc, #100]	; (8003438 <HAL_I2C_MspInit+0x84>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d12c      	bne.n	8003430 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	613b      	str	r3, [r7, #16]
 80033da:	4b18      	ldr	r3, [pc, #96]	; (800343c <HAL_I2C_MspInit+0x88>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	4a17      	ldr	r2, [pc, #92]	; (800343c <HAL_I2C_MspInit+0x88>)
 80033e0:	f043 0302 	orr.w	r3, r3, #2
 80033e4:	6313      	str	r3, [r2, #48]	; 0x30
 80033e6:	4b15      	ldr	r3, [pc, #84]	; (800343c <HAL_I2C_MspInit+0x88>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ICM_SCL_Pin|ICM_SDA_Pin;
 80033f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80033f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033f8:	2312      	movs	r3, #18
 80033fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003400:	2303      	movs	r3, #3
 8003402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003404:	2304      	movs	r3, #4
 8003406:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	4619      	mov	r1, r3
 800340e:	480c      	ldr	r0, [pc, #48]	; (8003440 <HAL_I2C_MspInit+0x8c>)
 8003410:	f000 fd32 	bl	8003e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003414:	2300      	movs	r3, #0
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	4b08      	ldr	r3, [pc, #32]	; (800343c <HAL_I2C_MspInit+0x88>)
 800341a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341c:	4a07      	ldr	r2, [pc, #28]	; (800343c <HAL_I2C_MspInit+0x88>)
 800341e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003422:	6413      	str	r3, [r2, #64]	; 0x40
 8003424:	4b05      	ldr	r3, [pc, #20]	; (800343c <HAL_I2C_MspInit+0x88>)
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003430:	bf00      	nop
 8003432:	3728      	adds	r7, #40	; 0x28
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40005400 	.word	0x40005400
 800343c:	40023800 	.word	0x40023800
 8003440:	40020400 	.word	0x40020400

08003444 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a22      	ldr	r2, [pc, #136]	; (80034dc <HAL_TIM_Base_MspInit+0x98>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d10e      	bne.n	8003474 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003456:	2300      	movs	r3, #0
 8003458:	617b      	str	r3, [r7, #20]
 800345a:	4b21      	ldr	r3, [pc, #132]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	4a20      	ldr	r2, [pc, #128]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 8003460:	f043 0301 	orr.w	r3, r3, #1
 8003464:	6453      	str	r3, [r2, #68]	; 0x44
 8003466:	4b1e      	ldr	r3, [pc, #120]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 8003468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	617b      	str	r3, [r7, #20]
 8003470:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003472:	e02e      	b.n	80034d2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a1a      	ldr	r2, [pc, #104]	; (80034e4 <HAL_TIM_Base_MspInit+0xa0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d116      	bne.n	80034ac <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	4b17      	ldr	r3, [pc, #92]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	4a16      	ldr	r2, [pc, #88]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 8003488:	f043 0304 	orr.w	r3, r3, #4
 800348c:	6413      	str	r3, [r2, #64]	; 0x40
 800348e:	4b14      	ldr	r3, [pc, #80]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800349a:	2200      	movs	r2, #0
 800349c:	2100      	movs	r1, #0
 800349e:	201e      	movs	r0, #30
 80034a0:	f000 fc21 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034a4:	201e      	movs	r0, #30
 80034a6:	f000 fc3a 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 80034aa:	e012      	b.n	80034d2 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM8)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a0d      	ldr	r2, [pc, #52]	; (80034e8 <HAL_TIM_Base_MspInit+0xa4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d10d      	bne.n	80034d2 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]
 80034ba:	4b09      	ldr	r3, [pc, #36]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 80034bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034be:	4a08      	ldr	r2, [pc, #32]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 80034c0:	f043 0302 	orr.w	r3, r3, #2
 80034c4:	6453      	str	r3, [r2, #68]	; 0x44
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <HAL_TIM_Base_MspInit+0x9c>)
 80034c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
}
 80034d2:	bf00      	nop
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40010000 	.word	0x40010000
 80034e0:	40023800 	.word	0x40023800
 80034e4:	40000800 	.word	0x40000800
 80034e8:	40010400 	.word	0x40010400

080034ec <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	; 0x30
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f4:	f107 031c 	add.w	r3, r7, #28
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d14b      	bne.n	80035a6 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	61bb      	str	r3, [r7, #24]
 8003512:	4b3f      	ldr	r3, [pc, #252]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	4a3e      	ldr	r2, [pc, #248]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	6413      	str	r3, [r2, #64]	; 0x40
 800351e:	4b3c      	ldr	r3, [pc, #240]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003522:	f003 0301 	and.w	r3, r3, #1
 8003526:	61bb      	str	r3, [r7, #24]
 8003528:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	4b38      	ldr	r3, [pc, #224]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003532:	4a37      	ldr	r2, [pc, #220]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	6313      	str	r3, [r2, #48]	; 0x30
 800353a:	4b35      	ldr	r3, [pc, #212]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 800353c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	617b      	str	r3, [r7, #20]
 8003544:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	4b31      	ldr	r3, [pc, #196]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	4a30      	ldr	r2, [pc, #192]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003550:	f043 0302 	orr.w	r3, r3, #2
 8003554:	6313      	str	r3, [r2, #48]	; 0x30
 8003556:	4b2e      	ldr	r3, [pc, #184]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	613b      	str	r3, [r7, #16]
 8003560:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTORA_CH1_Pin;
 8003562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003568:	2302      	movs	r3, #2
 800356a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356c:	2300      	movs	r3, #0
 800356e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003570:	2300      	movs	r3, #0
 8003572:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003574:	2301      	movs	r3, #1
 8003576:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTORA_CH1_GPIO_Port, &GPIO_InitStruct);
 8003578:	f107 031c 	add.w	r3, r7, #28
 800357c:	4619      	mov	r1, r3
 800357e:	4825      	ldr	r0, [pc, #148]	; (8003614 <HAL_TIM_Encoder_MspInit+0x128>)
 8003580:	f000 fc7a 	bl	8003e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTORA_CH2_Pin;
 8003584:	2308      	movs	r3, #8
 8003586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003588:	2302      	movs	r3, #2
 800358a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358c:	2300      	movs	r3, #0
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003590:	2300      	movs	r3, #0
 8003592:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003594:	2301      	movs	r3, #1
 8003596:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MOTORA_CH2_GPIO_Port, &GPIO_InitStruct);
 8003598:	f107 031c 	add.w	r3, r7, #28
 800359c:	4619      	mov	r1, r3
 800359e:	481e      	ldr	r0, [pc, #120]	; (8003618 <HAL_TIM_Encoder_MspInit+0x12c>)
 80035a0:	f000 fc6a 	bl	8003e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80035a4:	e030      	b.n	8003608 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a1c      	ldr	r2, [pc, #112]	; (800361c <HAL_TIM_Encoder_MspInit+0x130>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d12b      	bne.n	8003608 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035b0:	2300      	movs	r3, #0
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	4b16      	ldr	r3, [pc, #88]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	4a15      	ldr	r2, [pc, #84]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035ba:	f043 0302 	orr.w	r3, r3, #2
 80035be:	6413      	str	r3, [r2, #64]	; 0x40
 80035c0:	4b13      	ldr	r3, [pc, #76]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035cc:	2300      	movs	r3, #0
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	4b0f      	ldr	r3, [pc, #60]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d4:	4a0e      	ldr	r2, [pc, #56]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	6313      	str	r3, [r2, #48]	; 0x30
 80035dc:	4b0c      	ldr	r3, [pc, #48]	; (8003610 <HAL_TIM_Encoder_MspInit+0x124>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTORB_CH1_Pin|MOTORB_CH2_Pin;
 80035e8:	23c0      	movs	r3, #192	; 0xc0
 80035ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ec:	2302      	movs	r3, #2
 80035ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f0:	2300      	movs	r3, #0
 80035f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f4:	2300      	movs	r3, #0
 80035f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035f8:	2302      	movs	r3, #2
 80035fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035fc:	f107 031c 	add.w	r3, r7, #28
 8003600:	4619      	mov	r1, r3
 8003602:	4804      	ldr	r0, [pc, #16]	; (8003614 <HAL_TIM_Encoder_MspInit+0x128>)
 8003604:	f000 fc38 	bl	8003e78 <HAL_GPIO_Init>
}
 8003608:	bf00      	nop
 800360a:	3730      	adds	r7, #48	; 0x30
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40023800 	.word	0x40023800
 8003614:	40020000 	.word	0x40020000
 8003618:	40020400 	.word	0x40020400
 800361c:	40000400 	.word	0x40000400

08003620 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08a      	sub	sp, #40	; 0x28
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 0314 	add.w	r3, r7, #20
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a24      	ldr	r2, [pc, #144]	; (80036d0 <HAL_TIM_MspPostInit+0xb0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d11f      	bne.n	8003682 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
 8003646:	4b23      	ldr	r3, [pc, #140]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	4a22      	ldr	r2, [pc, #136]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 800364c:	f043 0310 	orr.w	r3, r3, #16
 8003650:	6313      	str	r3, [r2, #48]	; 0x30
 8003652:	4b20      	ldr	r3, [pc, #128]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	f003 0310 	and.w	r3, r3, #16
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 800365e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003664:	2302      	movs	r3, #2
 8003666:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003668:	2300      	movs	r3, #0
 800366a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800366c:	2300      	movs	r3, #0
 800366e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003670:	2301      	movs	r3, #1
 8003672:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 8003674:	f107 0314 	add.w	r3, r7, #20
 8003678:	4619      	mov	r1, r3
 800367a:	4817      	ldr	r0, [pc, #92]	; (80036d8 <HAL_TIM_MspPostInit+0xb8>)
 800367c:	f000 fbfc 	bl	8003e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003680:	e022      	b.n	80036c8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a15      	ldr	r2, [pc, #84]	; (80036dc <HAL_TIM_MspPostInit+0xbc>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d11d      	bne.n	80036c8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	4b10      	ldr	r3, [pc, #64]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 8003692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003694:	4a0f      	ldr	r2, [pc, #60]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 8003696:	f043 0304 	orr.w	r3, r3, #4
 800369a:	6313      	str	r3, [r2, #48]	; 0x30
 800369c:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <HAL_TIM_MspPostInit+0xb4>)
 800369e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTORA_PWM_Pin|MOTORB_PWM_Pin;
 80036a8:	23c0      	movs	r3, #192	; 0xc0
 80036aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ac:	2302      	movs	r3, #2
 80036ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b0:	2300      	movs	r3, #0
 80036b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b4:	2300      	movs	r3, #0
 80036b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80036b8:	2303      	movs	r3, #3
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036bc:	f107 0314 	add.w	r3, r7, #20
 80036c0:	4619      	mov	r1, r3
 80036c2:	4807      	ldr	r0, [pc, #28]	; (80036e0 <HAL_TIM_MspPostInit+0xc0>)
 80036c4:	f000 fbd8 	bl	8003e78 <HAL_GPIO_Init>
}
 80036c8:	bf00      	nop
 80036ca:	3728      	adds	r7, #40	; 0x28
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	40010000 	.word	0x40010000
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40010400 	.word	0x40010400
 80036e0:	40020800 	.word	0x40020800

080036e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08a      	sub	sp, #40	; 0x28
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ec:	f107 0314 	add.w	r3, r7, #20
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
 80036f4:	605a      	str	r2, [r3, #4]
 80036f6:	609a      	str	r2, [r3, #8]
 80036f8:	60da      	str	r2, [r3, #12]
 80036fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a1d      	ldr	r2, [pc, #116]	; (8003778 <HAL_UART_MspInit+0x94>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d134      	bne.n	8003770 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
 800370a:	4b1c      	ldr	r3, [pc, #112]	; (800377c <HAL_UART_MspInit+0x98>)
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	4a1b      	ldr	r2, [pc, #108]	; (800377c <HAL_UART_MspInit+0x98>)
 8003710:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003714:	6413      	str	r3, [r2, #64]	; 0x40
 8003716:	4b19      	ldr	r3, [pc, #100]	; (800377c <HAL_UART_MspInit+0x98>)
 8003718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800371e:	613b      	str	r3, [r7, #16]
 8003720:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003722:	2300      	movs	r3, #0
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	4b15      	ldr	r3, [pc, #84]	; (800377c <HAL_UART_MspInit+0x98>)
 8003728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372a:	4a14      	ldr	r2, [pc, #80]	; (800377c <HAL_UART_MspInit+0x98>)
 800372c:	f043 0304 	orr.w	r3, r3, #4
 8003730:	6313      	str	r3, [r2, #48]	; 0x30
 8003732:	4b12      	ldr	r3, [pc, #72]	; (800377c <HAL_UART_MspInit+0x98>)
 8003734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003736:	f003 0304 	and.w	r3, r3, #4
 800373a:	60fb      	str	r3, [r7, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800373e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003744:	2302      	movs	r3, #2
 8003746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003748:	2300      	movs	r3, #0
 800374a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800374c:	2303      	movs	r3, #3
 800374e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003750:	2307      	movs	r3, #7
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003754:	f107 0314 	add.w	r3, r7, #20
 8003758:	4619      	mov	r1, r3
 800375a:	4809      	ldr	r0, [pc, #36]	; (8003780 <HAL_UART_MspInit+0x9c>)
 800375c:	f000 fb8c 	bl	8003e78 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003760:	2200      	movs	r2, #0
 8003762:	2100      	movs	r1, #0
 8003764:	2027      	movs	r0, #39	; 0x27
 8003766:	f000 fabe 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800376a:	2027      	movs	r0, #39	; 0x27
 800376c:	f000 fad7 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003770:	bf00      	nop
 8003772:	3728      	adds	r7, #40	; 0x28
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40004800 	.word	0x40004800
 800377c:	40023800 	.word	0x40023800
 8003780:	40020800 	.word	0x40020800

08003784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003788:	e7fe      	b.n	8003788 <NMI_Handler+0x4>

0800378a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800378a:	b480      	push	{r7}
 800378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800378e:	e7fe      	b.n	800378e <HardFault_Handler+0x4>

08003790 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003794:	e7fe      	b.n	8003794 <MemManage_Handler+0x4>

08003796 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003796:	b480      	push	{r7}
 8003798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800379a:	e7fe      	b.n	800379a <BusFault_Handler+0x4>

0800379c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037a0:	e7fe      	b.n	80037a0 <UsageFault_Handler+0x4>

080037a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037a2:	b480      	push	{r7}
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037a6:	bf00      	nop
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037be:	b480      	push	{r7}
 80037c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037c2:	bf00      	nop
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037d0:	f000 f96a 	bl	8003aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037d4:	bf00      	nop
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80037dc:	4802      	ldr	r0, [pc, #8]	; (80037e8 <TIM4_IRQHandler+0x10>)
 80037de:	f002 fd33 	bl	8006248 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80037e2:	bf00      	nop
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000328 	.word	0x20000328

080037ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80037f0:	4802      	ldr	r0, [pc, #8]	; (80037fc <USART3_IRQHandler+0x10>)
 80037f2:	f003 fc9b 	bl	800712c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	200003b8 	.word	0x200003b8

08003800 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  return 1;
 8003804:	2301      	movs	r3, #1
}
 8003806:	4618      	mov	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <_kill>:

int _kill(int pid, int sig)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800381a:	f005 fc3f 	bl	800909c <__errno>
 800381e:	4603      	mov	r3, r0
 8003820:	2216      	movs	r2, #22
 8003822:	601a      	str	r2, [r3, #0]
  return -1;
 8003824:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <_exit>:

void _exit (int status)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003838:	f04f 31ff 	mov.w	r1, #4294967295
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f7ff ffe7 	bl	8003810 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003842:	e7fe      	b.n	8003842 <_exit+0x12>

08003844 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b086      	sub	sp, #24
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003850:	2300      	movs	r3, #0
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	e00a      	b.n	800386c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003856:	f3af 8000 	nop.w
 800385a:	4601      	mov	r1, r0
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	60ba      	str	r2, [r7, #8]
 8003862:	b2ca      	uxtb	r2, r1
 8003864:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	3301      	adds	r3, #1
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	697a      	ldr	r2, [r7, #20]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	429a      	cmp	r2, r3
 8003872:	dbf0      	blt.n	8003856 <_read+0x12>
  }

  return len;
 8003874:	687b      	ldr	r3, [r7, #4]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b086      	sub	sp, #24
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]
 800388e:	e009      	b.n	80038a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	60ba      	str	r2, [r7, #8]
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	3301      	adds	r3, #1
 80038a2:	617b      	str	r3, [r7, #20]
 80038a4:	697a      	ldr	r2, [r7, #20]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	dbf1      	blt.n	8003890 <_write+0x12>
  }
  return len;
 80038ac:	687b      	ldr	r3, [r7, #4]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3718      	adds	r7, #24
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <_close>:

int _close(int file)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b083      	sub	sp, #12
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80038be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
 80038d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038de:	605a      	str	r2, [r3, #4]
  return 0;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	370c      	adds	r7, #12
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <_isatty>:

int _isatty(int file)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80038f6:	2301      	movs	r3, #1
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
	...

08003920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003928:	4a14      	ldr	r2, [pc, #80]	; (800397c <_sbrk+0x5c>)
 800392a:	4b15      	ldr	r3, [pc, #84]	; (8003980 <_sbrk+0x60>)
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003934:	4b13      	ldr	r3, [pc, #76]	; (8003984 <_sbrk+0x64>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d102      	bne.n	8003942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <_sbrk+0x64>)
 800393e:	4a12      	ldr	r2, [pc, #72]	; (8003988 <_sbrk+0x68>)
 8003940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003942:	4b10      	ldr	r3, [pc, #64]	; (8003984 <_sbrk+0x64>)
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4413      	add	r3, r2
 800394a:	693a      	ldr	r2, [r7, #16]
 800394c:	429a      	cmp	r2, r3
 800394e:	d207      	bcs.n	8003960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003950:	f005 fba4 	bl	800909c <__errno>
 8003954:	4603      	mov	r3, r0
 8003956:	220c      	movs	r2, #12
 8003958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800395a:	f04f 33ff 	mov.w	r3, #4294967295
 800395e:	e009      	b.n	8003974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003960:	4b08      	ldr	r3, [pc, #32]	; (8003984 <_sbrk+0x64>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003966:	4b07      	ldr	r3, [pc, #28]	; (8003984 <_sbrk+0x64>)
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4413      	add	r3, r2
 800396e:	4a05      	ldr	r2, [pc, #20]	; (8003984 <_sbrk+0x64>)
 8003970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003972:	68fb      	ldr	r3, [r7, #12]
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	20020000 	.word	0x20020000
 8003980:	00000400 	.word	0x00000400
 8003984:	200008ac 	.word	0x200008ac
 8003988:	20000a00 	.word	0x20000a00

0800398c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003990:	4b06      	ldr	r3, [pc, #24]	; (80039ac <SystemInit+0x20>)
 8003992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003996:	4a05      	ldr	r2, [pc, #20]	; (80039ac <SystemInit+0x20>)
 8003998:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800399c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	e000ed00 	.word	0xe000ed00

080039b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80039b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80039e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80039b4:	f7ff ffea 	bl	800398c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80039b8:	480c      	ldr	r0, [pc, #48]	; (80039ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80039ba:	490d      	ldr	r1, [pc, #52]	; (80039f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80039bc:	4a0d      	ldr	r2, [pc, #52]	; (80039f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80039be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80039c0:	e002      	b.n	80039c8 <LoopCopyDataInit>

080039c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80039c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80039c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80039c6:	3304      	adds	r3, #4

080039c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80039c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80039ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80039cc:	d3f9      	bcc.n	80039c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80039ce:	4a0a      	ldr	r2, [pc, #40]	; (80039f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80039d0:	4c0a      	ldr	r4, [pc, #40]	; (80039fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80039d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80039d4:	e001      	b.n	80039da <LoopFillZerobss>

080039d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80039d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80039d8:	3204      	adds	r2, #4

080039da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80039da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80039dc:	d3fb      	bcc.n	80039d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80039de:	f005 fb63 	bl	80090a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80039e2:	f7fe f967 	bl	8001cb4 <main>
  bx  lr    
 80039e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80039e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80039ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039f0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80039f4:	0800ee40 	.word	0x0800ee40
  ldr r2, =_sbss
 80039f8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80039fc:	20000a00 	.word	0x20000a00

08003a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a00:	e7fe      	b.n	8003a00 <ADC_IRQHandler>
	...

08003a04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a08:	4b0e      	ldr	r3, [pc, #56]	; (8003a44 <HAL_Init+0x40>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a0d      	ldr	r2, [pc, #52]	; (8003a44 <HAL_Init+0x40>)
 8003a0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a14:	4b0b      	ldr	r3, [pc, #44]	; (8003a44 <HAL_Init+0x40>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a0a      	ldr	r2, [pc, #40]	; (8003a44 <HAL_Init+0x40>)
 8003a1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <HAL_Init+0x40>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a07      	ldr	r2, [pc, #28]	; (8003a44 <HAL_Init+0x40>)
 8003a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a2c:	2003      	movs	r0, #3
 8003a2e:	f000 f94f 	bl	8003cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a32:	200f      	movs	r0, #15
 8003a34:	f000 f808 	bl	8003a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a38:	f7ff fc94 	bl	8003364 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40023c00 	.word	0x40023c00

08003a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a50:	4b12      	ldr	r3, [pc, #72]	; (8003a9c <HAL_InitTick+0x54>)
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b12      	ldr	r3, [pc, #72]	; (8003aa0 <HAL_InitTick+0x58>)
 8003a56:	781b      	ldrb	r3, [r3, #0]
 8003a58:	4619      	mov	r1, r3
 8003a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 f967 	bl	8003d3a <HAL_SYSTICK_Config>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e00e      	b.n	8003a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b0f      	cmp	r3, #15
 8003a7a:	d80a      	bhi.n	8003a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	6879      	ldr	r1, [r7, #4]
 8003a80:	f04f 30ff 	mov.w	r0, #4294967295
 8003a84:	f000 f92f 	bl	8003ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a88:	4a06      	ldr	r2, [pc, #24]	; (8003aa4 <HAL_InitTick+0x5c>)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	e000      	b.n	8003a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	20000000 	.word	0x20000000
 8003aa0:	20000008 	.word	0x20000008
 8003aa4:	20000004 	.word	0x20000004

08003aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003aac:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <HAL_IncTick+0x20>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	4b06      	ldr	r3, [pc, #24]	; (8003acc <HAL_IncTick+0x24>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4413      	add	r3, r2
 8003ab8:	4a04      	ldr	r2, [pc, #16]	; (8003acc <HAL_IncTick+0x24>)
 8003aba:	6013      	str	r3, [r2, #0]
}
 8003abc:	bf00      	nop
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	20000008 	.word	0x20000008
 8003acc:	200008b0 	.word	0x200008b0

08003ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8003ad4:	4b03      	ldr	r3, [pc, #12]	; (8003ae4 <HAL_GetTick+0x14>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	200008b0 	.word	0x200008b0

08003ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003af0:	f7ff ffee 	bl	8003ad0 <HAL_GetTick>
 8003af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b00:	d005      	beq.n	8003b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b02:	4b0a      	ldr	r3, [pc, #40]	; (8003b2c <HAL_Delay+0x44>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4413      	add	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b0e:	bf00      	nop
 8003b10:	f7ff ffde 	bl	8003ad0 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d8f7      	bhi.n	8003b10 <HAL_Delay+0x28>
  {
  }
}
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	20000008 	.word	0x20000008

08003b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <__NVIC_SetPriorityGrouping+0x44>)
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b62:	4a04      	ldr	r2, [pc, #16]	; (8003b74 <__NVIC_SetPriorityGrouping+0x44>)
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	60d3      	str	r3, [r2, #12]
}
 8003b68:	bf00      	nop
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	e000ed00 	.word	0xe000ed00

08003b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b7c:	4b04      	ldr	r3, [pc, #16]	; (8003b90 <__NVIC_GetPriorityGrouping+0x18>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	f003 0307 	and.w	r3, r3, #7
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	e000ed00 	.word	0xe000ed00

08003b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	db0b      	blt.n	8003bbe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ba6:	79fb      	ldrb	r3, [r7, #7]
 8003ba8:	f003 021f 	and.w	r2, r3, #31
 8003bac:	4907      	ldr	r1, [pc, #28]	; (8003bcc <__NVIC_EnableIRQ+0x38>)
 8003bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	e000e100 	.word	0xe000e100

08003bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	6039      	str	r1, [r7, #0]
 8003bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	db0a      	blt.n	8003bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	490c      	ldr	r1, [pc, #48]	; (8003c1c <__NVIC_SetPriority+0x4c>)
 8003bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bee:	0112      	lsls	r2, r2, #4
 8003bf0:	b2d2      	uxtb	r2, r2
 8003bf2:	440b      	add	r3, r1
 8003bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bf8:	e00a      	b.n	8003c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4908      	ldr	r1, [pc, #32]	; (8003c20 <__NVIC_SetPriority+0x50>)
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	f003 030f 	and.w	r3, r3, #15
 8003c06:	3b04      	subs	r3, #4
 8003c08:	0112      	lsls	r2, r2, #4
 8003c0a:	b2d2      	uxtb	r2, r2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	761a      	strb	r2, [r3, #24]
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000e100 	.word	0xe000e100
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b089      	sub	sp, #36	; 0x24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	f1c3 0307 	rsb	r3, r3, #7
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	bf28      	it	cs
 8003c42:	2304      	movcs	r3, #4
 8003c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c46:	69fb      	ldr	r3, [r7, #28]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d902      	bls.n	8003c54 <NVIC_EncodePriority+0x30>
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	3b03      	subs	r3, #3
 8003c52:	e000      	b.n	8003c56 <NVIC_EncodePriority+0x32>
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c58:	f04f 32ff 	mov.w	r2, #4294967295
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c62:	43da      	mvns	r2, r3
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	401a      	ands	r2, r3
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	fa01 f303 	lsl.w	r3, r1, r3
 8003c76:	43d9      	mvns	r1, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c7c:	4313      	orrs	r3, r2
         );
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3724      	adds	r7, #36	; 0x24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
	...

08003c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c9c:	d301      	bcc.n	8003ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e00f      	b.n	8003cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ca2:	4a0a      	ldr	r2, [pc, #40]	; (8003ccc <SysTick_Config+0x40>)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003caa:	210f      	movs	r1, #15
 8003cac:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb0:	f7ff ff8e 	bl	8003bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cb4:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <SysTick_Config+0x40>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cba:	4b04      	ldr	r3, [pc, #16]	; (8003ccc <SysTick_Config+0x40>)
 8003cbc:	2207      	movs	r2, #7
 8003cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	e000e010 	.word	0xe000e010

08003cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ff29 	bl	8003b30 <__NVIC_SetPriorityGrouping>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b086      	sub	sp, #24
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf8:	f7ff ff3e 	bl	8003b78 <__NVIC_GetPriorityGrouping>
 8003cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68b9      	ldr	r1, [r7, #8]
 8003d02:	6978      	ldr	r0, [r7, #20]
 8003d04:	f7ff ff8e 	bl	8003c24 <NVIC_EncodePriority>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff5d 	bl	8003bd0 <__NVIC_SetPriority>
}
 8003d16:	bf00      	nop
 8003d18:	3718      	adds	r7, #24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	4603      	mov	r3, r0
 8003d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff31 	bl	8003b94 <__NVIC_EnableIRQ>
}
 8003d32:	bf00      	nop
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d3a:	b580      	push	{r7, lr}
 8003d3c:	b082      	sub	sp, #8
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff ffa2 	bl	8003c8c <SysTick_Config>
 8003d48:	4603      	mov	r3, r0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b084      	sub	sp, #16
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003d60:	f7ff feb6 	bl	8003ad0 <HAL_GetTick>
 8003d64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d008      	beq.n	8003d84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2280      	movs	r2, #128	; 0x80
 8003d76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e052      	b.n	8003e2a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0216 	bic.w	r2, r2, #22
 8003d92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003da2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d103      	bne.n	8003db4 <HAL_DMA_Abort+0x62>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d007      	beq.n	8003dc4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0208 	bic.w	r2, r2, #8
 8003dc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0201 	bic.w	r2, r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dd4:	e013      	b.n	8003dfe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dd6:	f7ff fe7b 	bl	8003ad0 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b05      	cmp	r3, #5
 8003de2:	d90c      	bls.n	8003dfe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2220      	movs	r2, #32
 8003de8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2203      	movs	r2, #3
 8003dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e015      	b.n	8003e2a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e4      	bne.n	8003dd6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e10:	223f      	movs	r2, #63	; 0x3f
 8003e12:	409a      	lsls	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d004      	beq.n	8003e50 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2280      	movs	r2, #128	; 0x80
 8003e4a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e00c      	b.n	8003e6a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2205      	movs	r2, #5
 8003e54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0201 	bic.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
	...

08003e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b089      	sub	sp, #36	; 0x24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e82:	2300      	movs	r3, #0
 8003e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e8e:	2300      	movs	r3, #0
 8003e90:	61fb      	str	r3, [r7, #28]
 8003e92:	e16b      	b.n	800416c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e94:	2201      	movs	r2, #1
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	f040 815a 	bne.w	8004166 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d005      	beq.n	8003eca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d130      	bne.n	8003f2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	2203      	movs	r2, #3
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	43db      	mvns	r3, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	005b      	lsls	r3, r3, #1
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f00:	2201      	movs	r2, #1
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	091b      	lsrs	r3, r3, #4
 8003f16:	f003 0201 	and.w	r2, r3, #1
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 0303 	and.w	r3, r3, #3
 8003f34:	2b03      	cmp	r3, #3
 8003f36:	d017      	beq.n	8003f68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	2203      	movs	r2, #3
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	43db      	mvns	r3, r3
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f003 0303 	and.w	r3, r3, #3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d123      	bne.n	8003fbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	08da      	lsrs	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3208      	adds	r2, #8
 8003f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	220f      	movs	r2, #15
 8003f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f90:	43db      	mvns	r3, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	4013      	ands	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	691a      	ldr	r2, [r3, #16]
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	08da      	lsrs	r2, r3, #3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	3208      	adds	r2, #8
 8003fb6:	69b9      	ldr	r1, [r7, #24]
 8003fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	2203      	movs	r2, #3
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f003 0203 	and.w	r2, r3, #3
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 80b4 	beq.w	8004166 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ffe:	2300      	movs	r3, #0
 8004000:	60fb      	str	r3, [r7, #12]
 8004002:	4b60      	ldr	r3, [pc, #384]	; (8004184 <HAL_GPIO_Init+0x30c>)
 8004004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004006:	4a5f      	ldr	r2, [pc, #380]	; (8004184 <HAL_GPIO_Init+0x30c>)
 8004008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800400c:	6453      	str	r3, [r2, #68]	; 0x44
 800400e:	4b5d      	ldr	r3, [pc, #372]	; (8004184 <HAL_GPIO_Init+0x30c>)
 8004010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800401a:	4a5b      	ldr	r2, [pc, #364]	; (8004188 <HAL_GPIO_Init+0x310>)
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	089b      	lsrs	r3, r3, #2
 8004020:	3302      	adds	r3, #2
 8004022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	220f      	movs	r2, #15
 8004032:	fa02 f303 	lsl.w	r3, r2, r3
 8004036:	43db      	mvns	r3, r3
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	4013      	ands	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a52      	ldr	r2, [pc, #328]	; (800418c <HAL_GPIO_Init+0x314>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d02b      	beq.n	800409e <HAL_GPIO_Init+0x226>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a51      	ldr	r2, [pc, #324]	; (8004190 <HAL_GPIO_Init+0x318>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d025      	beq.n	800409a <HAL_GPIO_Init+0x222>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a50      	ldr	r2, [pc, #320]	; (8004194 <HAL_GPIO_Init+0x31c>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d01f      	beq.n	8004096 <HAL_GPIO_Init+0x21e>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a4f      	ldr	r2, [pc, #316]	; (8004198 <HAL_GPIO_Init+0x320>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d019      	beq.n	8004092 <HAL_GPIO_Init+0x21a>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a4e      	ldr	r2, [pc, #312]	; (800419c <HAL_GPIO_Init+0x324>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d013      	beq.n	800408e <HAL_GPIO_Init+0x216>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a4d      	ldr	r2, [pc, #308]	; (80041a0 <HAL_GPIO_Init+0x328>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00d      	beq.n	800408a <HAL_GPIO_Init+0x212>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a4c      	ldr	r2, [pc, #304]	; (80041a4 <HAL_GPIO_Init+0x32c>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <HAL_GPIO_Init+0x20e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a4b      	ldr	r2, [pc, #300]	; (80041a8 <HAL_GPIO_Init+0x330>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <HAL_GPIO_Init+0x20a>
 800407e:	2307      	movs	r3, #7
 8004080:	e00e      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 8004082:	2308      	movs	r3, #8
 8004084:	e00c      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 8004086:	2306      	movs	r3, #6
 8004088:	e00a      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 800408a:	2305      	movs	r3, #5
 800408c:	e008      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 800408e:	2304      	movs	r3, #4
 8004090:	e006      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 8004092:	2303      	movs	r3, #3
 8004094:	e004      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 8004096:	2302      	movs	r3, #2
 8004098:	e002      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 800409a:	2301      	movs	r3, #1
 800409c:	e000      	b.n	80040a0 <HAL_GPIO_Init+0x228>
 800409e:	2300      	movs	r3, #0
 80040a0:	69fa      	ldr	r2, [r7, #28]
 80040a2:	f002 0203 	and.w	r2, r2, #3
 80040a6:	0092      	lsls	r2, r2, #2
 80040a8:	4093      	lsls	r3, r2
 80040aa:	69ba      	ldr	r2, [r7, #24]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040b0:	4935      	ldr	r1, [pc, #212]	; (8004188 <HAL_GPIO_Init+0x310>)
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	089b      	lsrs	r3, r3, #2
 80040b6:	3302      	adds	r3, #2
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040be:	4b3b      	ldr	r3, [pc, #236]	; (80041ac <HAL_GPIO_Init+0x334>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	43db      	mvns	r3, r3
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	4013      	ands	r3, r2
 80040cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80040da:	69ba      	ldr	r2, [r7, #24]
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040e2:	4a32      	ldr	r2, [pc, #200]	; (80041ac <HAL_GPIO_Init+0x334>)
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040e8:	4b30      	ldr	r3, [pc, #192]	; (80041ac <HAL_GPIO_Init+0x334>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	43db      	mvns	r3, r3
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4013      	ands	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d003      	beq.n	800410c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	4313      	orrs	r3, r2
 800410a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800410c:	4a27      	ldr	r2, [pc, #156]	; (80041ac <HAL_GPIO_Init+0x334>)
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004112:	4b26      	ldr	r3, [pc, #152]	; (80041ac <HAL_GPIO_Init+0x334>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	43db      	mvns	r3, r3
 800411c:	69ba      	ldr	r2, [r7, #24]
 800411e:	4013      	ands	r3, r2
 8004120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004136:	4a1d      	ldr	r2, [pc, #116]	; (80041ac <HAL_GPIO_Init+0x334>)
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800413c:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_GPIO_Init+0x334>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	43db      	mvns	r3, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4013      	ands	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004160:	4a12      	ldr	r2, [pc, #72]	; (80041ac <HAL_GPIO_Init+0x334>)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	3301      	adds	r3, #1
 800416a:	61fb      	str	r3, [r7, #28]
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	2b0f      	cmp	r3, #15
 8004170:	f67f ae90 	bls.w	8003e94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	3724      	adds	r7, #36	; 0x24
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	40023800 	.word	0x40023800
 8004188:	40013800 	.word	0x40013800
 800418c:	40020000 	.word	0x40020000
 8004190:	40020400 	.word	0x40020400
 8004194:	40020800 	.word	0x40020800
 8004198:	40020c00 	.word	0x40020c00
 800419c:	40021000 	.word	0x40021000
 80041a0:	40021400 	.word	0x40021400
 80041a4:	40021800 	.word	0x40021800
 80041a8:	40021c00 	.word	0x40021c00
 80041ac:	40013c00 	.word	0x40013c00

080041b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	460b      	mov	r3, r1
 80041ba:	807b      	strh	r3, [r7, #2]
 80041bc:	4613      	mov	r3, r2
 80041be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041c0:	787b      	ldrb	r3, [r7, #1]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041c6:	887a      	ldrh	r2, [r7, #2]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041cc:	e003      	b.n	80041d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ce:	887b      	ldrh	r3, [r7, #2]
 80041d0:	041a      	lsls	r2, r3, #16
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	619a      	str	r2, [r3, #24]
}
 80041d6:	bf00      	nop
 80041d8:	370c      	adds	r7, #12
 80041da:	46bd      	mov	sp, r7
 80041dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e0:	4770      	bx	lr
	...

080041e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e12b      	b.n	800444e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d106      	bne.n	8004210 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7ff f8d2 	bl	80033b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2224      	movs	r2, #36	; 0x24
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0201 	bic.w	r2, r2, #1
 8004226:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004236:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004246:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004248:	f001 fc48 	bl	8005adc <HAL_RCC_GetPCLK1Freq>
 800424c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	4a81      	ldr	r2, [pc, #516]	; (8004458 <HAL_I2C_Init+0x274>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d807      	bhi.n	8004268 <HAL_I2C_Init+0x84>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4a80      	ldr	r2, [pc, #512]	; (800445c <HAL_I2C_Init+0x278>)
 800425c:	4293      	cmp	r3, r2
 800425e:	bf94      	ite	ls
 8004260:	2301      	movls	r3, #1
 8004262:	2300      	movhi	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	e006      	b.n	8004276 <HAL_I2C_Init+0x92>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4a7d      	ldr	r2, [pc, #500]	; (8004460 <HAL_I2C_Init+0x27c>)
 800426c:	4293      	cmp	r3, r2
 800426e:	bf94      	ite	ls
 8004270:	2301      	movls	r3, #1
 8004272:	2300      	movhi	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e0e7      	b.n	800444e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4a78      	ldr	r2, [pc, #480]	; (8004464 <HAL_I2C_Init+0x280>)
 8004282:	fba2 2303 	umull	r2, r3, r2, r3
 8004286:	0c9b      	lsrs	r3, r3, #18
 8004288:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	4a6a      	ldr	r2, [pc, #424]	; (8004458 <HAL_I2C_Init+0x274>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d802      	bhi.n	80042b8 <HAL_I2C_Init+0xd4>
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	3301      	adds	r3, #1
 80042b6:	e009      	b.n	80042cc <HAL_I2C_Init+0xe8>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042be:	fb02 f303 	mul.w	r3, r2, r3
 80042c2:	4a69      	ldr	r2, [pc, #420]	; (8004468 <HAL_I2C_Init+0x284>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	099b      	lsrs	r3, r3, #6
 80042ca:	3301      	adds	r3, #1
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	495c      	ldr	r1, [pc, #368]	; (8004458 <HAL_I2C_Init+0x274>)
 80042e8:	428b      	cmp	r3, r1
 80042ea:	d819      	bhi.n	8004320 <HAL_I2C_Init+0x13c>
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	1e59      	subs	r1, r3, #1
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042fa:	1c59      	adds	r1, r3, #1
 80042fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004300:	400b      	ands	r3, r1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00a      	beq.n	800431c <HAL_I2C_Init+0x138>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	1e59      	subs	r1, r3, #1
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	fbb1 f3f3 	udiv	r3, r1, r3
 8004314:	3301      	adds	r3, #1
 8004316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431a:	e051      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 800431c:	2304      	movs	r3, #4
 800431e:	e04f      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d111      	bne.n	800434c <HAL_I2C_Init+0x168>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	1e58      	subs	r0, r3, #1
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6859      	ldr	r1, [r3, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	440b      	add	r3, r1
 8004336:	fbb0 f3f3 	udiv	r3, r0, r3
 800433a:	3301      	adds	r3, #1
 800433c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	e012      	b.n	8004372 <HAL_I2C_Init+0x18e>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	1e58      	subs	r0, r3, #1
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6859      	ldr	r1, [r3, #4]
 8004354:	460b      	mov	r3, r1
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	0099      	lsls	r1, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004362:	3301      	adds	r3, #1
 8004364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004368:	2b00      	cmp	r3, #0
 800436a:	bf0c      	ite	eq
 800436c:	2301      	moveq	r3, #1
 800436e:	2300      	movne	r3, #0
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_I2C_Init+0x196>
 8004376:	2301      	movs	r3, #1
 8004378:	e022      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d10e      	bne.n	80043a0 <HAL_I2C_Init+0x1bc>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	1e58      	subs	r0, r3, #1
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	460b      	mov	r3, r1
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	440b      	add	r3, r1
 8004390:	fbb0 f3f3 	udiv	r3, r0, r3
 8004394:	3301      	adds	r3, #1
 8004396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800439e:	e00f      	b.n	80043c0 <HAL_I2C_Init+0x1dc>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1e58      	subs	r0, r3, #1
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6859      	ldr	r1, [r3, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	0099      	lsls	r1, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043b6:	3301      	adds	r3, #1
 80043b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	6809      	ldr	r1, [r1, #0]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	69da      	ldr	r2, [r3, #28]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80043ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6911      	ldr	r1, [r2, #16]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	68d2      	ldr	r2, [r2, #12]
 80043fa:	4311      	orrs	r1, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6812      	ldr	r2, [r2, #0]
 8004400:	430b      	orrs	r3, r1
 8004402:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695a      	ldr	r2, [r3, #20]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f042 0201 	orr.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2220      	movs	r2, #32
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3710      	adds	r7, #16
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	000186a0 	.word	0x000186a0
 800445c:	001e847f 	.word	0x001e847f
 8004460:	003d08ff 	.word	0x003d08ff
 8004464:	431bde83 	.word	0x431bde83
 8004468:	10624dd3 	.word	0x10624dd3

0800446c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b088      	sub	sp, #32
 8004470:	af02      	add	r7, sp, #8
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	4608      	mov	r0, r1
 8004476:	4611      	mov	r1, r2
 8004478:	461a      	mov	r2, r3
 800447a:	4603      	mov	r3, r0
 800447c:	817b      	strh	r3, [r7, #10]
 800447e:	460b      	mov	r3, r1
 8004480:	813b      	strh	r3, [r7, #8]
 8004482:	4613      	mov	r3, r2
 8004484:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004486:	f7ff fb23 	bl	8003ad0 <HAL_GetTick>
 800448a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b20      	cmp	r3, #32
 8004496:	f040 80d9 	bne.w	800464c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	2319      	movs	r3, #25
 80044a0:	2201      	movs	r2, #1
 80044a2:	496d      	ldr	r1, [pc, #436]	; (8004658 <HAL_I2C_Mem_Write+0x1ec>)
 80044a4:	68f8      	ldr	r0, [r7, #12]
 80044a6:	f000 fc8b 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80044b0:	2302      	movs	r3, #2
 80044b2:	e0cc      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d101      	bne.n	80044c2 <HAL_I2C_Mem_Write+0x56>
 80044be:	2302      	movs	r3, #2
 80044c0:	e0c5      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d007      	beq.n	80044e8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0201 	orr.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044f6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2221      	movs	r2, #33	; 0x21
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2240      	movs	r2, #64	; 0x40
 8004504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a3a      	ldr	r2, [r7, #32]
 8004512:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004518:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4a4d      	ldr	r2, [pc, #308]	; (800465c <HAL_I2C_Mem_Write+0x1f0>)
 8004528:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800452a:	88f8      	ldrh	r0, [r7, #6]
 800452c:	893a      	ldrh	r2, [r7, #8]
 800452e:	8979      	ldrh	r1, [r7, #10]
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	9301      	str	r3, [sp, #4]
 8004534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004536:	9300      	str	r3, [sp, #0]
 8004538:	4603      	mov	r3, r0
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 fac2 	bl	8004ac4 <I2C_RequestMemoryWrite>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d052      	beq.n	80045ec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e081      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f000 fd50 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00d      	beq.n	8004576 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	2b04      	cmp	r3, #4
 8004560:	d107      	bne.n	8004572 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004570:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e06b      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457a:	781a      	ldrb	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	1c5a      	adds	r2, r3, #1
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459c:	b29b      	uxth	r3, r3
 800459e:	3b01      	subs	r3, #1
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	695b      	ldr	r3, [r3, #20]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b04      	cmp	r3, #4
 80045b2:	d11b      	bne.n	80045ec <HAL_I2C_Mem_Write+0x180>
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d017      	beq.n	80045ec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	781a      	ldrb	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	1c5a      	adds	r2, r3, #1
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1aa      	bne.n	800454a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 fd43 	bl	8005084 <I2C_WaitOnBTFFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00d      	beq.n	8004620 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	2b04      	cmp	r3, #4
 800460a:	d107      	bne.n	800461c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800461a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e016      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800462e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2220      	movs	r2, #32
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	e000      	b.n	800464e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800464c:	2302      	movs	r3, #2
  }
}
 800464e:	4618      	mov	r0, r3
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	00100002 	.word	0x00100002
 800465c:	ffff0000 	.word	0xffff0000

08004660 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08c      	sub	sp, #48	; 0x30
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	4608      	mov	r0, r1
 800466a:	4611      	mov	r1, r2
 800466c:	461a      	mov	r2, r3
 800466e:	4603      	mov	r3, r0
 8004670:	817b      	strh	r3, [r7, #10]
 8004672:	460b      	mov	r3, r1
 8004674:	813b      	strh	r3, [r7, #8]
 8004676:	4613      	mov	r3, r2
 8004678:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800467a:	f7ff fa29 	bl	8003ad0 <HAL_GetTick>
 800467e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b20      	cmp	r3, #32
 800468a:	f040 8214 	bne.w	8004ab6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	2319      	movs	r3, #25
 8004694:	2201      	movs	r2, #1
 8004696:	497b      	ldr	r1, [pc, #492]	; (8004884 <HAL_I2C_Mem_Read+0x224>)
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fb91 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d001      	beq.n	80046a8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80046a4:	2302      	movs	r3, #2
 80046a6:	e207      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d101      	bne.n	80046b6 <HAL_I2C_Mem_Read+0x56>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e200      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d007      	beq.n	80046dc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0201 	orr.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2222      	movs	r2, #34	; 0x22
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2240      	movs	r2, #64	; 0x40
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004706:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800470c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004712:	b29a      	uxth	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4a5b      	ldr	r2, [pc, #364]	; (8004888 <HAL_I2C_Mem_Read+0x228>)
 800471c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800471e:	88f8      	ldrh	r0, [r7, #6]
 8004720:	893a      	ldrh	r2, [r7, #8]
 8004722:	8979      	ldrh	r1, [r7, #10]
 8004724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	4603      	mov	r3, r0
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	f000 fa5e 	bl	8004bf0 <I2C_RequestMemoryRead>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d001      	beq.n	800473e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e1bc      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004742:	2b00      	cmp	r3, #0
 8004744:	d113      	bne.n	800476e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004746:	2300      	movs	r3, #0
 8004748:	623b      	str	r3, [r7, #32]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	623b      	str	r3, [r7, #32]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	623b      	str	r3, [r7, #32]
 800475a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	e190      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004772:	2b01      	cmp	r3, #1
 8004774:	d11b      	bne.n	80047ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004784:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004786:	2300      	movs	r3, #0
 8004788:	61fb      	str	r3, [r7, #28]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	699b      	ldr	r3, [r3, #24]
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	e170      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d11b      	bne.n	80047ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	61bb      	str	r3, [r7, #24]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	61bb      	str	r3, [r7, #24]
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	e150      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ee:	2300      	movs	r3, #0
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	617b      	str	r3, [r7, #20]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	617b      	str	r3, [r7, #20]
 8004802:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004804:	e144      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800480a:	2b03      	cmp	r3, #3
 800480c:	f200 80f1 	bhi.w	80049f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004814:	2b01      	cmp	r3, #1
 8004816:	d123      	bne.n	8004860 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800481a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f000 fc79 	bl	8005114 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d001      	beq.n	800482c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e145      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	691a      	ldr	r2, [r3, #16]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004848:	3b01      	subs	r3, #1
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800485e:	e117      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	2b02      	cmp	r3, #2
 8004866:	d14e      	bne.n	8004906 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800486e:	2200      	movs	r2, #0
 8004870:	4906      	ldr	r1, [pc, #24]	; (800488c <HAL_I2C_Mem_Read+0x22c>)
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 faa4 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d008      	beq.n	8004890 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e11a      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
 8004882:	bf00      	nop
 8004884:	00100002 	.word	0x00100002
 8004888:	ffff0000 	.word	0xffff0000
 800488c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800489e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	691a      	ldr	r2, [r3, #16]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	1c5a      	adds	r2, r3, #1
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004904:	e0c4      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800490c:	2200      	movs	r2, #0
 800490e:	496c      	ldr	r1, [pc, #432]	; (8004ac0 <HAL_I2C_Mem_Read+0x460>)
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	f000 fa55 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e0cb      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800492e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	691a      	ldr	r2, [r3, #16]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004942:	1c5a      	adds	r2, r3, #1
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004968:	2200      	movs	r2, #0
 800496a:	4955      	ldr	r1, [pc, #340]	; (8004ac0 <HAL_I2C_Mem_Read+0x460>)
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 fa27 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e09d      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800498a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	691a      	ldr	r2, [r3, #16]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499e:	1c5a      	adds	r2, r3, #1
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	691a      	ldr	r2, [r3, #16]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d0:	1c5a      	adds	r2, r3, #1
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049f0:	e04e      	b.n	8004a90 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 fb8c 	bl	8005114 <I2C_WaitOnRXNEFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e058      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	691a      	ldr	r2, [r3, #16]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a10:	b2d2      	uxtb	r2, r2
 8004a12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a18:	1c5a      	adds	r2, r3, #1
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	3b01      	subs	r3, #1
 8004a32:	b29a      	uxth	r2, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	f003 0304 	and.w	r3, r3, #4
 8004a42:	2b04      	cmp	r3, #4
 8004a44:	d124      	bne.n	8004a90 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d107      	bne.n	8004a5e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a5c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f47f aeb6 	bne.w	8004806 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	e000      	b.n	8004ab8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004ab6:	2302      	movs	r3, #2
  }
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3728      	adds	r7, #40	; 0x28
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	00010004 	.word	0x00010004

08004ac4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b088      	sub	sp, #32
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	4608      	mov	r0, r1
 8004ace:	4611      	mov	r1, r2
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	817b      	strh	r3, [r7, #10]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	813b      	strh	r3, [r7, #8]
 8004ada:	4613      	mov	r3, r2
 8004adc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004aec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004afa:	68f8      	ldr	r0, [r7, #12]
 8004afc:	f000 f960 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00d      	beq.n	8004b22 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b14:	d103      	bne.n	8004b1e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b1c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e05f      	b.n	8004be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b22:	897b      	ldrh	r3, [r7, #10]
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b30:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b34:	6a3a      	ldr	r2, [r7, #32]
 8004b36:	492d      	ldr	r1, [pc, #180]	; (8004bec <I2C_RequestMemoryWrite+0x128>)
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	f000 f9bb 	bl	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e04c      	b.n	8004be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	617b      	str	r3, [r7, #20]
 8004b5c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b60:	6a39      	ldr	r1, [r7, #32]
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f000 fa46 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00d      	beq.n	8004b8a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	2b04      	cmp	r3, #4
 8004b74:	d107      	bne.n	8004b86 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e02b      	b.n	8004be2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d105      	bne.n	8004b9c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b90:	893b      	ldrh	r3, [r7, #8]
 8004b92:	b2da      	uxtb	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	611a      	str	r2, [r3, #16]
 8004b9a:	e021      	b.n	8004be0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b9c:	893b      	ldrh	r3, [r7, #8]
 8004b9e:	0a1b      	lsrs	r3, r3, #8
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bac:	6a39      	ldr	r1, [r7, #32]
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 fa20 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00d      	beq.n	8004bd6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	d107      	bne.n	8004bd2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e005      	b.n	8004be2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004bd6:	893b      	ldrh	r3, [r7, #8]
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3718      	adds	r7, #24
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	00010002 	.word	0x00010002

08004bf0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b088      	sub	sp, #32
 8004bf4:	af02      	add	r7, sp, #8
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	4608      	mov	r0, r1
 8004bfa:	4611      	mov	r1, r2
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	4603      	mov	r3, r0
 8004c00:	817b      	strh	r3, [r7, #10]
 8004c02:	460b      	mov	r3, r1
 8004c04:	813b      	strh	r3, [r7, #8]
 8004c06:	4613      	mov	r3, r2
 8004c08:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c18:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c28:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 f8c2 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00d      	beq.n	8004c5e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c50:	d103      	bne.n	8004c5a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c58:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e0aa      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004c5e:	897b      	ldrh	r3, [r7, #10]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	461a      	mov	r2, r3
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004c6c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	6a3a      	ldr	r2, [r7, #32]
 8004c72:	4952      	ldr	r1, [pc, #328]	; (8004dbc <I2C_RequestMemoryRead+0x1cc>)
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 f91d 	bl	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e097      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c84:	2300      	movs	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c9c:	6a39      	ldr	r1, [r7, #32]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 f9a8 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00d      	beq.n	8004cc6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d107      	bne.n	8004cc2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cc0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e076      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004cc6:	88fb      	ldrh	r3, [r7, #6]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d105      	bne.n	8004cd8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ccc:	893b      	ldrh	r3, [r7, #8]
 8004cce:	b2da      	uxtb	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	611a      	str	r2, [r3, #16]
 8004cd6:	e021      	b.n	8004d1c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004cd8:	893b      	ldrh	r3, [r7, #8]
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce8:	6a39      	ldr	r1, [r7, #32]
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f982 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00d      	beq.n	8004d12 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfa:	2b04      	cmp	r3, #4
 8004cfc:	d107      	bne.n	8004d0e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d0c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e050      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d12:	893b      	ldrh	r3, [r7, #8]
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d1e:	6a39      	ldr	r1, [r7, #32]
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 f967 	bl	8004ff4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00d      	beq.n	8004d48 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d107      	bne.n	8004d44 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d42:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e035      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d56:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f82b 	bl	8004dc0 <I2C_WaitOnFlagUntilTimeout>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00d      	beq.n	8004d8c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d7e:	d103      	bne.n	8004d88 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d88:	2303      	movs	r3, #3
 8004d8a:	e013      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004d8c:	897b      	ldrh	r3, [r7, #10]
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	6a3a      	ldr	r2, [r7, #32]
 8004da0:	4906      	ldr	r1, [pc, #24]	; (8004dbc <I2C_RequestMemoryRead+0x1cc>)
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 f886 	bl	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e000      	b.n	8004db4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	00010002 	.word	0x00010002

08004dc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dd0:	e048      	b.n	8004e64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d044      	beq.n	8004e64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dda:	f7fe fe79 	bl	8003ad0 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d302      	bcc.n	8004df0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d139      	bne.n	8004e64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	0c1b      	lsrs	r3, r3, #16
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d10d      	bne.n	8004e16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	43da      	mvns	r2, r3
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	4013      	ands	r3, r2
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	bf0c      	ite	eq
 8004e0c:	2301      	moveq	r3, #1
 8004e0e:	2300      	movne	r3, #0
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	461a      	mov	r2, r3
 8004e14:	e00c      	b.n	8004e30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	43da      	mvns	r2, r3
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	4013      	ands	r3, r2
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	79fb      	ldrb	r3, [r7, #7]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d116      	bne.n	8004e64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e50:	f043 0220 	orr.w	r2, r3, #32
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e023      	b.n	8004eac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	0c1b      	lsrs	r3, r3, #16
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d10d      	bne.n	8004e8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	695b      	ldr	r3, [r3, #20]
 8004e74:	43da      	mvns	r2, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bf0c      	ite	eq
 8004e80:	2301      	moveq	r3, #1
 8004e82:	2300      	movne	r3, #0
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	461a      	mov	r2, r3
 8004e88:	e00c      	b.n	8004ea4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	43da      	mvns	r2, r3
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	4013      	ands	r3, r2
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	bf0c      	ite	eq
 8004e9c:	2301      	moveq	r3, #1
 8004e9e:	2300      	movne	r3, #0
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	79fb      	ldrb	r3, [r7, #7]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d093      	beq.n	8004dd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eaa:	2300      	movs	r3, #0
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3710      	adds	r7, #16
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
 8004ec0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ec2:	e071      	b.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ed2:	d123      	bne.n	8004f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ee2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004eec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	f043 0204 	orr.w	r2, r3, #4
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e067      	b.n	8004fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f22:	d041      	beq.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f24:	f7fe fdd4 	bl	8003ad0 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d302      	bcc.n	8004f3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d136      	bne.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	0c1b      	lsrs	r3, r3, #16
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d10c      	bne.n	8004f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	43da      	mvns	r2, r3
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	bf14      	ite	ne
 8004f56:	2301      	movne	r3, #1
 8004f58:	2300      	moveq	r3, #0
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	e00b      	b.n	8004f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	43da      	mvns	r2, r3
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	bf14      	ite	ne
 8004f70:	2301      	movne	r3, #1
 8004f72:	2300      	moveq	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d016      	beq.n	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	2220      	movs	r2, #32
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f94:	f043 0220 	orr.w	r2, r3, #32
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e021      	b.n	8004fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	0c1b      	lsrs	r3, r3, #16
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d10c      	bne.n	8004fcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	43da      	mvns	r2, r3
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	bf14      	ite	ne
 8004fc4:	2301      	movne	r3, #1
 8004fc6:	2300      	moveq	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	e00b      	b.n	8004fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	43da      	mvns	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	bf14      	ite	ne
 8004fde:	2301      	movne	r3, #1
 8004fe0:	2300      	moveq	r3, #0
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f47f af6d 	bne.w	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005000:	e034      	b.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 f8e3 	bl	80051ce <I2C_IsAcknowledgeFailed>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e034      	b.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d028      	beq.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501a:	f7fe fd59 	bl	8003ad0 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	429a      	cmp	r2, r3
 8005028:	d302      	bcc.n	8005030 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d11d      	bne.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800503a:	2b80      	cmp	r3, #128	; 0x80
 800503c:	d016      	beq.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2220      	movs	r2, #32
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005058:	f043 0220 	orr.w	r2, r3, #32
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e007      	b.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005076:	2b80      	cmp	r3, #128	; 0x80
 8005078:	d1c3      	bne.n	8005002 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005090:	e034      	b.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 f89b 	bl	80051ce <I2C_IsAcknowledgeFailed>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e034      	b.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a8:	d028      	beq.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050aa:	f7fe fd11 	bl	8003ad0 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	68ba      	ldr	r2, [r7, #8]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d302      	bcc.n	80050c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d11d      	bne.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b04      	cmp	r3, #4
 80050cc:	d016      	beq.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e8:	f043 0220 	orr.w	r2, r3, #32
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e007      	b.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	f003 0304 	and.w	r3, r3, #4
 8005106:	2b04      	cmp	r3, #4
 8005108:	d1c3      	bne.n	8005092 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005120:	e049      	b.n	80051b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	f003 0310 	and.w	r3, r3, #16
 800512c:	2b10      	cmp	r3, #16
 800512e:	d119      	bne.n	8005164 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f06f 0210 	mvn.w	r2, #16
 8005138:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e030      	b.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005164:	f7fe fcb4 	bl	8003ad0 <HAL_GetTick>
 8005168:	4602      	mov	r2, r0
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	429a      	cmp	r2, r3
 8005172:	d302      	bcc.n	800517a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d11d      	bne.n	80051b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005184:	2b40      	cmp	r3, #64	; 0x40
 8005186:	d016      	beq.n	80051b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2220      	movs	r2, #32
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f043 0220 	orr.w	r2, r3, #32
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e007      	b.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051c0:	2b40      	cmp	r3, #64	; 0x40
 80051c2:	d1ae      	bne.n	8005122 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3710      	adds	r7, #16
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	695b      	ldr	r3, [r3, #20]
 80051dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051e4:	d11b      	bne.n	800521e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2220      	movs	r2, #32
 80051fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e000      	b.n	8005220 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005232:	4b06      	ldr	r3, [pc, #24]	; (800524c <HAL_PWR_EnableBkUpAccess+0x20>)
 8005234:	2201      	movs	r2, #1
 8005236:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005238:	4b05      	ldr	r3, [pc, #20]	; (8005250 <HAL_PWR_EnableBkUpAccess+0x24>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800523e:	687b      	ldr	r3, [r7, #4]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	420e0020 	.word	0x420e0020
 8005250:	40007000 	.word	0x40007000

08005254 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800525a:	4b06      	ldr	r3, [pc, #24]	; (8005274 <HAL_PWR_DisableBkUpAccess+0x20>)
 800525c:	2200      	movs	r2, #0
 800525e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005260:	4b05      	ldr	r3, [pc, #20]	; (8005278 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005266:	687b      	ldr	r3, [r7, #4]
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr
 8005274:	420e0020 	.word	0x420e0020
 8005278:	40007000 	.word	0x40007000

0800527c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b086      	sub	sp, #24
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d101      	bne.n	800528e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e267      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d075      	beq.n	8005386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800529a:	4b88      	ldr	r3, [pc, #544]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 030c 	and.w	r3, r3, #12
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d00c      	beq.n	80052c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052a6:	4b85      	ldr	r3, [pc, #532]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052ae:	2b08      	cmp	r3, #8
 80052b0:	d112      	bne.n	80052d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052b2:	4b82      	ldr	r3, [pc, #520]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052be:	d10b      	bne.n	80052d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c0:	4b7e      	ldr	r3, [pc, #504]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d05b      	beq.n	8005384 <HAL_RCC_OscConfig+0x108>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d157      	bne.n	8005384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e242      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052e0:	d106      	bne.n	80052f0 <HAL_RCC_OscConfig+0x74>
 80052e2:	4b76      	ldr	r3, [pc, #472]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a75      	ldr	r2, [pc, #468]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	e01d      	b.n	800532c <HAL_RCC_OscConfig+0xb0>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052f8:	d10c      	bne.n	8005314 <HAL_RCC_OscConfig+0x98>
 80052fa:	4b70      	ldr	r3, [pc, #448]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a6f      	ldr	r2, [pc, #444]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005304:	6013      	str	r3, [r2, #0]
 8005306:	4b6d      	ldr	r3, [pc, #436]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a6c      	ldr	r2, [pc, #432]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 800530c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005310:	6013      	str	r3, [r2, #0]
 8005312:	e00b      	b.n	800532c <HAL_RCC_OscConfig+0xb0>
 8005314:	4b69      	ldr	r3, [pc, #420]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a68      	ldr	r2, [pc, #416]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 800531a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800531e:	6013      	str	r3, [r2, #0]
 8005320:	4b66      	ldr	r3, [pc, #408]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a65      	ldr	r2, [pc, #404]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800532a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d013      	beq.n	800535c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005334:	f7fe fbcc 	bl	8003ad0 <HAL_GetTick>
 8005338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800533a:	e008      	b.n	800534e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800533c:	f7fe fbc8 	bl	8003ad0 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	2b64      	cmp	r3, #100	; 0x64
 8005348:	d901      	bls.n	800534e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e207      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800534e:	4b5b      	ldr	r3, [pc, #364]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d0f0      	beq.n	800533c <HAL_RCC_OscConfig+0xc0>
 800535a:	e014      	b.n	8005386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800535c:	f7fe fbb8 	bl	8003ad0 <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005362:	e008      	b.n	8005376 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005364:	f7fe fbb4 	bl	8003ad0 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b64      	cmp	r3, #100	; 0x64
 8005370:	d901      	bls.n	8005376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e1f3      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005376:	4b51      	ldr	r3, [pc, #324]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1f0      	bne.n	8005364 <HAL_RCC_OscConfig+0xe8>
 8005382:	e000      	b.n	8005386 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b00      	cmp	r3, #0
 8005390:	d063      	beq.n	800545a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005392:	4b4a      	ldr	r3, [pc, #296]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f003 030c 	and.w	r3, r3, #12
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00b      	beq.n	80053b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800539e:	4b47      	ldr	r3, [pc, #284]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053a6:	2b08      	cmp	r3, #8
 80053a8:	d11c      	bne.n	80053e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053aa:	4b44      	ldr	r3, [pc, #272]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d116      	bne.n	80053e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053b6:	4b41      	ldr	r3, [pc, #260]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d005      	beq.n	80053ce <HAL_RCC_OscConfig+0x152>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d001      	beq.n	80053ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e1c7      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ce:	4b3b      	ldr	r3, [pc, #236]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	00db      	lsls	r3, r3, #3
 80053dc:	4937      	ldr	r1, [pc, #220]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053e2:	e03a      	b.n	800545a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d020      	beq.n	800542e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053ec:	4b34      	ldr	r3, [pc, #208]	; (80054c0 <HAL_RCC_OscConfig+0x244>)
 80053ee:	2201      	movs	r2, #1
 80053f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f2:	f7fe fb6d 	bl	8003ad0 <HAL_GetTick>
 80053f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f8:	e008      	b.n	800540c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053fa:	f7fe fb69 	bl	8003ad0 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b02      	cmp	r3, #2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e1a8      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540c:	4b2b      	ldr	r3, [pc, #172]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0f0      	beq.n	80053fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005418:	4b28      	ldr	r3, [pc, #160]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	4925      	ldr	r1, [pc, #148]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005428:	4313      	orrs	r3, r2
 800542a:	600b      	str	r3, [r1, #0]
 800542c:	e015      	b.n	800545a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800542e:	4b24      	ldr	r3, [pc, #144]	; (80054c0 <HAL_RCC_OscConfig+0x244>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005434:	f7fe fb4c 	bl	8003ad0 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800543c:	f7fe fb48 	bl	8003ad0 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e187      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800544e:	4b1b      	ldr	r3, [pc, #108]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d1f0      	bne.n	800543c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d036      	beq.n	80054d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d016      	beq.n	800549c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800546e:	4b15      	ldr	r3, [pc, #84]	; (80054c4 <HAL_RCC_OscConfig+0x248>)
 8005470:	2201      	movs	r2, #1
 8005472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005474:	f7fe fb2c 	bl	8003ad0 <HAL_GetTick>
 8005478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800547c:	f7fe fb28 	bl	8003ad0 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e167      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548e:	4b0b      	ldr	r3, [pc, #44]	; (80054bc <HAL_RCC_OscConfig+0x240>)
 8005490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0f0      	beq.n	800547c <HAL_RCC_OscConfig+0x200>
 800549a:	e01b      	b.n	80054d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800549c:	4b09      	ldr	r3, [pc, #36]	; (80054c4 <HAL_RCC_OscConfig+0x248>)
 800549e:	2200      	movs	r2, #0
 80054a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a2:	f7fe fb15 	bl	8003ad0 <HAL_GetTick>
 80054a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054a8:	e00e      	b.n	80054c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054aa:	f7fe fb11 	bl	8003ad0 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d907      	bls.n	80054c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e150      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
 80054bc:	40023800 	.word	0x40023800
 80054c0:	42470000 	.word	0x42470000
 80054c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054c8:	4b88      	ldr	r3, [pc, #544]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80054ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054cc:	f003 0302 	and.w	r3, r3, #2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1ea      	bne.n	80054aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 8097 	beq.w	8005610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054e2:	2300      	movs	r3, #0
 80054e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054e6:	4b81      	ldr	r3, [pc, #516]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10f      	bne.n	8005512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054f2:	2300      	movs	r3, #0
 80054f4:	60bb      	str	r3, [r7, #8]
 80054f6:	4b7d      	ldr	r3, [pc, #500]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	4a7c      	ldr	r2, [pc, #496]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80054fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005500:	6413      	str	r3, [r2, #64]	; 0x40
 8005502:	4b7a      	ldr	r3, [pc, #488]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550a:	60bb      	str	r3, [r7, #8]
 800550c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800550e:	2301      	movs	r3, #1
 8005510:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005512:	4b77      	ldr	r3, [pc, #476]	; (80056f0 <HAL_RCC_OscConfig+0x474>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800551a:	2b00      	cmp	r3, #0
 800551c:	d118      	bne.n	8005550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800551e:	4b74      	ldr	r3, [pc, #464]	; (80056f0 <HAL_RCC_OscConfig+0x474>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a73      	ldr	r2, [pc, #460]	; (80056f0 <HAL_RCC_OscConfig+0x474>)
 8005524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800552a:	f7fe fad1 	bl	8003ad0 <HAL_GetTick>
 800552e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005530:	e008      	b.n	8005544 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005532:	f7fe facd 	bl	8003ad0 <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	2b02      	cmp	r3, #2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e10c      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005544:	4b6a      	ldr	r3, [pc, #424]	; (80056f0 <HAL_RCC_OscConfig+0x474>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0f0      	beq.n	8005532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d106      	bne.n	8005566 <HAL_RCC_OscConfig+0x2ea>
 8005558:	4b64      	ldr	r3, [pc, #400]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800555a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555c:	4a63      	ldr	r2, [pc, #396]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800555e:	f043 0301 	orr.w	r3, r3, #1
 8005562:	6713      	str	r3, [r2, #112]	; 0x70
 8005564:	e01c      	b.n	80055a0 <HAL_RCC_OscConfig+0x324>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	2b05      	cmp	r3, #5
 800556c:	d10c      	bne.n	8005588 <HAL_RCC_OscConfig+0x30c>
 800556e:	4b5f      	ldr	r3, [pc, #380]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005572:	4a5e      	ldr	r2, [pc, #376]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005574:	f043 0304 	orr.w	r3, r3, #4
 8005578:	6713      	str	r3, [r2, #112]	; 0x70
 800557a:	4b5c      	ldr	r3, [pc, #368]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800557c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800557e:	4a5b      	ldr	r2, [pc, #364]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005580:	f043 0301 	orr.w	r3, r3, #1
 8005584:	6713      	str	r3, [r2, #112]	; 0x70
 8005586:	e00b      	b.n	80055a0 <HAL_RCC_OscConfig+0x324>
 8005588:	4b58      	ldr	r3, [pc, #352]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800558a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800558c:	4a57      	ldr	r2, [pc, #348]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	6713      	str	r3, [r2, #112]	; 0x70
 8005594:	4b55      	ldr	r3, [pc, #340]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005598:	4a54      	ldr	r2, [pc, #336]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800559a:	f023 0304 	bic.w	r3, r3, #4
 800559e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d015      	beq.n	80055d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a8:	f7fe fa92 	bl	8003ad0 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b0:	f7fe fa8e 	bl	8003ad0 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e0cb      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055c6:	4b49      	ldr	r3, [pc, #292]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80055c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d0ee      	beq.n	80055b0 <HAL_RCC_OscConfig+0x334>
 80055d2:	e014      	b.n	80055fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d4:	f7fe fa7c 	bl	8003ad0 <HAL_GetTick>
 80055d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055da:	e00a      	b.n	80055f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055dc:	f7fe fa78 	bl	8003ad0 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e0b5      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055f2:	4b3e      	ldr	r3, [pc, #248]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80055f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f6:	f003 0302 	and.w	r3, r3, #2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1ee      	bne.n	80055dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055fe:	7dfb      	ldrb	r3, [r7, #23]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d105      	bne.n	8005610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005604:	4b39      	ldr	r3, [pc, #228]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005608:	4a38      	ldr	r2, [pc, #224]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800560a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800560e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80a1 	beq.w	800575c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800561a:	4b34      	ldr	r3, [pc, #208]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b08      	cmp	r3, #8
 8005624:	d05c      	beq.n	80056e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d141      	bne.n	80056b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800562e:	4b31      	ldr	r3, [pc, #196]	; (80056f4 <HAL_RCC_OscConfig+0x478>)
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005634:	f7fe fa4c 	bl	8003ad0 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800563c:	f7fe fa48 	bl	8003ad0 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b02      	cmp	r3, #2
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e087      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800564e:	4b27      	ldr	r3, [pc, #156]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1f0      	bne.n	800563c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	69da      	ldr	r2, [r3, #28]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a1b      	ldr	r3, [r3, #32]
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005668:	019b      	lsls	r3, r3, #6
 800566a:	431a      	orrs	r2, r3
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005670:	085b      	lsrs	r3, r3, #1
 8005672:	3b01      	subs	r3, #1
 8005674:	041b      	lsls	r3, r3, #16
 8005676:	431a      	orrs	r2, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567c:	061b      	lsls	r3, r3, #24
 800567e:	491b      	ldr	r1, [pc, #108]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 8005680:	4313      	orrs	r3, r2
 8005682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005684:	4b1b      	ldr	r3, [pc, #108]	; (80056f4 <HAL_RCC_OscConfig+0x478>)
 8005686:	2201      	movs	r2, #1
 8005688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568a:	f7fe fa21 	bl	8003ad0 <HAL_GetTick>
 800568e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005690:	e008      	b.n	80056a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005692:	f7fe fa1d 	bl	8003ad0 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b02      	cmp	r3, #2
 800569e:	d901      	bls.n	80056a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e05c      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a4:	4b11      	ldr	r3, [pc, #68]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d0f0      	beq.n	8005692 <HAL_RCC_OscConfig+0x416>
 80056b0:	e054      	b.n	800575c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056b2:	4b10      	ldr	r3, [pc, #64]	; (80056f4 <HAL_RCC_OscConfig+0x478>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b8:	f7fe fa0a 	bl	8003ad0 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056c0:	f7fe fa06 	bl	8003ad0 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e045      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	4b06      	ldr	r3, [pc, #24]	; (80056ec <HAL_RCC_OscConfig+0x470>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f0      	bne.n	80056c0 <HAL_RCC_OscConfig+0x444>
 80056de:	e03d      	b.n	800575c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d107      	bne.n	80056f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e038      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
 80056ec:	40023800 	.word	0x40023800
 80056f0:	40007000 	.word	0x40007000
 80056f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056f8:	4b1b      	ldr	r3, [pc, #108]	; (8005768 <HAL_RCC_OscConfig+0x4ec>)
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	2b01      	cmp	r3, #1
 8005704:	d028      	beq.n	8005758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005710:	429a      	cmp	r2, r3
 8005712:	d121      	bne.n	8005758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800571e:	429a      	cmp	r2, r3
 8005720:	d11a      	bne.n	8005758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005728:	4013      	ands	r3, r2
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800572e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005730:	4293      	cmp	r3, r2
 8005732:	d111      	bne.n	8005758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573e:	085b      	lsrs	r3, r3, #1
 8005740:	3b01      	subs	r3, #1
 8005742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005744:	429a      	cmp	r2, r3
 8005746:	d107      	bne.n	8005758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005754:	429a      	cmp	r2, r3
 8005756:	d001      	beq.n	800575c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e000      	b.n	800575e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	40023800 	.word	0x40023800

0800576c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b084      	sub	sp, #16
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e0cc      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005780:	4b68      	ldr	r3, [pc, #416]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0307 	and.w	r3, r3, #7
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	429a      	cmp	r2, r3
 800578c:	d90c      	bls.n	80057a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800578e:	4b65      	ldr	r3, [pc, #404]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 8005790:	683a      	ldr	r2, [r7, #0]
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005796:	4b63      	ldr	r3, [pc, #396]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f003 0307 	and.w	r3, r3, #7
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d001      	beq.n	80057a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e0b8      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d020      	beq.n	80057f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057c0:	4b59      	ldr	r3, [pc, #356]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	4a58      	ldr	r2, [pc, #352]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d005      	beq.n	80057e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057d8:	4b53      	ldr	r3, [pc, #332]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	4a52      	ldr	r2, [pc, #328]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e4:	4b50      	ldr	r3, [pc, #320]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	494d      	ldr	r1, [pc, #308]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d044      	beq.n	800588c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	2b01      	cmp	r3, #1
 8005808:	d107      	bne.n	800581a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800580a:	4b47      	ldr	r3, [pc, #284]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d119      	bne.n	800584a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e07f      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b02      	cmp	r3, #2
 8005820:	d003      	beq.n	800582a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005826:	2b03      	cmp	r3, #3
 8005828:	d107      	bne.n	800583a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800582a:	4b3f      	ldr	r3, [pc, #252]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d109      	bne.n	800584a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e06f      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800583a:	4b3b      	ldr	r3, [pc, #236]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e067      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800584a:	4b37      	ldr	r3, [pc, #220]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f023 0203 	bic.w	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4934      	ldr	r1, [pc, #208]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 8005858:	4313      	orrs	r3, r2
 800585a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800585c:	f7fe f938 	bl	8003ad0 <HAL_GetTick>
 8005860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005862:	e00a      	b.n	800587a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005864:	f7fe f934 	bl	8003ad0 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005872:	4293      	cmp	r3, r2
 8005874:	d901      	bls.n	800587a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e04f      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587a:	4b2b      	ldr	r3, [pc, #172]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 020c 	and.w	r2, r3, #12
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	429a      	cmp	r2, r3
 800588a:	d1eb      	bne.n	8005864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800588c:	4b25      	ldr	r3, [pc, #148]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d20c      	bcs.n	80058b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800589a:	4b22      	ldr	r3, [pc, #136]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a2:	4b20      	ldr	r3, [pc, #128]	; (8005924 <HAL_RCC_ClockConfig+0x1b8>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0307 	and.w	r3, r3, #7
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d001      	beq.n	80058b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e032      	b.n	800591a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d008      	beq.n	80058d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c0:	4b19      	ldr	r3, [pc, #100]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	4916      	ldr	r1, [pc, #88]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80058ce:	4313      	orrs	r3, r2
 80058d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d009      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058de:	4b12      	ldr	r3, [pc, #72]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	00db      	lsls	r3, r3, #3
 80058ec:	490e      	ldr	r1, [pc, #56]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058f2:	f000 f821 	bl	8005938 <HAL_RCC_GetSysClockFreq>
 80058f6:	4602      	mov	r2, r0
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <HAL_RCC_ClockConfig+0x1bc>)
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	091b      	lsrs	r3, r3, #4
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	490a      	ldr	r1, [pc, #40]	; (800592c <HAL_RCC_ClockConfig+0x1c0>)
 8005904:	5ccb      	ldrb	r3, [r1, r3]
 8005906:	fa22 f303 	lsr.w	r3, r2, r3
 800590a:	4a09      	ldr	r2, [pc, #36]	; (8005930 <HAL_RCC_ClockConfig+0x1c4>)
 800590c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800590e:	4b09      	ldr	r3, [pc, #36]	; (8005934 <HAL_RCC_ClockConfig+0x1c8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4618      	mov	r0, r3
 8005914:	f7fe f898 	bl	8003a48 <HAL_InitTick>

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	40023c00 	.word	0x40023c00
 8005928:	40023800 	.word	0x40023800
 800592c:	0800e7a8 	.word	0x0800e7a8
 8005930:	20000000 	.word	0x20000000
 8005934:	20000004 	.word	0x20000004

08005938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800593c:	b090      	sub	sp, #64	; 0x40
 800593e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005940:	2300      	movs	r3, #0
 8005942:	637b      	str	r3, [r7, #52]	; 0x34
 8005944:	2300      	movs	r3, #0
 8005946:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005948:	2300      	movs	r3, #0
 800594a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800594c:	2300      	movs	r3, #0
 800594e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005950:	4b59      	ldr	r3, [pc, #356]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 030c 	and.w	r3, r3, #12
 8005958:	2b08      	cmp	r3, #8
 800595a:	d00d      	beq.n	8005978 <HAL_RCC_GetSysClockFreq+0x40>
 800595c:	2b08      	cmp	r3, #8
 800595e:	f200 80a1 	bhi.w	8005aa4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005962:	2b00      	cmp	r3, #0
 8005964:	d002      	beq.n	800596c <HAL_RCC_GetSysClockFreq+0x34>
 8005966:	2b04      	cmp	r3, #4
 8005968:	d003      	beq.n	8005972 <HAL_RCC_GetSysClockFreq+0x3a>
 800596a:	e09b      	b.n	8005aa4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800596c:	4b53      	ldr	r3, [pc, #332]	; (8005abc <HAL_RCC_GetSysClockFreq+0x184>)
 800596e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005970:	e09b      	b.n	8005aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005972:	4b53      	ldr	r3, [pc, #332]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005974:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005976:	e098      	b.n	8005aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005978:	4b4f      	ldr	r3, [pc, #316]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005980:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005982:	4b4d      	ldr	r3, [pc, #308]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d028      	beq.n	80059e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800598e:	4b4a      	ldr	r3, [pc, #296]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	099b      	lsrs	r3, r3, #6
 8005994:	2200      	movs	r2, #0
 8005996:	623b      	str	r3, [r7, #32]
 8005998:	627a      	str	r2, [r7, #36]	; 0x24
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80059a0:	2100      	movs	r1, #0
 80059a2:	4b47      	ldr	r3, [pc, #284]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80059a4:	fb03 f201 	mul.w	r2, r3, r1
 80059a8:	2300      	movs	r3, #0
 80059aa:	fb00 f303 	mul.w	r3, r0, r3
 80059ae:	4413      	add	r3, r2
 80059b0:	4a43      	ldr	r2, [pc, #268]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x188>)
 80059b2:	fba0 1202 	umull	r1, r2, r0, r2
 80059b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059b8:	460a      	mov	r2, r1
 80059ba:	62ba      	str	r2, [r7, #40]	; 0x28
 80059bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059be:	4413      	add	r3, r2
 80059c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c4:	2200      	movs	r2, #0
 80059c6:	61bb      	str	r3, [r7, #24]
 80059c8:	61fa      	str	r2, [r7, #28]
 80059ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80059d2:	f7fb f959 	bl	8000c88 <__aeabi_uldivmod>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4613      	mov	r3, r2
 80059dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059de:	e053      	b.n	8005a88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059e0:	4b35      	ldr	r3, [pc, #212]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	099b      	lsrs	r3, r3, #6
 80059e6:	2200      	movs	r2, #0
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	617a      	str	r2, [r7, #20]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80059f2:	f04f 0b00 	mov.w	fp, #0
 80059f6:	4652      	mov	r2, sl
 80059f8:	465b      	mov	r3, fp
 80059fa:	f04f 0000 	mov.w	r0, #0
 80059fe:	f04f 0100 	mov.w	r1, #0
 8005a02:	0159      	lsls	r1, r3, #5
 8005a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a08:	0150      	lsls	r0, r2, #5
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	ebb2 080a 	subs.w	r8, r2, sl
 8005a12:	eb63 090b 	sbc.w	r9, r3, fp
 8005a16:	f04f 0200 	mov.w	r2, #0
 8005a1a:	f04f 0300 	mov.w	r3, #0
 8005a1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a2a:	ebb2 0408 	subs.w	r4, r2, r8
 8005a2e:	eb63 0509 	sbc.w	r5, r3, r9
 8005a32:	f04f 0200 	mov.w	r2, #0
 8005a36:	f04f 0300 	mov.w	r3, #0
 8005a3a:	00eb      	lsls	r3, r5, #3
 8005a3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a40:	00e2      	lsls	r2, r4, #3
 8005a42:	4614      	mov	r4, r2
 8005a44:	461d      	mov	r5, r3
 8005a46:	eb14 030a 	adds.w	r3, r4, sl
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	eb45 030b 	adc.w	r3, r5, fp
 8005a50:	607b      	str	r3, [r7, #4]
 8005a52:	f04f 0200 	mov.w	r2, #0
 8005a56:	f04f 0300 	mov.w	r3, #0
 8005a5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a5e:	4629      	mov	r1, r5
 8005a60:	028b      	lsls	r3, r1, #10
 8005a62:	4621      	mov	r1, r4
 8005a64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a68:	4621      	mov	r1, r4
 8005a6a:	028a      	lsls	r2, r1, #10
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	4619      	mov	r1, r3
 8005a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a72:	2200      	movs	r2, #0
 8005a74:	60bb      	str	r3, [r7, #8]
 8005a76:	60fa      	str	r2, [r7, #12]
 8005a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a7c:	f7fb f904 	bl	8000c88 <__aeabi_uldivmod>
 8005a80:	4602      	mov	r2, r0
 8005a82:	460b      	mov	r3, r1
 8005a84:	4613      	mov	r3, r2
 8005a86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a88:	4b0b      	ldr	r3, [pc, #44]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	0c1b      	lsrs	r3, r3, #16
 8005a8e:	f003 0303 	and.w	r3, r3, #3
 8005a92:	3301      	adds	r3, #1
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005a98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005aa2:	e002      	b.n	8005aaa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <HAL_RCC_GetSysClockFreq+0x184>)
 8005aa6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005aa8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3740      	adds	r7, #64	; 0x40
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ab6:	bf00      	nop
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	00f42400 	.word	0x00f42400
 8005ac0:	017d7840 	.word	0x017d7840

08005ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ac8:	4b03      	ldr	r3, [pc, #12]	; (8005ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aca:	681b      	ldr	r3, [r3, #0]
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20000000 	.word	0x20000000

08005adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ae0:	f7ff fff0 	bl	8005ac4 <HAL_RCC_GetHCLKFreq>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	4b05      	ldr	r3, [pc, #20]	; (8005afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	0a9b      	lsrs	r3, r3, #10
 8005aec:	f003 0307 	and.w	r3, r3, #7
 8005af0:	4903      	ldr	r1, [pc, #12]	; (8005b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005af2:	5ccb      	ldrb	r3, [r1, r3]
 8005af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	40023800 	.word	0x40023800
 8005b00:	0800e7b8 	.word	0x0800e7b8

08005b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b08:	f7ff ffdc 	bl	8005ac4 <HAL_RCC_GetHCLKFreq>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	0b5b      	lsrs	r3, r3, #13
 8005b14:	f003 0307 	and.w	r3, r3, #7
 8005b18:	4903      	ldr	r1, [pc, #12]	; (8005b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b1a:	5ccb      	ldrb	r3, [r1, r3]
 8005b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	40023800 	.word	0x40023800
 8005b28:	0800e7b8 	.word	0x0800e7b8

08005b2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b082      	sub	sp, #8
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d101      	bne.n	8005b3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e041      	b.n	8005bc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d106      	bne.n	8005b58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7fd fc76 	bl	8003444 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	3304      	adds	r3, #4
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	f000 fe6a 	bl	8006844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
	...

08005bcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d001      	beq.n	8005be4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e04e      	b.n	8005c82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f042 0201 	orr.w	r2, r2, #1
 8005bfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a23      	ldr	r2, [pc, #140]	; (8005c90 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d022      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c0e:	d01d      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a1f      	ldr	r2, [pc, #124]	; (8005c94 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d018      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a1e      	ldr	r2, [pc, #120]	; (8005c98 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d013      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a1c      	ldr	r2, [pc, #112]	; (8005c9c <HAL_TIM_Base_Start_IT+0xd0>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d00e      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a1b      	ldr	r2, [pc, #108]	; (8005ca0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d009      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a19      	ldr	r2, [pc, #100]	; (8005ca4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d004      	beq.n	8005c4c <HAL_TIM_Base_Start_IT+0x80>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a18      	ldr	r2, [pc, #96]	; (8005ca8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d111      	bne.n	8005c70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 0307 	and.w	r3, r3, #7
 8005c56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2b06      	cmp	r3, #6
 8005c5c:	d010      	beq.n	8005c80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f042 0201 	orr.w	r2, r2, #1
 8005c6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c6e:	e007      	b.n	8005c80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f042 0201 	orr.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3714      	adds	r7, #20
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	40010000 	.word	0x40010000
 8005c94:	40000400 	.word	0x40000400
 8005c98:	40000800 	.word	0x40000800
 8005c9c:	40000c00 	.word	0x40000c00
 8005ca0:	40010400 	.word	0x40010400
 8005ca4:	40014000 	.word	0x40014000
 8005ca8:	40001800 	.word	0x40001800

08005cac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b082      	sub	sp, #8
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e041      	b.n	8005d42 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d106      	bne.n	8005cd8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f839 	bl	8005d4a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	4619      	mov	r1, r3
 8005cea:	4610      	mov	r0, r2
 8005cec:	f000 fdaa 	bl	8006844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d101      	bne.n	8005d70 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e041      	b.n	8005df4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d106      	bne.n	8005d8a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 f839 	bl	8005dfc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2202      	movs	r2, #2
 8005d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	3304      	adds	r3, #4
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4610      	mov	r0, r2
 8005d9e:	f000 fd51 	bl	8006844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d109      	bne.n	8005e34 <HAL_TIM_PWM_Start+0x24>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	bf14      	ite	ne
 8005e2c:	2301      	movne	r3, #1
 8005e2e:	2300      	moveq	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	e022      	b.n	8005e7a <HAL_TIM_PWM_Start+0x6a>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	d109      	bne.n	8005e4e <HAL_TIM_PWM_Start+0x3e>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	bf14      	ite	ne
 8005e46:	2301      	movne	r3, #1
 8005e48:	2300      	moveq	r3, #0
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	e015      	b.n	8005e7a <HAL_TIM_PWM_Start+0x6a>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d109      	bne.n	8005e68 <HAL_TIM_PWM_Start+0x58>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	bf14      	ite	ne
 8005e60:	2301      	movne	r3, #1
 8005e62:	2300      	moveq	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	e008      	b.n	8005e7a <HAL_TIM_PWM_Start+0x6a>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	bf14      	ite	ne
 8005e74:	2301      	movne	r3, #1
 8005e76:	2300      	moveq	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e07c      	b.n	8005f7c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d104      	bne.n	8005e92 <HAL_TIM_PWM_Start+0x82>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e90:	e013      	b.n	8005eba <HAL_TIM_PWM_Start+0xaa>
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d104      	bne.n	8005ea2 <HAL_TIM_PWM_Start+0x92>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ea0:	e00b      	b.n	8005eba <HAL_TIM_PWM_Start+0xaa>
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b08      	cmp	r3, #8
 8005ea6:	d104      	bne.n	8005eb2 <HAL_TIM_PWM_Start+0xa2>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eb0:	e003      	b.n	8005eba <HAL_TIM_PWM_Start+0xaa>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2202      	movs	r2, #2
 8005eb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	6839      	ldr	r1, [r7, #0]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 ffb4 	bl	8006e30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a2d      	ldr	r2, [pc, #180]	; (8005f84 <HAL_TIM_PWM_Start+0x174>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d004      	beq.n	8005edc <HAL_TIM_PWM_Start+0xcc>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a2c      	ldr	r2, [pc, #176]	; (8005f88 <HAL_TIM_PWM_Start+0x178>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d101      	bne.n	8005ee0 <HAL_TIM_PWM_Start+0xd0>
 8005edc:	2301      	movs	r3, #1
 8005ede:	e000      	b.n	8005ee2 <HAL_TIM_PWM_Start+0xd2>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d007      	beq.n	8005ef6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ef4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <HAL_TIM_PWM_Start+0x174>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d022      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f08:	d01d      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a1f      	ldr	r2, [pc, #124]	; (8005f8c <HAL_TIM_PWM_Start+0x17c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d018      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a1d      	ldr	r2, [pc, #116]	; (8005f90 <HAL_TIM_PWM_Start+0x180>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d013      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a1c      	ldr	r2, [pc, #112]	; (8005f94 <HAL_TIM_PWM_Start+0x184>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00e      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a16      	ldr	r2, [pc, #88]	; (8005f88 <HAL_TIM_PWM_Start+0x178>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d009      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <HAL_TIM_PWM_Start+0x188>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d004      	beq.n	8005f46 <HAL_TIM_PWM_Start+0x136>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a16      	ldr	r2, [pc, #88]	; (8005f9c <HAL_TIM_PWM_Start+0x18c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d111      	bne.n	8005f6a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b06      	cmp	r3, #6
 8005f56:	d010      	beq.n	8005f7a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f042 0201 	orr.w	r2, r2, #1
 8005f66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f68:	e007      	b.n	8005f7a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f042 0201 	orr.w	r2, r2, #1
 8005f78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	40010000 	.word	0x40010000
 8005f88:	40010400 	.word	0x40010400
 8005f8c:	40000400 	.word	0x40000400
 8005f90:	40000800 	.word	0x40000800
 8005f94:	40000c00 	.word	0x40000c00
 8005f98:	40014000 	.word	0x40014000
 8005f9c:	40001800 	.word	0x40001800

08005fa0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e097      	b.n	80060e4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d106      	bne.n	8005fce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f7fd fa8f 	bl	80034ec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6812      	ldr	r2, [r2, #0]
 8005fe0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fe4:	f023 0307 	bic.w	r3, r3, #7
 8005fe8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	f000 fc25 	bl	8006844 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6a1b      	ldr	r3, [r3, #32]
 8006010:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	4313      	orrs	r3, r2
 800601a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006022:	f023 0303 	bic.w	r3, r3, #3
 8006026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	021b      	lsls	r3, r3, #8
 8006032:	4313      	orrs	r3, r2
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	4313      	orrs	r3, r2
 8006038:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006040:	f023 030c 	bic.w	r3, r3, #12
 8006044:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800604c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006050:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	021b      	lsls	r3, r3, #8
 800605c:	4313      	orrs	r3, r2
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	4313      	orrs	r3, r2
 8006062:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	011a      	lsls	r2, r3, #4
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	031b      	lsls	r3, r3, #12
 8006070:	4313      	orrs	r3, r2
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	4313      	orrs	r3, r2
 8006076:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800607e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006086:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	4313      	orrs	r3, r2
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	4313      	orrs	r3, r2
 8006098:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68fa      	ldr	r2, [r7, #12]
 80060b0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3718      	adds	r7, #24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060fc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006104:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800610c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006114:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d110      	bne.n	800613e <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800611c:	7bfb      	ldrb	r3, [r7, #15]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d102      	bne.n	8006128 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006122:	7b7b      	ldrb	r3, [r7, #13]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d001      	beq.n	800612c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e089      	b.n	8006240 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800613c:	e031      	b.n	80061a2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b04      	cmp	r3, #4
 8006142:	d110      	bne.n	8006166 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006144:	7bbb      	ldrb	r3, [r7, #14]
 8006146:	2b01      	cmp	r3, #1
 8006148:	d102      	bne.n	8006150 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800614a:	7b3b      	ldrb	r3, [r7, #12]
 800614c:	2b01      	cmp	r3, #1
 800614e:	d001      	beq.n	8006154 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e075      	b.n	8006240 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2202      	movs	r2, #2
 8006160:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006164:	e01d      	b.n	80061a2 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006166:	7bfb      	ldrb	r3, [r7, #15]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d108      	bne.n	800617e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800616c:	7bbb      	ldrb	r3, [r7, #14]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d105      	bne.n	800617e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006172:	7b7b      	ldrb	r3, [r7, #13]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d102      	bne.n	800617e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006178:	7b3b      	ldrb	r3, [r7, #12]
 800617a:	2b01      	cmp	r3, #1
 800617c:	d001      	beq.n	8006182 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e05e      	b.n	8006240 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2202      	movs	r2, #2
 800618e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2202      	movs	r2, #2
 8006196:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2202      	movs	r2, #2
 800619e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d003      	beq.n	80061b0 <HAL_TIM_Encoder_Start_IT+0xc4>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	2b04      	cmp	r3, #4
 80061ac:	d010      	beq.n	80061d0 <HAL_TIM_Encoder_Start_IT+0xe4>
 80061ae:	e01f      	b.n	80061f0 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2201      	movs	r2, #1
 80061b6:	2100      	movs	r1, #0
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fe39 	bl	8006e30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	68da      	ldr	r2, [r3, #12]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0202 	orr.w	r2, r2, #2
 80061cc:	60da      	str	r2, [r3, #12]
      break;
 80061ce:	e02e      	b.n	800622e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2201      	movs	r2, #1
 80061d6:	2104      	movs	r1, #4
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fe29 	bl	8006e30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68da      	ldr	r2, [r3, #12]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0204 	orr.w	r2, r2, #4
 80061ec:	60da      	str	r2, [r3, #12]
      break;
 80061ee:	e01e      	b.n	800622e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2201      	movs	r2, #1
 80061f6:	2100      	movs	r1, #0
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fe19 	bl	8006e30 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2201      	movs	r2, #1
 8006204:	2104      	movs	r1, #4
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fe12 	bl	8006e30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0202 	orr.w	r2, r2, #2
 800621a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0204 	orr.w	r2, r2, #4
 800622a:	60da      	str	r2, [r3, #12]
      break;
 800622c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f042 0201 	orr.w	r2, r2, #1
 800623c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 0302 	and.w	r3, r3, #2
 8006266:	2b00      	cmp	r3, #0
 8006268:	d020      	beq.n	80062ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0302 	and.w	r3, r3, #2
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01b      	beq.n	80062ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f06f 0202 	mvn.w	r2, #2
 800627c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2201      	movs	r2, #1
 8006282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	f003 0303 	and.w	r3, r3, #3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 fab7 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 8006298:	e005      	b.n	80062a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 faa9 	bl	80067f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 faba 	bl	800681a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	f003 0304 	and.w	r3, r3, #4
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d020      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f003 0304 	and.w	r3, r3, #4
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d01b      	beq.n	80062f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f06f 0204 	mvn.w	r2, #4
 80062c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2202      	movs	r2, #2
 80062ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	699b      	ldr	r3, [r3, #24]
 80062d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fa91 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 80062e4:	e005      	b.n	80062f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 fa83 	bl	80067f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fa94 	bl	800681a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d020      	beq.n	8006344 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0308 	and.w	r3, r3, #8
 8006308:	2b00      	cmp	r3, #0
 800630a:	d01b      	beq.n	8006344 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0208 	mvn.w	r2, #8
 8006314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2204      	movs	r2, #4
 800631a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	f003 0303 	and.w	r3, r3, #3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fa6b 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 8006330:	e005      	b.n	800633e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fa5d 	bl	80067f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 fa6e 	bl	800681a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 0310 	and.w	r3, r3, #16
 800634a:	2b00      	cmp	r3, #0
 800634c:	d020      	beq.n	8006390 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f003 0310 	and.w	r3, r3, #16
 8006354:	2b00      	cmp	r3, #0
 8006356:	d01b      	beq.n	8006390 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0210 	mvn.w	r2, #16
 8006360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2208      	movs	r2, #8
 8006366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	69db      	ldr	r3, [r3, #28]
 800636e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006372:	2b00      	cmp	r3, #0
 8006374:	d003      	beq.n	800637e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fa45 	bl	8006806 <HAL_TIM_IC_CaptureCallback>
 800637c:	e005      	b.n	800638a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 fa37 	bl	80067f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f000 fa48 	bl	800681a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2200      	movs	r2, #0
 800638e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f003 0301 	and.w	r3, r3, #1
 8006396:	2b00      	cmp	r3, #0
 8006398:	d00c      	beq.n	80063b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f003 0301 	and.w	r3, r3, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d007      	beq.n	80063b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f06f 0201 	mvn.w	r2, #1
 80063ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7fb fc42 	bl	8001c38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d00c      	beq.n	80063d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80063d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 fe2a 	bl	800702c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00c      	beq.n	80063fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d007      	beq.n	80063fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 fa19 	bl	800682e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	f003 0320 	and.w	r3, r3, #32
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00c      	beq.n	8006420 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f003 0320 	and.w	r3, r3, #32
 800640c:	2b00      	cmp	r3, #0
 800640e:	d007      	beq.n	8006420 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f06f 0220 	mvn.w	r2, #32
 8006418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fdfc 	bl	8007018 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006420:	bf00      	nop
 8006422:	3710      	adds	r7, #16
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006442:	2302      	movs	r3, #2
 8006444:	e048      	b.n	80064d8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b0c      	cmp	r3, #12
 8006452:	d839      	bhi.n	80064c8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006454:	a201      	add	r2, pc, #4	; (adr r2, 800645c <HAL_TIM_OC_ConfigChannel+0x34>)
 8006456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645a:	bf00      	nop
 800645c:	08006491 	.word	0x08006491
 8006460:	080064c9 	.word	0x080064c9
 8006464:	080064c9 	.word	0x080064c9
 8006468:	080064c9 	.word	0x080064c9
 800646c:	0800649f 	.word	0x0800649f
 8006470:	080064c9 	.word	0x080064c9
 8006474:	080064c9 	.word	0x080064c9
 8006478:	080064c9 	.word	0x080064c9
 800647c:	080064ad 	.word	0x080064ad
 8006480:	080064c9 	.word	0x080064c9
 8006484:	080064c9 	.word	0x080064c9
 8006488:	080064c9 	.word	0x080064c9
 800648c:	080064bb 	.word	0x080064bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68b9      	ldr	r1, [r7, #8]
 8006496:	4618      	mov	r0, r3
 8006498:	f000 fa80 	bl	800699c <TIM_OC1_SetConfig>
      break;
 800649c:	e017      	b.n	80064ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68b9      	ldr	r1, [r7, #8]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fae9 	bl	8006a7c <TIM_OC2_SetConfig>
      break;
 80064aa:	e010      	b.n	80064ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68b9      	ldr	r1, [r7, #8]
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fb58 	bl	8006b68 <TIM_OC3_SetConfig>
      break;
 80064b8:	e009      	b.n	80064ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68b9      	ldr	r1, [r7, #8]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fbc5 	bl	8006c50 <TIM_OC4_SetConfig>
      break;
 80064c6:	e002      	b.n	80064ce <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	75fb      	strb	r3, [r7, #23]
      break;
 80064cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3718      	adds	r7, #24
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b086      	sub	sp, #24
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d101      	bne.n	80064fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064fa:	2302      	movs	r3, #2
 80064fc:	e0ae      	b.n	800665c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b0c      	cmp	r3, #12
 800650a:	f200 809f 	bhi.w	800664c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800650e:	a201      	add	r2, pc, #4	; (adr r2, 8006514 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006514:	08006549 	.word	0x08006549
 8006518:	0800664d 	.word	0x0800664d
 800651c:	0800664d 	.word	0x0800664d
 8006520:	0800664d 	.word	0x0800664d
 8006524:	08006589 	.word	0x08006589
 8006528:	0800664d 	.word	0x0800664d
 800652c:	0800664d 	.word	0x0800664d
 8006530:	0800664d 	.word	0x0800664d
 8006534:	080065cb 	.word	0x080065cb
 8006538:	0800664d 	.word	0x0800664d
 800653c:	0800664d 	.word	0x0800664d
 8006540:	0800664d 	.word	0x0800664d
 8006544:	0800660b 	.word	0x0800660b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68b9      	ldr	r1, [r7, #8]
 800654e:	4618      	mov	r0, r3
 8006550:	f000 fa24 	bl	800699c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f042 0208 	orr.w	r2, r2, #8
 8006562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699a      	ldr	r2, [r3, #24]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0204 	bic.w	r2, r2, #4
 8006572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6999      	ldr	r1, [r3, #24]
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	691a      	ldr	r2, [r3, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	619a      	str	r2, [r3, #24]
      break;
 8006586:	e064      	b.n	8006652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68b9      	ldr	r1, [r7, #8]
 800658e:	4618      	mov	r0, r3
 8006590:	f000 fa74 	bl	8006a7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	699a      	ldr	r2, [r3, #24]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699a      	ldr	r2, [r3, #24]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	6999      	ldr	r1, [r3, #24]
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	021a      	lsls	r2, r3, #8
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	619a      	str	r2, [r3, #24]
      break;
 80065c8:	e043      	b.n	8006652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68b9      	ldr	r1, [r7, #8]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 fac9 	bl	8006b68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69da      	ldr	r2, [r3, #28]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f042 0208 	orr.w	r2, r2, #8
 80065e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f022 0204 	bic.w	r2, r2, #4
 80065f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69d9      	ldr	r1, [r3, #28]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	691a      	ldr	r2, [r3, #16]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	430a      	orrs	r2, r1
 8006606:	61da      	str	r2, [r3, #28]
      break;
 8006608:	e023      	b.n	8006652 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68b9      	ldr	r1, [r7, #8]
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fb1d 	bl	8006c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	69da      	ldr	r2, [r3, #28]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006624:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006634:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69d9      	ldr	r1, [r3, #28]
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	691b      	ldr	r3, [r3, #16]
 8006640:	021a      	lsls	r2, r3, #8
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	61da      	str	r2, [r3, #28]
      break;
 800664a:	e002      	b.n	8006652 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	75fb      	strb	r3, [r7, #23]
      break;
 8006650:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800665a:	7dfb      	ldrb	r3, [r7, #23]
}
 800665c:	4618      	mov	r0, r3
 800665e:	3718      	adds	r7, #24
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006678:	2b01      	cmp	r3, #1
 800667a:	d101      	bne.n	8006680 <HAL_TIM_ConfigClockSource+0x1c>
 800667c:	2302      	movs	r3, #2
 800667e:	e0b4      	b.n	80067ea <HAL_TIM_ConfigClockSource+0x186>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800669e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066b8:	d03e      	beq.n	8006738 <HAL_TIM_ConfigClockSource+0xd4>
 80066ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066be:	f200 8087 	bhi.w	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066c6:	f000 8086 	beq.w	80067d6 <HAL_TIM_ConfigClockSource+0x172>
 80066ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ce:	d87f      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066d0:	2b70      	cmp	r3, #112	; 0x70
 80066d2:	d01a      	beq.n	800670a <HAL_TIM_ConfigClockSource+0xa6>
 80066d4:	2b70      	cmp	r3, #112	; 0x70
 80066d6:	d87b      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066d8:	2b60      	cmp	r3, #96	; 0x60
 80066da:	d050      	beq.n	800677e <HAL_TIM_ConfigClockSource+0x11a>
 80066dc:	2b60      	cmp	r3, #96	; 0x60
 80066de:	d877      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066e0:	2b50      	cmp	r3, #80	; 0x50
 80066e2:	d03c      	beq.n	800675e <HAL_TIM_ConfigClockSource+0xfa>
 80066e4:	2b50      	cmp	r3, #80	; 0x50
 80066e6:	d873      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066e8:	2b40      	cmp	r3, #64	; 0x40
 80066ea:	d058      	beq.n	800679e <HAL_TIM_ConfigClockSource+0x13a>
 80066ec:	2b40      	cmp	r3, #64	; 0x40
 80066ee:	d86f      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f0:	2b30      	cmp	r3, #48	; 0x30
 80066f2:	d064      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x15a>
 80066f4:	2b30      	cmp	r3, #48	; 0x30
 80066f6:	d86b      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 80066f8:	2b20      	cmp	r3, #32
 80066fa:	d060      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x15a>
 80066fc:	2b20      	cmp	r3, #32
 80066fe:	d867      	bhi.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
 8006700:	2b00      	cmp	r3, #0
 8006702:	d05c      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x15a>
 8006704:	2b10      	cmp	r3, #16
 8006706:	d05a      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x15a>
 8006708:	e062      	b.n	80067d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800671a:	f000 fb69 	bl	8006df0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800672c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	609a      	str	r2, [r3, #8]
      break;
 8006736:	e04f      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006748:	f000 fb52 	bl	8006df0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	689a      	ldr	r2, [r3, #8]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800675a:	609a      	str	r2, [r3, #8]
      break;
 800675c:	e03c      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800676a:	461a      	mov	r2, r3
 800676c:	f000 fac6 	bl	8006cfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2150      	movs	r1, #80	; 0x50
 8006776:	4618      	mov	r0, r3
 8006778:	f000 fb1f 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 800677c:	e02c      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800678a:	461a      	mov	r2, r3
 800678c:	f000 fae5 	bl	8006d5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2160      	movs	r1, #96	; 0x60
 8006796:	4618      	mov	r0, r3
 8006798:	f000 fb0f 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 800679c:	e01c      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067aa:	461a      	mov	r2, r3
 80067ac:	f000 faa6 	bl	8006cfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	2140      	movs	r1, #64	; 0x40
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 faff 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 80067bc:	e00c      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4619      	mov	r1, r3
 80067c8:	4610      	mov	r0, r2
 80067ca:	f000 faf6 	bl	8006dba <TIM_ITRx_SetConfig>
      break;
 80067ce:	e003      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	73fb      	strb	r3, [r7, #15]
      break;
 80067d4:	e000      	b.n	80067d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80067d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b083      	sub	sp, #12
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800681a:	b480      	push	{r7}
 800681c:	b083      	sub	sp, #12
 800681e:	af00      	add	r7, sp, #0
 8006820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006822:	bf00      	nop
 8006824:	370c      	adds	r7, #12
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800682e:	b480      	push	{r7}
 8006830:	b083      	sub	sp, #12
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006836:	bf00      	nop
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
	...

08006844 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a46      	ldr	r2, [pc, #280]	; (8006970 <TIM_Base_SetConfig+0x12c>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d013      	beq.n	8006884 <TIM_Base_SetConfig+0x40>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006862:	d00f      	beq.n	8006884 <TIM_Base_SetConfig+0x40>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a43      	ldr	r2, [pc, #268]	; (8006974 <TIM_Base_SetConfig+0x130>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d00b      	beq.n	8006884 <TIM_Base_SetConfig+0x40>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a42      	ldr	r2, [pc, #264]	; (8006978 <TIM_Base_SetConfig+0x134>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d007      	beq.n	8006884 <TIM_Base_SetConfig+0x40>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	4a41      	ldr	r2, [pc, #260]	; (800697c <TIM_Base_SetConfig+0x138>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d003      	beq.n	8006884 <TIM_Base_SetConfig+0x40>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a40      	ldr	r2, [pc, #256]	; (8006980 <TIM_Base_SetConfig+0x13c>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d108      	bne.n	8006896 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	4313      	orrs	r3, r2
 8006894:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a35      	ldr	r2, [pc, #212]	; (8006970 <TIM_Base_SetConfig+0x12c>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d02b      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a4:	d027      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a32      	ldr	r2, [pc, #200]	; (8006974 <TIM_Base_SetConfig+0x130>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d023      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a31      	ldr	r2, [pc, #196]	; (8006978 <TIM_Base_SetConfig+0x134>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d01f      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4a30      	ldr	r2, [pc, #192]	; (800697c <TIM_Base_SetConfig+0x138>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d01b      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a2f      	ldr	r2, [pc, #188]	; (8006980 <TIM_Base_SetConfig+0x13c>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d017      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a2e      	ldr	r2, [pc, #184]	; (8006984 <TIM_Base_SetConfig+0x140>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d013      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a2d      	ldr	r2, [pc, #180]	; (8006988 <TIM_Base_SetConfig+0x144>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d00f      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2c      	ldr	r2, [pc, #176]	; (800698c <TIM_Base_SetConfig+0x148>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d00b      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a2b      	ldr	r2, [pc, #172]	; (8006990 <TIM_Base_SetConfig+0x14c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d007      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a2a      	ldr	r2, [pc, #168]	; (8006994 <TIM_Base_SetConfig+0x150>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d003      	beq.n	80068f6 <TIM_Base_SetConfig+0xb2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a29      	ldr	r2, [pc, #164]	; (8006998 <TIM_Base_SetConfig+0x154>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d108      	bne.n	8006908 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	4313      	orrs	r3, r2
 8006906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	695b      	ldr	r3, [r3, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	689a      	ldr	r2, [r3, #8]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a10      	ldr	r2, [pc, #64]	; (8006970 <TIM_Base_SetConfig+0x12c>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d003      	beq.n	800693c <TIM_Base_SetConfig+0xf8>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4a12      	ldr	r2, [pc, #72]	; (8006980 <TIM_Base_SetConfig+0x13c>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d103      	bne.n	8006944 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	691a      	ldr	r2, [r3, #16]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	f003 0301 	and.w	r3, r3, #1
 8006952:	2b01      	cmp	r3, #1
 8006954:	d105      	bne.n	8006962 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	f023 0201 	bic.w	r2, r3, #1
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	611a      	str	r2, [r3, #16]
  }
}
 8006962:	bf00      	nop
 8006964:	3714      	adds	r7, #20
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40010000 	.word	0x40010000
 8006974:	40000400 	.word	0x40000400
 8006978:	40000800 	.word	0x40000800
 800697c:	40000c00 	.word	0x40000c00
 8006980:	40010400 	.word	0x40010400
 8006984:	40014000 	.word	0x40014000
 8006988:	40014400 	.word	0x40014400
 800698c:	40014800 	.word	0x40014800
 8006990:	40001800 	.word	0x40001800
 8006994:	40001c00 	.word	0x40001c00
 8006998:	40002000 	.word	0x40002000

0800699c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800699c:	b480      	push	{r7}
 800699e:	b087      	sub	sp, #28
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	f023 0201 	bic.w	r2, r3, #1
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	f023 0303 	bic.w	r3, r3, #3
 80069d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	f023 0302 	bic.w	r3, r3, #2
 80069e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a20      	ldr	r2, [pc, #128]	; (8006a74 <TIM_OC1_SetConfig+0xd8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_OC1_SetConfig+0x64>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a1f      	ldr	r2, [pc, #124]	; (8006a78 <TIM_OC1_SetConfig+0xdc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d10c      	bne.n	8006a1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 0308 	bic.w	r3, r3, #8
 8006a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f023 0304 	bic.w	r3, r3, #4
 8006a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a15      	ldr	r2, [pc, #84]	; (8006a74 <TIM_OC1_SetConfig+0xd8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d003      	beq.n	8006a2a <TIM_OC1_SetConfig+0x8e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a14      	ldr	r2, [pc, #80]	; (8006a78 <TIM_OC1_SetConfig+0xdc>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d111      	bne.n	8006a4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	699b      	ldr	r3, [r3, #24]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	621a      	str	r2, [r3, #32]
}
 8006a68:	bf00      	nop
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	40010000 	.word	0x40010000
 8006a78:	40010400 	.word	0x40010400

08006a7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b087      	sub	sp, #28
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a1b      	ldr	r3, [r3, #32]
 8006a90:	f023 0210 	bic.w	r2, r3, #16
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	021b      	lsls	r3, r3, #8
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	f023 0320 	bic.w	r3, r3, #32
 8006ac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	011b      	lsls	r3, r3, #4
 8006ace:	697a      	ldr	r2, [r7, #20]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a22      	ldr	r2, [pc, #136]	; (8006b60 <TIM_OC2_SetConfig+0xe4>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d003      	beq.n	8006ae4 <TIM_OC2_SetConfig+0x68>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a21      	ldr	r2, [pc, #132]	; (8006b64 <TIM_OC2_SetConfig+0xe8>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d10d      	bne.n	8006b00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	011b      	lsls	r3, r3, #4
 8006af2:	697a      	ldr	r2, [r7, #20]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006afe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a17      	ldr	r2, [pc, #92]	; (8006b60 <TIM_OC2_SetConfig+0xe4>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d003      	beq.n	8006b10 <TIM_OC2_SetConfig+0x94>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a16      	ldr	r2, [pc, #88]	; (8006b64 <TIM_OC2_SetConfig+0xe8>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d113      	bne.n	8006b38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	695b      	ldr	r3, [r3, #20]
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	685a      	ldr	r2, [r3, #4]
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	697a      	ldr	r2, [r7, #20]
 8006b50:	621a      	str	r2, [r3, #32]
}
 8006b52:	bf00      	nop
 8006b54:	371c      	adds	r7, #28
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	40010000 	.word	0x40010000
 8006b64:	40010400 	.word	0x40010400

08006b68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a1b      	ldr	r3, [r3, #32]
 8006b76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	69db      	ldr	r3, [r3, #28]
 8006b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f023 0303 	bic.w	r3, r3, #3
 8006b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a21      	ldr	r2, [pc, #132]	; (8006c48 <TIM_OC3_SetConfig+0xe0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d003      	beq.n	8006bce <TIM_OC3_SetConfig+0x66>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a20      	ldr	r2, [pc, #128]	; (8006c4c <TIM_OC3_SetConfig+0xe4>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d10d      	bne.n	8006bea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	021b      	lsls	r3, r3, #8
 8006bdc:	697a      	ldr	r2, [r7, #20]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a16      	ldr	r2, [pc, #88]	; (8006c48 <TIM_OC3_SetConfig+0xe0>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d003      	beq.n	8006bfa <TIM_OC3_SetConfig+0x92>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a15      	ldr	r2, [pc, #84]	; (8006c4c <TIM_OC3_SetConfig+0xe4>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d113      	bne.n	8006c22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	011b      	lsls	r3, r3, #4
 8006c10:	693a      	ldr	r2, [r7, #16]
 8006c12:	4313      	orrs	r3, r2
 8006c14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	685a      	ldr	r2, [r3, #4]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	621a      	str	r2, [r3, #32]
}
 8006c3c:	bf00      	nop
 8006c3e:	371c      	adds	r7, #28
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr
 8006c48:	40010000 	.word	0x40010000
 8006c4c:	40010400 	.word	0x40010400

08006c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	021b      	lsls	r3, r3, #8
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	031b      	lsls	r3, r3, #12
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a12      	ldr	r2, [pc, #72]	; (8006cf4 <TIM_OC4_SetConfig+0xa4>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d003      	beq.n	8006cb8 <TIM_OC4_SetConfig+0x68>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a11      	ldr	r2, [pc, #68]	; (8006cf8 <TIM_OC4_SetConfig+0xa8>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d109      	bne.n	8006ccc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	695b      	ldr	r3, [r3, #20]
 8006cc4:	019b      	lsls	r3, r3, #6
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	697a      	ldr	r2, [r7, #20]
 8006cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	621a      	str	r2, [r3, #32]
}
 8006ce6:	bf00      	nop
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	40010000 	.word	0x40010000
 8006cf8:	40010400 	.word	0x40010400

08006cfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	f023 0201 	bic.w	r2, r3, #1
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	011b      	lsls	r3, r3, #4
 8006d2c:	693a      	ldr	r2, [r7, #16]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f023 030a 	bic.w	r3, r3, #10
 8006d38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d3a:	697a      	ldr	r2, [r7, #20]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	693a      	ldr	r2, [r7, #16]
 8006d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	697a      	ldr	r2, [r7, #20]
 8006d4c:	621a      	str	r2, [r3, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr

08006d5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d5a:	b480      	push	{r7}
 8006d5c:	b087      	sub	sp, #28
 8006d5e:	af00      	add	r7, sp, #0
 8006d60:	60f8      	str	r0, [r7, #12]
 8006d62:	60b9      	str	r1, [r7, #8]
 8006d64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a1b      	ldr	r3, [r3, #32]
 8006d6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6a1b      	ldr	r3, [r3, #32]
 8006d70:	f023 0210 	bic.w	r2, r3, #16
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	031b      	lsls	r3, r3, #12
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	011b      	lsls	r3, r3, #4
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b085      	sub	sp, #20
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	6078      	str	r0, [r7, #4]
 8006dc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	f043 0307 	orr.w	r3, r3, #7
 8006ddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	609a      	str	r2, [r3, #8]
}
 8006de4:	bf00      	nop
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b087      	sub	sp, #28
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	60b9      	str	r1, [r7, #8]
 8006dfa:	607a      	str	r2, [r7, #4]
 8006dfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	021a      	lsls	r2, r3, #8
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	431a      	orrs	r2, r3
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	609a      	str	r2, [r3, #8]
}
 8006e24:	bf00      	nop
 8006e26:	371c      	adds	r7, #28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f003 031f 	and.w	r3, r3, #31
 8006e42:	2201      	movs	r2, #1
 8006e44:	fa02 f303 	lsl.w	r3, r2, r3
 8006e48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a1a      	ldr	r2, [r3, #32]
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	43db      	mvns	r3, r3
 8006e52:	401a      	ands	r2, r3
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6a1a      	ldr	r2, [r3, #32]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	f003 031f 	and.w	r3, r3, #31
 8006e62:	6879      	ldr	r1, [r7, #4]
 8006e64:	fa01 f303 	lsl.w	r3, r1, r3
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	621a      	str	r2, [r3, #32]
}
 8006e6e:	bf00      	nop
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr
	...

08006e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e05a      	b.n	8006f4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a21      	ldr	r2, [pc, #132]	; (8006f58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d022      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ee0:	d01d      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a1d      	ldr	r2, [pc, #116]	; (8006f5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d018      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a1b      	ldr	r2, [pc, #108]	; (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d013      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1a      	ldr	r2, [pc, #104]	; (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d00e      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a18      	ldr	r2, [pc, #96]	; (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d009      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a17      	ldr	r2, [pc, #92]	; (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d004      	beq.n	8006f1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a15      	ldr	r2, [pc, #84]	; (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d10c      	bne.n	8006f38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	68ba      	ldr	r2, [r7, #8]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	40010000 	.word	0x40010000
 8006f5c:	40000400 	.word	0x40000400
 8006f60:	40000800 	.word	0x40000800
 8006f64:	40000c00 	.word	0x40000c00
 8006f68:	40010400 	.word	0x40010400
 8006f6c:	40014000 	.word	0x40014000
 8006f70:	40001800 	.word	0x40001800

08006f74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d101      	bne.n	8006f90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	e03d      	b.n	800700c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	69db      	ldr	r3, [r3, #28]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3714      	adds	r7, #20
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007020:	bf00      	nop
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e042      	b.n	80070d8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007058:	b2db      	uxtb	r3, r3
 800705a:	2b00      	cmp	r3, #0
 800705c:	d106      	bne.n	800706c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f7fc fb3c 	bl	80036e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2224      	movs	r2, #36	; 0x24
 8007070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68da      	ldr	r2, [r3, #12]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007082:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 fcdb 	bl	8007a40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	691a      	ldr	r2, [r3, #16]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007098:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	695a      	ldr	r2, [r3, #20]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80070a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68da      	ldr	r2, [r3, #12]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2220      	movs	r2, #32
 80070c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2220      	movs	r2, #32
 80070cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3708      	adds	r7, #8
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	4613      	mov	r3, r2
 80070ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b20      	cmp	r3, #32
 80070f8:	d112      	bne.n	8007120 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d002      	beq.n	8007106 <HAL_UART_Receive_IT+0x26>
 8007100:	88fb      	ldrh	r3, [r7, #6]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e00b      	b.n	8007122 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007110:	88fb      	ldrh	r3, [r7, #6]
 8007112:	461a      	mov	r2, r3
 8007114:	68b9      	ldr	r1, [r7, #8]
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f000 faba 	bl	8007690 <UART_Start_Receive_IT>
 800711c:	4603      	mov	r3, r0
 800711e:	e000      	b.n	8007122 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007120:	2302      	movs	r3, #2
  }
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b0ba      	sub	sp, #232	; 0xe8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	695b      	ldr	r3, [r3, #20]
 800714e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007152:	2300      	movs	r3, #0
 8007154:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007158:	2300      	movs	r3, #0
 800715a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800715e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007162:	f003 030f 	and.w	r3, r3, #15
 8007166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800716a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10f      	bne.n	8007192 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007176:	f003 0320 	and.w	r3, r3, #32
 800717a:	2b00      	cmp	r3, #0
 800717c:	d009      	beq.n	8007192 <HAL_UART_IRQHandler+0x66>
 800717e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d003      	beq.n	8007192 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fb99 	bl	80078c2 <UART_Receive_IT>
      return;
 8007190:	e25b      	b.n	800764a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007196:	2b00      	cmp	r3, #0
 8007198:	f000 80de 	beq.w	8007358 <HAL_UART_IRQHandler+0x22c>
 800719c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d106      	bne.n	80071b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80071a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f000 80d1 	beq.w	8007358 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80071b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00b      	beq.n	80071da <HAL_UART_IRQHandler+0xae>
 80071c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d005      	beq.n	80071da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071d2:	f043 0201 	orr.w	r2, r3, #1
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071de:	f003 0304 	and.w	r3, r3, #4
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00b      	beq.n	80071fe <HAL_UART_IRQHandler+0xd2>
 80071e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d005      	beq.n	80071fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071f6:	f043 0202 	orr.w	r2, r3, #2
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00b      	beq.n	8007222 <HAL_UART_IRQHandler+0xf6>
 800720a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800720e:	f003 0301 	and.w	r3, r3, #1
 8007212:	2b00      	cmp	r3, #0
 8007214:	d005      	beq.n	8007222 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800721a:	f043 0204 	orr.w	r2, r3, #4
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007226:	f003 0308 	and.w	r3, r3, #8
 800722a:	2b00      	cmp	r3, #0
 800722c:	d011      	beq.n	8007252 <HAL_UART_IRQHandler+0x126>
 800722e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007232:	f003 0320 	and.w	r3, r3, #32
 8007236:	2b00      	cmp	r3, #0
 8007238:	d105      	bne.n	8007246 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800723a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	2b00      	cmp	r3, #0
 8007244:	d005      	beq.n	8007252 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800724a:	f043 0208 	orr.w	r2, r3, #8
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 81f2 	beq.w	8007640 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800725c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007260:	f003 0320 	and.w	r3, r3, #32
 8007264:	2b00      	cmp	r3, #0
 8007266:	d008      	beq.n	800727a <HAL_UART_IRQHandler+0x14e>
 8007268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800726c:	f003 0320 	and.w	r3, r3, #32
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fb24 	bl	80078c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007284:	2b40      	cmp	r3, #64	; 0x40
 8007286:	bf0c      	ite	eq
 8007288:	2301      	moveq	r3, #1
 800728a:	2300      	movne	r3, #0
 800728c:	b2db      	uxtb	r3, r3
 800728e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007296:	f003 0308 	and.w	r3, r3, #8
 800729a:	2b00      	cmp	r3, #0
 800729c:	d103      	bne.n	80072a6 <HAL_UART_IRQHandler+0x17a>
 800729e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d04f      	beq.n	8007346 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fa2c 	bl	8007704 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b6:	2b40      	cmp	r3, #64	; 0x40
 80072b8:	d141      	bne.n	800733e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	3314      	adds	r3, #20
 80072c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80072c8:	e853 3f00 	ldrex	r3, [r3]
 80072cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80072d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	3314      	adds	r3, #20
 80072e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80072e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80072ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80072f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80072fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1d9      	bne.n	80072ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d013      	beq.n	8007336 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007312:	4a7e      	ldr	r2, [pc, #504]	; (800750c <HAL_UART_IRQHandler+0x3e0>)
 8007314:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800731a:	4618      	mov	r0, r3
 800731c:	f7fc fd89 	bl	8003e32 <HAL_DMA_Abort_IT>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d016      	beq.n	8007354 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800732a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007330:	4610      	mov	r0, r2
 8007332:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007334:	e00e      	b.n	8007354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f994 	bl	8007664 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800733c:	e00a      	b.n	8007354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f990 	bl	8007664 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007344:	e006      	b.n	8007354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f98c 	bl	8007664 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007352:	e175      	b.n	8007640 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007354:	bf00      	nop
    return;
 8007356:	e173      	b.n	8007640 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735c:	2b01      	cmp	r3, #1
 800735e:	f040 814f 	bne.w	8007600 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007366:	f003 0310 	and.w	r3, r3, #16
 800736a:	2b00      	cmp	r3, #0
 800736c:	f000 8148 	beq.w	8007600 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007374:	f003 0310 	and.w	r3, r3, #16
 8007378:	2b00      	cmp	r3, #0
 800737a:	f000 8141 	beq.w	8007600 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800737e:	2300      	movs	r3, #0
 8007380:	60bb      	str	r3, [r7, #8]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	60bb      	str	r3, [r7, #8]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	60bb      	str	r3, [r7, #8]
 8007392:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	695b      	ldr	r3, [r3, #20]
 800739a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739e:	2b40      	cmp	r3, #64	; 0x40
 80073a0:	f040 80b6 	bne.w	8007510 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80073b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f000 8145 	beq.w	8007644 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073c2:	429a      	cmp	r2, r3
 80073c4:	f080 813e 	bcs.w	8007644 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80073ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d4:	69db      	ldr	r3, [r3, #28]
 80073d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073da:	f000 8088 	beq.w	80074ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	330c      	adds	r3, #12
 80073e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80073ec:	e853 3f00 	ldrex	r3, [r3]
 80073f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80073f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	330c      	adds	r3, #12
 8007406:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800740a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800740e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007412:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007416:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800741a:	e841 2300 	strex	r3, r2, [r1]
 800741e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007422:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1d9      	bne.n	80073de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3314      	adds	r3, #20
 8007430:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800743a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800743c:	f023 0301 	bic.w	r3, r3, #1
 8007440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	3314      	adds	r3, #20
 800744a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800744e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007452:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007454:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007456:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800745a:	e841 2300 	strex	r3, r2, [r1]
 800745e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007460:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e1      	bne.n	800742a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3314      	adds	r3, #20
 800746c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007470:	e853 3f00 	ldrex	r3, [r3]
 8007474:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007478:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800747c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3314      	adds	r3, #20
 8007486:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800748a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800748c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007490:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007492:	e841 2300 	strex	r3, r2, [r1]
 8007496:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007498:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1e3      	bne.n	8007466 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2220      	movs	r2, #32
 80074a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	330c      	adds	r3, #12
 80074b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074b6:	e853 3f00 	ldrex	r3, [r3]
 80074ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80074bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074be:	f023 0310 	bic.w	r3, r3, #16
 80074c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	330c      	adds	r3, #12
 80074cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80074d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80074d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80074d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80074de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e3      	bne.n	80074ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fc fc32 	bl	8003d52 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	b29b      	uxth	r3, r3
 8007502:	4619      	mov	r1, r3
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f8b7 	bl	8007678 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800750a:	e09b      	b.n	8007644 <HAL_UART_IRQHandler+0x518>
 800750c:	080077cb 	.word	0x080077cb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007518:	b29b      	uxth	r3, r3
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007524:	b29b      	uxth	r3, r3
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 808e 	beq.w	8007648 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800752c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 8089 	beq.w	8007648 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	330c      	adds	r3, #12
 800753c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007540:	e853 3f00 	ldrex	r3, [r3]
 8007544:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007548:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800754c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	330c      	adds	r3, #12
 8007556:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800755a:	647a      	str	r2, [r7, #68]	; 0x44
 800755c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007560:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1e3      	bne.n	8007536 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3314      	adds	r3, #20
 8007574:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	e853 3f00 	ldrex	r3, [r3]
 800757c:	623b      	str	r3, [r7, #32]
   return(result);
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	f023 0301 	bic.w	r3, r3, #1
 8007584:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	3314      	adds	r3, #20
 800758e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007592:	633a      	str	r2, [r7, #48]	; 0x30
 8007594:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007596:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800759a:	e841 2300 	strex	r3, r2, [r1]
 800759e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80075a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1e3      	bne.n	800756e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2220      	movs	r2, #32
 80075aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	330c      	adds	r3, #12
 80075ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	e853 3f00 	ldrex	r3, [r3]
 80075c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f023 0310 	bic.w	r3, r3, #16
 80075ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	330c      	adds	r3, #12
 80075d4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80075d8:	61fa      	str	r2, [r7, #28]
 80075da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075dc:	69b9      	ldr	r1, [r7, #24]
 80075de:	69fa      	ldr	r2, [r7, #28]
 80075e0:	e841 2300 	strex	r3, r2, [r1]
 80075e4:	617b      	str	r3, [r7, #20]
   return(result);
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d1e3      	bne.n	80075b4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2202      	movs	r2, #2
 80075f0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80075f2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075f6:	4619      	mov	r1, r3
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f000 f83d 	bl	8007678 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80075fe:	e023      	b.n	8007648 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007604:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007608:	2b00      	cmp	r3, #0
 800760a:	d009      	beq.n	8007620 <HAL_UART_IRQHandler+0x4f4>
 800760c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007614:	2b00      	cmp	r3, #0
 8007616:	d003      	beq.n	8007620 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 f8ea 	bl	80077f2 <UART_Transmit_IT>
    return;
 800761e:	e014      	b.n	800764a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00e      	beq.n	800764a <HAL_UART_IRQHandler+0x51e>
 800762c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007634:	2b00      	cmp	r3, #0
 8007636:	d008      	beq.n	800764a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f92a 	bl	8007892 <UART_EndTransmit_IT>
    return;
 800763e:	e004      	b.n	800764a <HAL_UART_IRQHandler+0x51e>
    return;
 8007640:	bf00      	nop
 8007642:	e002      	b.n	800764a <HAL_UART_IRQHandler+0x51e>
      return;
 8007644:	bf00      	nop
 8007646:	e000      	b.n	800764a <HAL_UART_IRQHandler+0x51e>
      return;
 8007648:	bf00      	nop
  }
}
 800764a:	37e8      	adds	r7, #232	; 0xe8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
 8007680:	460b      	mov	r3, r1
 8007682:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	4613      	mov	r3, r2
 800769c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	68ba      	ldr	r2, [r7, #8]
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	88fa      	ldrh	r2, [r7, #6]
 80076a8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	88fa      	ldrh	r2, [r7, #6]
 80076ae:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2222      	movs	r2, #34	; 0x22
 80076ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d007      	beq.n	80076d6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68da      	ldr	r2, [r3, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076d4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	695a      	ldr	r2, [r3, #20]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f042 0201 	orr.w	r2, r2, #1
 80076e4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	68da      	ldr	r2, [r3, #12]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f042 0220 	orr.w	r2, r2, #32
 80076f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007704:	b480      	push	{r7}
 8007706:	b095      	sub	sp, #84	; 0x54
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800771c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800771e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007722:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	330c      	adds	r3, #12
 800772a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800772c:	643a      	str	r2, [r7, #64]	; 0x40
 800772e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007732:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800773a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e5      	bne.n	800770c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	3314      	adds	r3, #20
 8007746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007748:	6a3b      	ldr	r3, [r7, #32]
 800774a:	e853 3f00 	ldrex	r3, [r3]
 800774e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	f023 0301 	bic.w	r3, r3, #1
 8007756:	64bb      	str	r3, [r7, #72]	; 0x48
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	3314      	adds	r3, #20
 800775e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007760:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007762:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007764:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007766:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007768:	e841 2300 	strex	r3, r2, [r1]
 800776c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800776e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1e5      	bne.n	8007740 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007778:	2b01      	cmp	r3, #1
 800777a:	d119      	bne.n	80077b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	330c      	adds	r3, #12
 8007782:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	e853 3f00 	ldrex	r3, [r3]
 800778a:	60bb      	str	r3, [r7, #8]
   return(result);
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	f023 0310 	bic.w	r3, r3, #16
 8007792:	647b      	str	r3, [r7, #68]	; 0x44
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	330c      	adds	r3, #12
 800779a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800779c:	61ba      	str	r2, [r7, #24]
 800779e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6979      	ldr	r1, [r7, #20]
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	613b      	str	r3, [r7, #16]
   return(result);
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e5      	bne.n	800777c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2220      	movs	r2, #32
 80077b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80077be:	bf00      	nop
 80077c0:	3754      	adds	r7, #84	; 0x54
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b084      	sub	sp, #16
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077e4:	68f8      	ldr	r0, [r7, #12]
 80077e6:	f7ff ff3d 	bl	8007664 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077ea:	bf00      	nop
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077f2:	b480      	push	{r7}
 80077f4:	b085      	sub	sp, #20
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b21      	cmp	r3, #33	; 0x21
 8007804:	d13e      	bne.n	8007884 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800780e:	d114      	bne.n	800783a <UART_Transmit_IT+0x48>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d110      	bne.n	800783a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	881b      	ldrh	r3, [r3, #0]
 8007822:	461a      	mov	r2, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800782c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a1b      	ldr	r3, [r3, #32]
 8007832:	1c9a      	adds	r2, r3, #2
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	621a      	str	r2, [r3, #32]
 8007838:	e008      	b.n	800784c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a1b      	ldr	r3, [r3, #32]
 800783e:	1c59      	adds	r1, r3, #1
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6211      	str	r1, [r2, #32]
 8007844:	781a      	ldrb	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007850:	b29b      	uxth	r3, r3
 8007852:	3b01      	subs	r3, #1
 8007854:	b29b      	uxth	r3, r3
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	4619      	mov	r1, r3
 800785a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10f      	bne.n	8007880 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68da      	ldr	r2, [r3, #12]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800786e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800787e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007880:	2300      	movs	r3, #0
 8007882:	e000      	b.n	8007886 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007884:	2302      	movs	r3, #2
  }
}
 8007886:	4618      	mov	r0, r3
 8007888:	3714      	adds	r7, #20
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr

08007892 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b082      	sub	sp, #8
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68da      	ldr	r2, [r3, #12]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7ff fecc 	bl	8007650 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b08c      	sub	sp, #48	; 0x30
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b22      	cmp	r3, #34	; 0x22
 80078d4:	f040 80ae 	bne.w	8007a34 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078e0:	d117      	bne.n	8007912 <UART_Receive_IT+0x50>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d113      	bne.n	8007912 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80078ea:	2300      	movs	r3, #0
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007900:	b29a      	uxth	r2, r3
 8007902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007904:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800790a:	1c9a      	adds	r2, r3, #2
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	629a      	str	r2, [r3, #40]	; 0x28
 8007910:	e026      	b.n	8007960 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007916:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007918:	2300      	movs	r3, #0
 800791a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007924:	d007      	beq.n	8007936 <UART_Receive_IT+0x74>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10a      	bne.n	8007944 <UART_Receive_IT+0x82>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d106      	bne.n	8007944 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	b2da      	uxtb	r2, r3
 800793e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007940:	701a      	strb	r2, [r3, #0]
 8007942:	e008      	b.n	8007956 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	b2db      	uxtb	r3, r3
 800794c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007950:	b2da      	uxtb	r2, r3
 8007952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007954:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800795a:	1c5a      	adds	r2, r3, #1
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007964:	b29b      	uxth	r3, r3
 8007966:	3b01      	subs	r3, #1
 8007968:	b29b      	uxth	r3, r3
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	4619      	mov	r1, r3
 800796e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007970:	2b00      	cmp	r3, #0
 8007972:	d15d      	bne.n	8007a30 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68da      	ldr	r2, [r3, #12]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f022 0220 	bic.w	r2, r2, #32
 8007982:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68da      	ldr	r2, [r3, #12]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007992:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695a      	ldr	r2, [r3, #20]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f022 0201 	bic.w	r2, r2, #1
 80079a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d135      	bne.n	8007a26 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	330c      	adds	r3, #12
 80079c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	e853 3f00 	ldrex	r3, [r3]
 80079ce:	613b      	str	r3, [r7, #16]
   return(result);
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f023 0310 	bic.w	r3, r3, #16
 80079d6:	627b      	str	r3, [r7, #36]	; 0x24
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	330c      	adds	r3, #12
 80079de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e0:	623a      	str	r2, [r7, #32]
 80079e2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e4:	69f9      	ldr	r1, [r7, #28]
 80079e6:	6a3a      	ldr	r2, [r7, #32]
 80079e8:	e841 2300 	strex	r3, r2, [r1]
 80079ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1e5      	bne.n	80079c0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0310 	and.w	r3, r3, #16
 80079fe:	2b10      	cmp	r3, #16
 8007a00:	d10a      	bne.n	8007a18 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a02:	2300      	movs	r3, #0
 8007a04:	60fb      	str	r3, [r7, #12]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	60fb      	str	r3, [r7, #12]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	60fb      	str	r3, [r7, #12]
 8007a16:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f7ff fe2a 	bl	8007678 <HAL_UARTEx_RxEventCallback>
 8007a24:	e002      	b.n	8007a2c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f7fa f916 	bl	8001c58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	e002      	b.n	8007a36 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007a30:	2300      	movs	r3, #0
 8007a32:	e000      	b.n	8007a36 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a34:	2302      	movs	r3, #2
  }
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3730      	adds	r7, #48	; 0x30
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a44:	b0c0      	sub	sp, #256	; 0x100
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a5c:	68d9      	ldr	r1, [r3, #12]
 8007a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	ea40 0301 	orr.w	r3, r0, r1
 8007a68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	431a      	orrs	r2, r3
 8007a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a84:	69db      	ldr	r3, [r3, #28]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007a98:	f021 010c 	bic.w	r1, r1, #12
 8007a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007aa6:	430b      	orrs	r3, r1
 8007aa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aba:	6999      	ldr	r1, [r3, #24]
 8007abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	ea40 0301 	orr.w	r3, r0, r1
 8007ac6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	4b8f      	ldr	r3, [pc, #572]	; (8007d0c <UART_SetConfig+0x2cc>)
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d005      	beq.n	8007ae0 <UART_SetConfig+0xa0>
 8007ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	4b8d      	ldr	r3, [pc, #564]	; (8007d10 <UART_SetConfig+0x2d0>)
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d104      	bne.n	8007aea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ae0:	f7fe f810 	bl	8005b04 <HAL_RCC_GetPCLK2Freq>
 8007ae4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007ae8:	e003      	b.n	8007af2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007aea:	f7fd fff7 	bl	8005adc <HAL_RCC_GetPCLK1Freq>
 8007aee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007af6:	69db      	ldr	r3, [r3, #28]
 8007af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007afc:	f040 810c 	bne.w	8007d18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b04:	2200      	movs	r2, #0
 8007b06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007b0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007b0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007b12:	4622      	mov	r2, r4
 8007b14:	462b      	mov	r3, r5
 8007b16:	1891      	adds	r1, r2, r2
 8007b18:	65b9      	str	r1, [r7, #88]	; 0x58
 8007b1a:	415b      	adcs	r3, r3
 8007b1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007b22:	4621      	mov	r1, r4
 8007b24:	eb12 0801 	adds.w	r8, r2, r1
 8007b28:	4629      	mov	r1, r5
 8007b2a:	eb43 0901 	adc.w	r9, r3, r1
 8007b2e:	f04f 0200 	mov.w	r2, #0
 8007b32:	f04f 0300 	mov.w	r3, #0
 8007b36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b42:	4690      	mov	r8, r2
 8007b44:	4699      	mov	r9, r3
 8007b46:	4623      	mov	r3, r4
 8007b48:	eb18 0303 	adds.w	r3, r8, r3
 8007b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007b50:	462b      	mov	r3, r5
 8007b52:	eb49 0303 	adc.w	r3, r9, r3
 8007b56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007b66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007b6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007b6e:	460b      	mov	r3, r1
 8007b70:	18db      	adds	r3, r3, r3
 8007b72:	653b      	str	r3, [r7, #80]	; 0x50
 8007b74:	4613      	mov	r3, r2
 8007b76:	eb42 0303 	adc.w	r3, r2, r3
 8007b7a:	657b      	str	r3, [r7, #84]	; 0x54
 8007b7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007b80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b84:	f7f9 f880 	bl	8000c88 <__aeabi_uldivmod>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4b61      	ldr	r3, [pc, #388]	; (8007d14 <UART_SetConfig+0x2d4>)
 8007b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8007b92:	095b      	lsrs	r3, r3, #5
 8007b94:	011c      	lsls	r4, r3, #4
 8007b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007ba0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007ba4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007ba8:	4642      	mov	r2, r8
 8007baa:	464b      	mov	r3, r9
 8007bac:	1891      	adds	r1, r2, r2
 8007bae:	64b9      	str	r1, [r7, #72]	; 0x48
 8007bb0:	415b      	adcs	r3, r3
 8007bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007bb8:	4641      	mov	r1, r8
 8007bba:	eb12 0a01 	adds.w	sl, r2, r1
 8007bbe:	4649      	mov	r1, r9
 8007bc0:	eb43 0b01 	adc.w	fp, r3, r1
 8007bc4:	f04f 0200 	mov.w	r2, #0
 8007bc8:	f04f 0300 	mov.w	r3, #0
 8007bcc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007bd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007bd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007bd8:	4692      	mov	sl, r2
 8007bda:	469b      	mov	fp, r3
 8007bdc:	4643      	mov	r3, r8
 8007bde:	eb1a 0303 	adds.w	r3, sl, r3
 8007be2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007be6:	464b      	mov	r3, r9
 8007be8:	eb4b 0303 	adc.w	r3, fp, r3
 8007bec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bfc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007c00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007c04:	460b      	mov	r3, r1
 8007c06:	18db      	adds	r3, r3, r3
 8007c08:	643b      	str	r3, [r7, #64]	; 0x40
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	eb42 0303 	adc.w	r3, r2, r3
 8007c10:	647b      	str	r3, [r7, #68]	; 0x44
 8007c12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007c16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007c1a:	f7f9 f835 	bl	8000c88 <__aeabi_uldivmod>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4611      	mov	r1, r2
 8007c24:	4b3b      	ldr	r3, [pc, #236]	; (8007d14 <UART_SetConfig+0x2d4>)
 8007c26:	fba3 2301 	umull	r2, r3, r3, r1
 8007c2a:	095b      	lsrs	r3, r3, #5
 8007c2c:	2264      	movs	r2, #100	; 0x64
 8007c2e:	fb02 f303 	mul.w	r3, r2, r3
 8007c32:	1acb      	subs	r3, r1, r3
 8007c34:	00db      	lsls	r3, r3, #3
 8007c36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007c3a:	4b36      	ldr	r3, [pc, #216]	; (8007d14 <UART_SetConfig+0x2d4>)
 8007c3c:	fba3 2302 	umull	r2, r3, r3, r2
 8007c40:	095b      	lsrs	r3, r3, #5
 8007c42:	005b      	lsls	r3, r3, #1
 8007c44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c48:	441c      	add	r4, r3
 8007c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c4e:	2200      	movs	r2, #0
 8007c50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007c58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007c5c:	4642      	mov	r2, r8
 8007c5e:	464b      	mov	r3, r9
 8007c60:	1891      	adds	r1, r2, r2
 8007c62:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c64:	415b      	adcs	r3, r3
 8007c66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c6c:	4641      	mov	r1, r8
 8007c6e:	1851      	adds	r1, r2, r1
 8007c70:	6339      	str	r1, [r7, #48]	; 0x30
 8007c72:	4649      	mov	r1, r9
 8007c74:	414b      	adcs	r3, r1
 8007c76:	637b      	str	r3, [r7, #52]	; 0x34
 8007c78:	f04f 0200 	mov.w	r2, #0
 8007c7c:	f04f 0300 	mov.w	r3, #0
 8007c80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007c84:	4659      	mov	r1, fp
 8007c86:	00cb      	lsls	r3, r1, #3
 8007c88:	4651      	mov	r1, sl
 8007c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c8e:	4651      	mov	r1, sl
 8007c90:	00ca      	lsls	r2, r1, #3
 8007c92:	4610      	mov	r0, r2
 8007c94:	4619      	mov	r1, r3
 8007c96:	4603      	mov	r3, r0
 8007c98:	4642      	mov	r2, r8
 8007c9a:	189b      	adds	r3, r3, r2
 8007c9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ca0:	464b      	mov	r3, r9
 8007ca2:	460a      	mov	r2, r1
 8007ca4:	eb42 0303 	adc.w	r3, r2, r3
 8007ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007cb8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007cbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	18db      	adds	r3, r3, r3
 8007cc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	eb42 0303 	adc.w	r3, r2, r3
 8007ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007cce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007cd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007cd6:	f7f8 ffd7 	bl	8000c88 <__aeabi_uldivmod>
 8007cda:	4602      	mov	r2, r0
 8007cdc:	460b      	mov	r3, r1
 8007cde:	4b0d      	ldr	r3, [pc, #52]	; (8007d14 <UART_SetConfig+0x2d4>)
 8007ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ce4:	095b      	lsrs	r3, r3, #5
 8007ce6:	2164      	movs	r1, #100	; 0x64
 8007ce8:	fb01 f303 	mul.w	r3, r1, r3
 8007cec:	1ad3      	subs	r3, r2, r3
 8007cee:	00db      	lsls	r3, r3, #3
 8007cf0:	3332      	adds	r3, #50	; 0x32
 8007cf2:	4a08      	ldr	r2, [pc, #32]	; (8007d14 <UART_SetConfig+0x2d4>)
 8007cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf8:	095b      	lsrs	r3, r3, #5
 8007cfa:	f003 0207 	and.w	r2, r3, #7
 8007cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4422      	add	r2, r4
 8007d06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d08:	e106      	b.n	8007f18 <UART_SetConfig+0x4d8>
 8007d0a:	bf00      	nop
 8007d0c:	40011000 	.word	0x40011000
 8007d10:	40011400 	.word	0x40011400
 8007d14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007d22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007d26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007d2a:	4642      	mov	r2, r8
 8007d2c:	464b      	mov	r3, r9
 8007d2e:	1891      	adds	r1, r2, r2
 8007d30:	6239      	str	r1, [r7, #32]
 8007d32:	415b      	adcs	r3, r3
 8007d34:	627b      	str	r3, [r7, #36]	; 0x24
 8007d36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d3a:	4641      	mov	r1, r8
 8007d3c:	1854      	adds	r4, r2, r1
 8007d3e:	4649      	mov	r1, r9
 8007d40:	eb43 0501 	adc.w	r5, r3, r1
 8007d44:	f04f 0200 	mov.w	r2, #0
 8007d48:	f04f 0300 	mov.w	r3, #0
 8007d4c:	00eb      	lsls	r3, r5, #3
 8007d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d52:	00e2      	lsls	r2, r4, #3
 8007d54:	4614      	mov	r4, r2
 8007d56:	461d      	mov	r5, r3
 8007d58:	4643      	mov	r3, r8
 8007d5a:	18e3      	adds	r3, r4, r3
 8007d5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d60:	464b      	mov	r3, r9
 8007d62:	eb45 0303 	adc.w	r3, r5, r3
 8007d66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d7a:	f04f 0200 	mov.w	r2, #0
 8007d7e:	f04f 0300 	mov.w	r3, #0
 8007d82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d86:	4629      	mov	r1, r5
 8007d88:	008b      	lsls	r3, r1, #2
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d90:	4621      	mov	r1, r4
 8007d92:	008a      	lsls	r2, r1, #2
 8007d94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d98:	f7f8 ff76 	bl	8000c88 <__aeabi_uldivmod>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	460b      	mov	r3, r1
 8007da0:	4b60      	ldr	r3, [pc, #384]	; (8007f24 <UART_SetConfig+0x4e4>)
 8007da2:	fba3 2302 	umull	r2, r3, r3, r2
 8007da6:	095b      	lsrs	r3, r3, #5
 8007da8:	011c      	lsls	r4, r3, #4
 8007daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007db4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007db8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007dbc:	4642      	mov	r2, r8
 8007dbe:	464b      	mov	r3, r9
 8007dc0:	1891      	adds	r1, r2, r2
 8007dc2:	61b9      	str	r1, [r7, #24]
 8007dc4:	415b      	adcs	r3, r3
 8007dc6:	61fb      	str	r3, [r7, #28]
 8007dc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007dcc:	4641      	mov	r1, r8
 8007dce:	1851      	adds	r1, r2, r1
 8007dd0:	6139      	str	r1, [r7, #16]
 8007dd2:	4649      	mov	r1, r9
 8007dd4:	414b      	adcs	r3, r1
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	f04f 0200 	mov.w	r2, #0
 8007ddc:	f04f 0300 	mov.w	r3, #0
 8007de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007de4:	4659      	mov	r1, fp
 8007de6:	00cb      	lsls	r3, r1, #3
 8007de8:	4651      	mov	r1, sl
 8007dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dee:	4651      	mov	r1, sl
 8007df0:	00ca      	lsls	r2, r1, #3
 8007df2:	4610      	mov	r0, r2
 8007df4:	4619      	mov	r1, r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	4642      	mov	r2, r8
 8007dfa:	189b      	adds	r3, r3, r2
 8007dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007e00:	464b      	mov	r3, r9
 8007e02:	460a      	mov	r2, r1
 8007e04:	eb42 0303 	adc.w	r3, r2, r3
 8007e08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	2200      	movs	r2, #0
 8007e14:	67bb      	str	r3, [r7, #120]	; 0x78
 8007e16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007e18:	f04f 0200 	mov.w	r2, #0
 8007e1c:	f04f 0300 	mov.w	r3, #0
 8007e20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007e24:	4649      	mov	r1, r9
 8007e26:	008b      	lsls	r3, r1, #2
 8007e28:	4641      	mov	r1, r8
 8007e2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e2e:	4641      	mov	r1, r8
 8007e30:	008a      	lsls	r2, r1, #2
 8007e32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007e36:	f7f8 ff27 	bl	8000c88 <__aeabi_uldivmod>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	4611      	mov	r1, r2
 8007e40:	4b38      	ldr	r3, [pc, #224]	; (8007f24 <UART_SetConfig+0x4e4>)
 8007e42:	fba3 2301 	umull	r2, r3, r3, r1
 8007e46:	095b      	lsrs	r3, r3, #5
 8007e48:	2264      	movs	r2, #100	; 0x64
 8007e4a:	fb02 f303 	mul.w	r3, r2, r3
 8007e4e:	1acb      	subs	r3, r1, r3
 8007e50:	011b      	lsls	r3, r3, #4
 8007e52:	3332      	adds	r3, #50	; 0x32
 8007e54:	4a33      	ldr	r2, [pc, #204]	; (8007f24 <UART_SetConfig+0x4e4>)
 8007e56:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5a:	095b      	lsrs	r3, r3, #5
 8007e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e60:	441c      	add	r4, r3
 8007e62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e66:	2200      	movs	r2, #0
 8007e68:	673b      	str	r3, [r7, #112]	; 0x70
 8007e6a:	677a      	str	r2, [r7, #116]	; 0x74
 8007e6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007e70:	4642      	mov	r2, r8
 8007e72:	464b      	mov	r3, r9
 8007e74:	1891      	adds	r1, r2, r2
 8007e76:	60b9      	str	r1, [r7, #8]
 8007e78:	415b      	adcs	r3, r3
 8007e7a:	60fb      	str	r3, [r7, #12]
 8007e7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e80:	4641      	mov	r1, r8
 8007e82:	1851      	adds	r1, r2, r1
 8007e84:	6039      	str	r1, [r7, #0]
 8007e86:	4649      	mov	r1, r9
 8007e88:	414b      	adcs	r3, r1
 8007e8a:	607b      	str	r3, [r7, #4]
 8007e8c:	f04f 0200 	mov.w	r2, #0
 8007e90:	f04f 0300 	mov.w	r3, #0
 8007e94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e98:	4659      	mov	r1, fp
 8007e9a:	00cb      	lsls	r3, r1, #3
 8007e9c:	4651      	mov	r1, sl
 8007e9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ea2:	4651      	mov	r1, sl
 8007ea4:	00ca      	lsls	r2, r1, #3
 8007ea6:	4610      	mov	r0, r2
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	4603      	mov	r3, r0
 8007eac:	4642      	mov	r2, r8
 8007eae:	189b      	adds	r3, r3, r2
 8007eb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007eb2:	464b      	mov	r3, r9
 8007eb4:	460a      	mov	r2, r1
 8007eb6:	eb42 0303 	adc.w	r3, r2, r3
 8007eba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	663b      	str	r3, [r7, #96]	; 0x60
 8007ec6:	667a      	str	r2, [r7, #100]	; 0x64
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	f04f 0300 	mov.w	r3, #0
 8007ed0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007ed4:	4649      	mov	r1, r9
 8007ed6:	008b      	lsls	r3, r1, #2
 8007ed8:	4641      	mov	r1, r8
 8007eda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ede:	4641      	mov	r1, r8
 8007ee0:	008a      	lsls	r2, r1, #2
 8007ee2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007ee6:	f7f8 fecf 	bl	8000c88 <__aeabi_uldivmod>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4b0d      	ldr	r3, [pc, #52]	; (8007f24 <UART_SetConfig+0x4e4>)
 8007ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ef4:	095b      	lsrs	r3, r3, #5
 8007ef6:	2164      	movs	r1, #100	; 0x64
 8007ef8:	fb01 f303 	mul.w	r3, r1, r3
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	3332      	adds	r3, #50	; 0x32
 8007f02:	4a08      	ldr	r2, [pc, #32]	; (8007f24 <UART_SetConfig+0x4e4>)
 8007f04:	fba2 2303 	umull	r2, r3, r2, r3
 8007f08:	095b      	lsrs	r3, r3, #5
 8007f0a:	f003 020f 	and.w	r2, r3, #15
 8007f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4422      	add	r2, r4
 8007f16:	609a      	str	r2, [r3, #8]
}
 8007f18:	bf00      	nop
 8007f1a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f24:	51eb851f 	.word	0x51eb851f

08007f28 <malloc>:
 8007f28:	4b02      	ldr	r3, [pc, #8]	; (8007f34 <malloc+0xc>)
 8007f2a:	4601      	mov	r1, r0
 8007f2c:	6818      	ldr	r0, [r3, #0]
 8007f2e:	f000 b82b 	b.w	8007f88 <_malloc_r>
 8007f32:	bf00      	nop
 8007f34:	20000064 	.word	0x20000064

08007f38 <free>:
 8007f38:	4b02      	ldr	r3, [pc, #8]	; (8007f44 <free+0xc>)
 8007f3a:	4601      	mov	r1, r0
 8007f3c:	6818      	ldr	r0, [r3, #0]
 8007f3e:	f001 bf5d 	b.w	8009dfc <_free_r>
 8007f42:	bf00      	nop
 8007f44:	20000064 	.word	0x20000064

08007f48 <sbrk_aligned>:
 8007f48:	b570      	push	{r4, r5, r6, lr}
 8007f4a:	4e0e      	ldr	r6, [pc, #56]	; (8007f84 <sbrk_aligned+0x3c>)
 8007f4c:	460c      	mov	r4, r1
 8007f4e:	6831      	ldr	r1, [r6, #0]
 8007f50:	4605      	mov	r5, r0
 8007f52:	b911      	cbnz	r1, 8007f5a <sbrk_aligned+0x12>
 8007f54:	f001 f880 	bl	8009058 <_sbrk_r>
 8007f58:	6030      	str	r0, [r6, #0]
 8007f5a:	4621      	mov	r1, r4
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	f001 f87b 	bl	8009058 <_sbrk_r>
 8007f62:	1c43      	adds	r3, r0, #1
 8007f64:	d00a      	beq.n	8007f7c <sbrk_aligned+0x34>
 8007f66:	1cc4      	adds	r4, r0, #3
 8007f68:	f024 0403 	bic.w	r4, r4, #3
 8007f6c:	42a0      	cmp	r0, r4
 8007f6e:	d007      	beq.n	8007f80 <sbrk_aligned+0x38>
 8007f70:	1a21      	subs	r1, r4, r0
 8007f72:	4628      	mov	r0, r5
 8007f74:	f001 f870 	bl	8009058 <_sbrk_r>
 8007f78:	3001      	adds	r0, #1
 8007f7a:	d101      	bne.n	8007f80 <sbrk_aligned+0x38>
 8007f7c:	f04f 34ff 	mov.w	r4, #4294967295
 8007f80:	4620      	mov	r0, r4
 8007f82:	bd70      	pop	{r4, r5, r6, pc}
 8007f84:	200008b8 	.word	0x200008b8

08007f88 <_malloc_r>:
 8007f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f8c:	1ccd      	adds	r5, r1, #3
 8007f8e:	f025 0503 	bic.w	r5, r5, #3
 8007f92:	3508      	adds	r5, #8
 8007f94:	2d0c      	cmp	r5, #12
 8007f96:	bf38      	it	cc
 8007f98:	250c      	movcc	r5, #12
 8007f9a:	2d00      	cmp	r5, #0
 8007f9c:	4607      	mov	r7, r0
 8007f9e:	db01      	blt.n	8007fa4 <_malloc_r+0x1c>
 8007fa0:	42a9      	cmp	r1, r5
 8007fa2:	d905      	bls.n	8007fb0 <_malloc_r+0x28>
 8007fa4:	230c      	movs	r3, #12
 8007fa6:	603b      	str	r3, [r7, #0]
 8007fa8:	2600      	movs	r6, #0
 8007faa:	4630      	mov	r0, r6
 8007fac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008084 <_malloc_r+0xfc>
 8007fb4:	f000 f868 	bl	8008088 <__malloc_lock>
 8007fb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007fbc:	461c      	mov	r4, r3
 8007fbe:	bb5c      	cbnz	r4, 8008018 <_malloc_r+0x90>
 8007fc0:	4629      	mov	r1, r5
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	f7ff ffc0 	bl	8007f48 <sbrk_aligned>
 8007fc8:	1c43      	adds	r3, r0, #1
 8007fca:	4604      	mov	r4, r0
 8007fcc:	d155      	bne.n	800807a <_malloc_r+0xf2>
 8007fce:	f8d8 4000 	ldr.w	r4, [r8]
 8007fd2:	4626      	mov	r6, r4
 8007fd4:	2e00      	cmp	r6, #0
 8007fd6:	d145      	bne.n	8008064 <_malloc_r+0xdc>
 8007fd8:	2c00      	cmp	r4, #0
 8007fda:	d048      	beq.n	800806e <_malloc_r+0xe6>
 8007fdc:	6823      	ldr	r3, [r4, #0]
 8007fde:	4631      	mov	r1, r6
 8007fe0:	4638      	mov	r0, r7
 8007fe2:	eb04 0903 	add.w	r9, r4, r3
 8007fe6:	f001 f837 	bl	8009058 <_sbrk_r>
 8007fea:	4581      	cmp	r9, r0
 8007fec:	d13f      	bne.n	800806e <_malloc_r+0xe6>
 8007fee:	6821      	ldr	r1, [r4, #0]
 8007ff0:	1a6d      	subs	r5, r5, r1
 8007ff2:	4629      	mov	r1, r5
 8007ff4:	4638      	mov	r0, r7
 8007ff6:	f7ff ffa7 	bl	8007f48 <sbrk_aligned>
 8007ffa:	3001      	adds	r0, #1
 8007ffc:	d037      	beq.n	800806e <_malloc_r+0xe6>
 8007ffe:	6823      	ldr	r3, [r4, #0]
 8008000:	442b      	add	r3, r5
 8008002:	6023      	str	r3, [r4, #0]
 8008004:	f8d8 3000 	ldr.w	r3, [r8]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d038      	beq.n	800807e <_malloc_r+0xf6>
 800800c:	685a      	ldr	r2, [r3, #4]
 800800e:	42a2      	cmp	r2, r4
 8008010:	d12b      	bne.n	800806a <_malloc_r+0xe2>
 8008012:	2200      	movs	r2, #0
 8008014:	605a      	str	r2, [r3, #4]
 8008016:	e00f      	b.n	8008038 <_malloc_r+0xb0>
 8008018:	6822      	ldr	r2, [r4, #0]
 800801a:	1b52      	subs	r2, r2, r5
 800801c:	d41f      	bmi.n	800805e <_malloc_r+0xd6>
 800801e:	2a0b      	cmp	r2, #11
 8008020:	d917      	bls.n	8008052 <_malloc_r+0xca>
 8008022:	1961      	adds	r1, r4, r5
 8008024:	42a3      	cmp	r3, r4
 8008026:	6025      	str	r5, [r4, #0]
 8008028:	bf18      	it	ne
 800802a:	6059      	strne	r1, [r3, #4]
 800802c:	6863      	ldr	r3, [r4, #4]
 800802e:	bf08      	it	eq
 8008030:	f8c8 1000 	streq.w	r1, [r8]
 8008034:	5162      	str	r2, [r4, r5]
 8008036:	604b      	str	r3, [r1, #4]
 8008038:	4638      	mov	r0, r7
 800803a:	f104 060b 	add.w	r6, r4, #11
 800803e:	f000 f829 	bl	8008094 <__malloc_unlock>
 8008042:	f026 0607 	bic.w	r6, r6, #7
 8008046:	1d23      	adds	r3, r4, #4
 8008048:	1af2      	subs	r2, r6, r3
 800804a:	d0ae      	beq.n	8007faa <_malloc_r+0x22>
 800804c:	1b9b      	subs	r3, r3, r6
 800804e:	50a3      	str	r3, [r4, r2]
 8008050:	e7ab      	b.n	8007faa <_malloc_r+0x22>
 8008052:	42a3      	cmp	r3, r4
 8008054:	6862      	ldr	r2, [r4, #4]
 8008056:	d1dd      	bne.n	8008014 <_malloc_r+0x8c>
 8008058:	f8c8 2000 	str.w	r2, [r8]
 800805c:	e7ec      	b.n	8008038 <_malloc_r+0xb0>
 800805e:	4623      	mov	r3, r4
 8008060:	6864      	ldr	r4, [r4, #4]
 8008062:	e7ac      	b.n	8007fbe <_malloc_r+0x36>
 8008064:	4634      	mov	r4, r6
 8008066:	6876      	ldr	r6, [r6, #4]
 8008068:	e7b4      	b.n	8007fd4 <_malloc_r+0x4c>
 800806a:	4613      	mov	r3, r2
 800806c:	e7cc      	b.n	8008008 <_malloc_r+0x80>
 800806e:	230c      	movs	r3, #12
 8008070:	603b      	str	r3, [r7, #0]
 8008072:	4638      	mov	r0, r7
 8008074:	f000 f80e 	bl	8008094 <__malloc_unlock>
 8008078:	e797      	b.n	8007faa <_malloc_r+0x22>
 800807a:	6025      	str	r5, [r4, #0]
 800807c:	e7dc      	b.n	8008038 <_malloc_r+0xb0>
 800807e:	605b      	str	r3, [r3, #4]
 8008080:	deff      	udf	#255	; 0xff
 8008082:	bf00      	nop
 8008084:	200008b4 	.word	0x200008b4

08008088 <__malloc_lock>:
 8008088:	4801      	ldr	r0, [pc, #4]	; (8008090 <__malloc_lock+0x8>)
 800808a:	f001 b832 	b.w	80090f2 <__retarget_lock_acquire_recursive>
 800808e:	bf00      	nop
 8008090:	200009fc 	.word	0x200009fc

08008094 <__malloc_unlock>:
 8008094:	4801      	ldr	r0, [pc, #4]	; (800809c <__malloc_unlock+0x8>)
 8008096:	f001 b82d 	b.w	80090f4 <__retarget_lock_release_recursive>
 800809a:	bf00      	nop
 800809c:	200009fc 	.word	0x200009fc

080080a0 <__cvt>:
 80080a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080a4:	ec55 4b10 	vmov	r4, r5, d0
 80080a8:	2d00      	cmp	r5, #0
 80080aa:	460e      	mov	r6, r1
 80080ac:	4619      	mov	r1, r3
 80080ae:	462b      	mov	r3, r5
 80080b0:	bfbb      	ittet	lt
 80080b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80080b6:	461d      	movlt	r5, r3
 80080b8:	2300      	movge	r3, #0
 80080ba:	232d      	movlt	r3, #45	; 0x2d
 80080bc:	700b      	strb	r3, [r1, #0]
 80080be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080c4:	4691      	mov	r9, r2
 80080c6:	f023 0820 	bic.w	r8, r3, #32
 80080ca:	bfbc      	itt	lt
 80080cc:	4622      	movlt	r2, r4
 80080ce:	4614      	movlt	r4, r2
 80080d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080d4:	d005      	beq.n	80080e2 <__cvt+0x42>
 80080d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080da:	d100      	bne.n	80080de <__cvt+0x3e>
 80080dc:	3601      	adds	r6, #1
 80080de:	2102      	movs	r1, #2
 80080e0:	e000      	b.n	80080e4 <__cvt+0x44>
 80080e2:	2103      	movs	r1, #3
 80080e4:	ab03      	add	r3, sp, #12
 80080e6:	9301      	str	r3, [sp, #4]
 80080e8:	ab02      	add	r3, sp, #8
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	ec45 4b10 	vmov	d0, r4, r5
 80080f0:	4653      	mov	r3, sl
 80080f2:	4632      	mov	r2, r6
 80080f4:	f001 f890 	bl	8009218 <_dtoa_r>
 80080f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80080fc:	4607      	mov	r7, r0
 80080fe:	d102      	bne.n	8008106 <__cvt+0x66>
 8008100:	f019 0f01 	tst.w	r9, #1
 8008104:	d022      	beq.n	800814c <__cvt+0xac>
 8008106:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800810a:	eb07 0906 	add.w	r9, r7, r6
 800810e:	d110      	bne.n	8008132 <__cvt+0x92>
 8008110:	783b      	ldrb	r3, [r7, #0]
 8008112:	2b30      	cmp	r3, #48	; 0x30
 8008114:	d10a      	bne.n	800812c <__cvt+0x8c>
 8008116:	2200      	movs	r2, #0
 8008118:	2300      	movs	r3, #0
 800811a:	4620      	mov	r0, r4
 800811c:	4629      	mov	r1, r5
 800811e:	f7f8 fcd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008122:	b918      	cbnz	r0, 800812c <__cvt+0x8c>
 8008124:	f1c6 0601 	rsb	r6, r6, #1
 8008128:	f8ca 6000 	str.w	r6, [sl]
 800812c:	f8da 3000 	ldr.w	r3, [sl]
 8008130:	4499      	add	r9, r3
 8008132:	2200      	movs	r2, #0
 8008134:	2300      	movs	r3, #0
 8008136:	4620      	mov	r0, r4
 8008138:	4629      	mov	r1, r5
 800813a:	f7f8 fcc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800813e:	b108      	cbz	r0, 8008144 <__cvt+0xa4>
 8008140:	f8cd 900c 	str.w	r9, [sp, #12]
 8008144:	2230      	movs	r2, #48	; 0x30
 8008146:	9b03      	ldr	r3, [sp, #12]
 8008148:	454b      	cmp	r3, r9
 800814a:	d307      	bcc.n	800815c <__cvt+0xbc>
 800814c:	9b03      	ldr	r3, [sp, #12]
 800814e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008150:	1bdb      	subs	r3, r3, r7
 8008152:	4638      	mov	r0, r7
 8008154:	6013      	str	r3, [r2, #0]
 8008156:	b004      	add	sp, #16
 8008158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800815c:	1c59      	adds	r1, r3, #1
 800815e:	9103      	str	r1, [sp, #12]
 8008160:	701a      	strb	r2, [r3, #0]
 8008162:	e7f0      	b.n	8008146 <__cvt+0xa6>

08008164 <__exponent>:
 8008164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008166:	4603      	mov	r3, r0
 8008168:	2900      	cmp	r1, #0
 800816a:	bfb8      	it	lt
 800816c:	4249      	neglt	r1, r1
 800816e:	f803 2b02 	strb.w	r2, [r3], #2
 8008172:	bfb4      	ite	lt
 8008174:	222d      	movlt	r2, #45	; 0x2d
 8008176:	222b      	movge	r2, #43	; 0x2b
 8008178:	2909      	cmp	r1, #9
 800817a:	7042      	strb	r2, [r0, #1]
 800817c:	dd2a      	ble.n	80081d4 <__exponent+0x70>
 800817e:	f10d 0207 	add.w	r2, sp, #7
 8008182:	4617      	mov	r7, r2
 8008184:	260a      	movs	r6, #10
 8008186:	4694      	mov	ip, r2
 8008188:	fb91 f5f6 	sdiv	r5, r1, r6
 800818c:	fb06 1415 	mls	r4, r6, r5, r1
 8008190:	3430      	adds	r4, #48	; 0x30
 8008192:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008196:	460c      	mov	r4, r1
 8008198:	2c63      	cmp	r4, #99	; 0x63
 800819a:	f102 32ff 	add.w	r2, r2, #4294967295
 800819e:	4629      	mov	r1, r5
 80081a0:	dcf1      	bgt.n	8008186 <__exponent+0x22>
 80081a2:	3130      	adds	r1, #48	; 0x30
 80081a4:	f1ac 0402 	sub.w	r4, ip, #2
 80081a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80081ac:	1c41      	adds	r1, r0, #1
 80081ae:	4622      	mov	r2, r4
 80081b0:	42ba      	cmp	r2, r7
 80081b2:	d30a      	bcc.n	80081ca <__exponent+0x66>
 80081b4:	f10d 0209 	add.w	r2, sp, #9
 80081b8:	eba2 020c 	sub.w	r2, r2, ip
 80081bc:	42bc      	cmp	r4, r7
 80081be:	bf88      	it	hi
 80081c0:	2200      	movhi	r2, #0
 80081c2:	4413      	add	r3, r2
 80081c4:	1a18      	subs	r0, r3, r0
 80081c6:	b003      	add	sp, #12
 80081c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ca:	f812 5b01 	ldrb.w	r5, [r2], #1
 80081ce:	f801 5f01 	strb.w	r5, [r1, #1]!
 80081d2:	e7ed      	b.n	80081b0 <__exponent+0x4c>
 80081d4:	2330      	movs	r3, #48	; 0x30
 80081d6:	3130      	adds	r1, #48	; 0x30
 80081d8:	7083      	strb	r3, [r0, #2]
 80081da:	70c1      	strb	r1, [r0, #3]
 80081dc:	1d03      	adds	r3, r0, #4
 80081de:	e7f1      	b.n	80081c4 <__exponent+0x60>

080081e0 <_printf_float>:
 80081e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e4:	ed2d 8b02 	vpush	{d8}
 80081e8:	b08d      	sub	sp, #52	; 0x34
 80081ea:	460c      	mov	r4, r1
 80081ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80081f0:	4616      	mov	r6, r2
 80081f2:	461f      	mov	r7, r3
 80081f4:	4605      	mov	r5, r0
 80081f6:	f000 fef7 	bl	8008fe8 <_localeconv_r>
 80081fa:	f8d0 a000 	ldr.w	sl, [r0]
 80081fe:	4650      	mov	r0, sl
 8008200:	f7f8 f836 	bl	8000270 <strlen>
 8008204:	2300      	movs	r3, #0
 8008206:	930a      	str	r3, [sp, #40]	; 0x28
 8008208:	6823      	ldr	r3, [r4, #0]
 800820a:	9305      	str	r3, [sp, #20]
 800820c:	f8d8 3000 	ldr.w	r3, [r8]
 8008210:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008214:	3307      	adds	r3, #7
 8008216:	f023 0307 	bic.w	r3, r3, #7
 800821a:	f103 0208 	add.w	r2, r3, #8
 800821e:	f8c8 2000 	str.w	r2, [r8]
 8008222:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008226:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800822a:	9307      	str	r3, [sp, #28]
 800822c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008230:	ee08 0a10 	vmov	s16, r0
 8008234:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008238:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800823c:	4b9e      	ldr	r3, [pc, #632]	; (80084b8 <_printf_float+0x2d8>)
 800823e:	f04f 32ff 	mov.w	r2, #4294967295
 8008242:	f7f8 fc73 	bl	8000b2c <__aeabi_dcmpun>
 8008246:	bb88      	cbnz	r0, 80082ac <_printf_float+0xcc>
 8008248:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800824c:	4b9a      	ldr	r3, [pc, #616]	; (80084b8 <_printf_float+0x2d8>)
 800824e:	f04f 32ff 	mov.w	r2, #4294967295
 8008252:	f7f8 fc4d 	bl	8000af0 <__aeabi_dcmple>
 8008256:	bb48      	cbnz	r0, 80082ac <_printf_float+0xcc>
 8008258:	2200      	movs	r2, #0
 800825a:	2300      	movs	r3, #0
 800825c:	4640      	mov	r0, r8
 800825e:	4649      	mov	r1, r9
 8008260:	f7f8 fc3c 	bl	8000adc <__aeabi_dcmplt>
 8008264:	b110      	cbz	r0, 800826c <_printf_float+0x8c>
 8008266:	232d      	movs	r3, #45	; 0x2d
 8008268:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800826c:	4a93      	ldr	r2, [pc, #588]	; (80084bc <_printf_float+0x2dc>)
 800826e:	4b94      	ldr	r3, [pc, #592]	; (80084c0 <_printf_float+0x2e0>)
 8008270:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008274:	bf94      	ite	ls
 8008276:	4690      	movls	r8, r2
 8008278:	4698      	movhi	r8, r3
 800827a:	2303      	movs	r3, #3
 800827c:	6123      	str	r3, [r4, #16]
 800827e:	9b05      	ldr	r3, [sp, #20]
 8008280:	f023 0304 	bic.w	r3, r3, #4
 8008284:	6023      	str	r3, [r4, #0]
 8008286:	f04f 0900 	mov.w	r9, #0
 800828a:	9700      	str	r7, [sp, #0]
 800828c:	4633      	mov	r3, r6
 800828e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008290:	4621      	mov	r1, r4
 8008292:	4628      	mov	r0, r5
 8008294:	f000 f9da 	bl	800864c <_printf_common>
 8008298:	3001      	adds	r0, #1
 800829a:	f040 8090 	bne.w	80083be <_printf_float+0x1de>
 800829e:	f04f 30ff 	mov.w	r0, #4294967295
 80082a2:	b00d      	add	sp, #52	; 0x34
 80082a4:	ecbd 8b02 	vpop	{d8}
 80082a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ac:	4642      	mov	r2, r8
 80082ae:	464b      	mov	r3, r9
 80082b0:	4640      	mov	r0, r8
 80082b2:	4649      	mov	r1, r9
 80082b4:	f7f8 fc3a 	bl	8000b2c <__aeabi_dcmpun>
 80082b8:	b140      	cbz	r0, 80082cc <_printf_float+0xec>
 80082ba:	464b      	mov	r3, r9
 80082bc:	2b00      	cmp	r3, #0
 80082be:	bfbc      	itt	lt
 80082c0:	232d      	movlt	r3, #45	; 0x2d
 80082c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082c6:	4a7f      	ldr	r2, [pc, #508]	; (80084c4 <_printf_float+0x2e4>)
 80082c8:	4b7f      	ldr	r3, [pc, #508]	; (80084c8 <_printf_float+0x2e8>)
 80082ca:	e7d1      	b.n	8008270 <_printf_float+0x90>
 80082cc:	6863      	ldr	r3, [r4, #4]
 80082ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082d2:	9206      	str	r2, [sp, #24]
 80082d4:	1c5a      	adds	r2, r3, #1
 80082d6:	d13f      	bne.n	8008358 <_printf_float+0x178>
 80082d8:	2306      	movs	r3, #6
 80082da:	6063      	str	r3, [r4, #4]
 80082dc:	9b05      	ldr	r3, [sp, #20]
 80082de:	6861      	ldr	r1, [r4, #4]
 80082e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80082e4:	2300      	movs	r3, #0
 80082e6:	9303      	str	r3, [sp, #12]
 80082e8:	ab0a      	add	r3, sp, #40	; 0x28
 80082ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 80082ee:	ab09      	add	r3, sp, #36	; 0x24
 80082f0:	ec49 8b10 	vmov	d0, r8, r9
 80082f4:	9300      	str	r3, [sp, #0]
 80082f6:	6022      	str	r2, [r4, #0]
 80082f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80082fc:	4628      	mov	r0, r5
 80082fe:	f7ff fecf 	bl	80080a0 <__cvt>
 8008302:	9b06      	ldr	r3, [sp, #24]
 8008304:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008306:	2b47      	cmp	r3, #71	; 0x47
 8008308:	4680      	mov	r8, r0
 800830a:	d108      	bne.n	800831e <_printf_float+0x13e>
 800830c:	1cc8      	adds	r0, r1, #3
 800830e:	db02      	blt.n	8008316 <_printf_float+0x136>
 8008310:	6863      	ldr	r3, [r4, #4]
 8008312:	4299      	cmp	r1, r3
 8008314:	dd41      	ble.n	800839a <_printf_float+0x1ba>
 8008316:	f1ab 0302 	sub.w	r3, fp, #2
 800831a:	fa5f fb83 	uxtb.w	fp, r3
 800831e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008322:	d820      	bhi.n	8008366 <_printf_float+0x186>
 8008324:	3901      	subs	r1, #1
 8008326:	465a      	mov	r2, fp
 8008328:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800832c:	9109      	str	r1, [sp, #36]	; 0x24
 800832e:	f7ff ff19 	bl	8008164 <__exponent>
 8008332:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008334:	1813      	adds	r3, r2, r0
 8008336:	2a01      	cmp	r2, #1
 8008338:	4681      	mov	r9, r0
 800833a:	6123      	str	r3, [r4, #16]
 800833c:	dc02      	bgt.n	8008344 <_printf_float+0x164>
 800833e:	6822      	ldr	r2, [r4, #0]
 8008340:	07d2      	lsls	r2, r2, #31
 8008342:	d501      	bpl.n	8008348 <_printf_float+0x168>
 8008344:	3301      	adds	r3, #1
 8008346:	6123      	str	r3, [r4, #16]
 8008348:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800834c:	2b00      	cmp	r3, #0
 800834e:	d09c      	beq.n	800828a <_printf_float+0xaa>
 8008350:	232d      	movs	r3, #45	; 0x2d
 8008352:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008356:	e798      	b.n	800828a <_printf_float+0xaa>
 8008358:	9a06      	ldr	r2, [sp, #24]
 800835a:	2a47      	cmp	r2, #71	; 0x47
 800835c:	d1be      	bne.n	80082dc <_printf_float+0xfc>
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1bc      	bne.n	80082dc <_printf_float+0xfc>
 8008362:	2301      	movs	r3, #1
 8008364:	e7b9      	b.n	80082da <_printf_float+0xfa>
 8008366:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800836a:	d118      	bne.n	800839e <_printf_float+0x1be>
 800836c:	2900      	cmp	r1, #0
 800836e:	6863      	ldr	r3, [r4, #4]
 8008370:	dd0b      	ble.n	800838a <_printf_float+0x1aa>
 8008372:	6121      	str	r1, [r4, #16]
 8008374:	b913      	cbnz	r3, 800837c <_printf_float+0x19c>
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	07d0      	lsls	r0, r2, #31
 800837a:	d502      	bpl.n	8008382 <_printf_float+0x1a2>
 800837c:	3301      	adds	r3, #1
 800837e:	440b      	add	r3, r1
 8008380:	6123      	str	r3, [r4, #16]
 8008382:	65a1      	str	r1, [r4, #88]	; 0x58
 8008384:	f04f 0900 	mov.w	r9, #0
 8008388:	e7de      	b.n	8008348 <_printf_float+0x168>
 800838a:	b913      	cbnz	r3, 8008392 <_printf_float+0x1b2>
 800838c:	6822      	ldr	r2, [r4, #0]
 800838e:	07d2      	lsls	r2, r2, #31
 8008390:	d501      	bpl.n	8008396 <_printf_float+0x1b6>
 8008392:	3302      	adds	r3, #2
 8008394:	e7f4      	b.n	8008380 <_printf_float+0x1a0>
 8008396:	2301      	movs	r3, #1
 8008398:	e7f2      	b.n	8008380 <_printf_float+0x1a0>
 800839a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800839e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083a0:	4299      	cmp	r1, r3
 80083a2:	db05      	blt.n	80083b0 <_printf_float+0x1d0>
 80083a4:	6823      	ldr	r3, [r4, #0]
 80083a6:	6121      	str	r1, [r4, #16]
 80083a8:	07d8      	lsls	r0, r3, #31
 80083aa:	d5ea      	bpl.n	8008382 <_printf_float+0x1a2>
 80083ac:	1c4b      	adds	r3, r1, #1
 80083ae:	e7e7      	b.n	8008380 <_printf_float+0x1a0>
 80083b0:	2900      	cmp	r1, #0
 80083b2:	bfd4      	ite	le
 80083b4:	f1c1 0202 	rsble	r2, r1, #2
 80083b8:	2201      	movgt	r2, #1
 80083ba:	4413      	add	r3, r2
 80083bc:	e7e0      	b.n	8008380 <_printf_float+0x1a0>
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	055a      	lsls	r2, r3, #21
 80083c2:	d407      	bmi.n	80083d4 <_printf_float+0x1f4>
 80083c4:	6923      	ldr	r3, [r4, #16]
 80083c6:	4642      	mov	r2, r8
 80083c8:	4631      	mov	r1, r6
 80083ca:	4628      	mov	r0, r5
 80083cc:	47b8      	blx	r7
 80083ce:	3001      	adds	r0, #1
 80083d0:	d12c      	bne.n	800842c <_printf_float+0x24c>
 80083d2:	e764      	b.n	800829e <_printf_float+0xbe>
 80083d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083d8:	f240 80e0 	bls.w	800859c <_printf_float+0x3bc>
 80083dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083e0:	2200      	movs	r2, #0
 80083e2:	2300      	movs	r3, #0
 80083e4:	f7f8 fb70 	bl	8000ac8 <__aeabi_dcmpeq>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	d034      	beq.n	8008456 <_printf_float+0x276>
 80083ec:	4a37      	ldr	r2, [pc, #220]	; (80084cc <_printf_float+0x2ec>)
 80083ee:	2301      	movs	r3, #1
 80083f0:	4631      	mov	r1, r6
 80083f2:	4628      	mov	r0, r5
 80083f4:	47b8      	blx	r7
 80083f6:	3001      	adds	r0, #1
 80083f8:	f43f af51 	beq.w	800829e <_printf_float+0xbe>
 80083fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008400:	429a      	cmp	r2, r3
 8008402:	db02      	blt.n	800840a <_printf_float+0x22a>
 8008404:	6823      	ldr	r3, [r4, #0]
 8008406:	07d8      	lsls	r0, r3, #31
 8008408:	d510      	bpl.n	800842c <_printf_float+0x24c>
 800840a:	ee18 3a10 	vmov	r3, s16
 800840e:	4652      	mov	r2, sl
 8008410:	4631      	mov	r1, r6
 8008412:	4628      	mov	r0, r5
 8008414:	47b8      	blx	r7
 8008416:	3001      	adds	r0, #1
 8008418:	f43f af41 	beq.w	800829e <_printf_float+0xbe>
 800841c:	f04f 0800 	mov.w	r8, #0
 8008420:	f104 091a 	add.w	r9, r4, #26
 8008424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008426:	3b01      	subs	r3, #1
 8008428:	4543      	cmp	r3, r8
 800842a:	dc09      	bgt.n	8008440 <_printf_float+0x260>
 800842c:	6823      	ldr	r3, [r4, #0]
 800842e:	079b      	lsls	r3, r3, #30
 8008430:	f100 8107 	bmi.w	8008642 <_printf_float+0x462>
 8008434:	68e0      	ldr	r0, [r4, #12]
 8008436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008438:	4298      	cmp	r0, r3
 800843a:	bfb8      	it	lt
 800843c:	4618      	movlt	r0, r3
 800843e:	e730      	b.n	80082a2 <_printf_float+0xc2>
 8008440:	2301      	movs	r3, #1
 8008442:	464a      	mov	r2, r9
 8008444:	4631      	mov	r1, r6
 8008446:	4628      	mov	r0, r5
 8008448:	47b8      	blx	r7
 800844a:	3001      	adds	r0, #1
 800844c:	f43f af27 	beq.w	800829e <_printf_float+0xbe>
 8008450:	f108 0801 	add.w	r8, r8, #1
 8008454:	e7e6      	b.n	8008424 <_printf_float+0x244>
 8008456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008458:	2b00      	cmp	r3, #0
 800845a:	dc39      	bgt.n	80084d0 <_printf_float+0x2f0>
 800845c:	4a1b      	ldr	r2, [pc, #108]	; (80084cc <_printf_float+0x2ec>)
 800845e:	2301      	movs	r3, #1
 8008460:	4631      	mov	r1, r6
 8008462:	4628      	mov	r0, r5
 8008464:	47b8      	blx	r7
 8008466:	3001      	adds	r0, #1
 8008468:	f43f af19 	beq.w	800829e <_printf_float+0xbe>
 800846c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008470:	4313      	orrs	r3, r2
 8008472:	d102      	bne.n	800847a <_printf_float+0x29a>
 8008474:	6823      	ldr	r3, [r4, #0]
 8008476:	07d9      	lsls	r1, r3, #31
 8008478:	d5d8      	bpl.n	800842c <_printf_float+0x24c>
 800847a:	ee18 3a10 	vmov	r3, s16
 800847e:	4652      	mov	r2, sl
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f af09 	beq.w	800829e <_printf_float+0xbe>
 800848c:	f04f 0900 	mov.w	r9, #0
 8008490:	f104 0a1a 	add.w	sl, r4, #26
 8008494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008496:	425b      	negs	r3, r3
 8008498:	454b      	cmp	r3, r9
 800849a:	dc01      	bgt.n	80084a0 <_printf_float+0x2c0>
 800849c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800849e:	e792      	b.n	80083c6 <_printf_float+0x1e6>
 80084a0:	2301      	movs	r3, #1
 80084a2:	4652      	mov	r2, sl
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	47b8      	blx	r7
 80084aa:	3001      	adds	r0, #1
 80084ac:	f43f aef7 	beq.w	800829e <_printf_float+0xbe>
 80084b0:	f109 0901 	add.w	r9, r9, #1
 80084b4:	e7ee      	b.n	8008494 <_printf_float+0x2b4>
 80084b6:	bf00      	nop
 80084b8:	7fefffff 	.word	0x7fefffff
 80084bc:	0800e7c0 	.word	0x0800e7c0
 80084c0:	0800e7c4 	.word	0x0800e7c4
 80084c4:	0800e7c8 	.word	0x0800e7c8
 80084c8:	0800e7cc 	.word	0x0800e7cc
 80084cc:	0800e7d0 	.word	0x0800e7d0
 80084d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084d4:	429a      	cmp	r2, r3
 80084d6:	bfa8      	it	ge
 80084d8:	461a      	movge	r2, r3
 80084da:	2a00      	cmp	r2, #0
 80084dc:	4691      	mov	r9, r2
 80084de:	dc37      	bgt.n	8008550 <_printf_float+0x370>
 80084e0:	f04f 0b00 	mov.w	fp, #0
 80084e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084e8:	f104 021a 	add.w	r2, r4, #26
 80084ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084ee:	9305      	str	r3, [sp, #20]
 80084f0:	eba3 0309 	sub.w	r3, r3, r9
 80084f4:	455b      	cmp	r3, fp
 80084f6:	dc33      	bgt.n	8008560 <_printf_float+0x380>
 80084f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084fc:	429a      	cmp	r2, r3
 80084fe:	db3b      	blt.n	8008578 <_printf_float+0x398>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	07da      	lsls	r2, r3, #31
 8008504:	d438      	bmi.n	8008578 <_printf_float+0x398>
 8008506:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800850a:	eba2 0903 	sub.w	r9, r2, r3
 800850e:	9b05      	ldr	r3, [sp, #20]
 8008510:	1ad2      	subs	r2, r2, r3
 8008512:	4591      	cmp	r9, r2
 8008514:	bfa8      	it	ge
 8008516:	4691      	movge	r9, r2
 8008518:	f1b9 0f00 	cmp.w	r9, #0
 800851c:	dc35      	bgt.n	800858a <_printf_float+0x3aa>
 800851e:	f04f 0800 	mov.w	r8, #0
 8008522:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008526:	f104 0a1a 	add.w	sl, r4, #26
 800852a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800852e:	1a9b      	subs	r3, r3, r2
 8008530:	eba3 0309 	sub.w	r3, r3, r9
 8008534:	4543      	cmp	r3, r8
 8008536:	f77f af79 	ble.w	800842c <_printf_float+0x24c>
 800853a:	2301      	movs	r3, #1
 800853c:	4652      	mov	r2, sl
 800853e:	4631      	mov	r1, r6
 8008540:	4628      	mov	r0, r5
 8008542:	47b8      	blx	r7
 8008544:	3001      	adds	r0, #1
 8008546:	f43f aeaa 	beq.w	800829e <_printf_float+0xbe>
 800854a:	f108 0801 	add.w	r8, r8, #1
 800854e:	e7ec      	b.n	800852a <_printf_float+0x34a>
 8008550:	4613      	mov	r3, r2
 8008552:	4631      	mov	r1, r6
 8008554:	4642      	mov	r2, r8
 8008556:	4628      	mov	r0, r5
 8008558:	47b8      	blx	r7
 800855a:	3001      	adds	r0, #1
 800855c:	d1c0      	bne.n	80084e0 <_printf_float+0x300>
 800855e:	e69e      	b.n	800829e <_printf_float+0xbe>
 8008560:	2301      	movs	r3, #1
 8008562:	4631      	mov	r1, r6
 8008564:	4628      	mov	r0, r5
 8008566:	9205      	str	r2, [sp, #20]
 8008568:	47b8      	blx	r7
 800856a:	3001      	adds	r0, #1
 800856c:	f43f ae97 	beq.w	800829e <_printf_float+0xbe>
 8008570:	9a05      	ldr	r2, [sp, #20]
 8008572:	f10b 0b01 	add.w	fp, fp, #1
 8008576:	e7b9      	b.n	80084ec <_printf_float+0x30c>
 8008578:	ee18 3a10 	vmov	r3, s16
 800857c:	4652      	mov	r2, sl
 800857e:	4631      	mov	r1, r6
 8008580:	4628      	mov	r0, r5
 8008582:	47b8      	blx	r7
 8008584:	3001      	adds	r0, #1
 8008586:	d1be      	bne.n	8008506 <_printf_float+0x326>
 8008588:	e689      	b.n	800829e <_printf_float+0xbe>
 800858a:	9a05      	ldr	r2, [sp, #20]
 800858c:	464b      	mov	r3, r9
 800858e:	4442      	add	r2, r8
 8008590:	4631      	mov	r1, r6
 8008592:	4628      	mov	r0, r5
 8008594:	47b8      	blx	r7
 8008596:	3001      	adds	r0, #1
 8008598:	d1c1      	bne.n	800851e <_printf_float+0x33e>
 800859a:	e680      	b.n	800829e <_printf_float+0xbe>
 800859c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800859e:	2a01      	cmp	r2, #1
 80085a0:	dc01      	bgt.n	80085a6 <_printf_float+0x3c6>
 80085a2:	07db      	lsls	r3, r3, #31
 80085a4:	d53a      	bpl.n	800861c <_printf_float+0x43c>
 80085a6:	2301      	movs	r3, #1
 80085a8:	4642      	mov	r2, r8
 80085aa:	4631      	mov	r1, r6
 80085ac:	4628      	mov	r0, r5
 80085ae:	47b8      	blx	r7
 80085b0:	3001      	adds	r0, #1
 80085b2:	f43f ae74 	beq.w	800829e <_printf_float+0xbe>
 80085b6:	ee18 3a10 	vmov	r3, s16
 80085ba:	4652      	mov	r2, sl
 80085bc:	4631      	mov	r1, r6
 80085be:	4628      	mov	r0, r5
 80085c0:	47b8      	blx	r7
 80085c2:	3001      	adds	r0, #1
 80085c4:	f43f ae6b 	beq.w	800829e <_printf_float+0xbe>
 80085c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085cc:	2200      	movs	r2, #0
 80085ce:	2300      	movs	r3, #0
 80085d0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80085d4:	f7f8 fa78 	bl	8000ac8 <__aeabi_dcmpeq>
 80085d8:	b9d8      	cbnz	r0, 8008612 <_printf_float+0x432>
 80085da:	f10a 33ff 	add.w	r3, sl, #4294967295
 80085de:	f108 0201 	add.w	r2, r8, #1
 80085e2:	4631      	mov	r1, r6
 80085e4:	4628      	mov	r0, r5
 80085e6:	47b8      	blx	r7
 80085e8:	3001      	adds	r0, #1
 80085ea:	d10e      	bne.n	800860a <_printf_float+0x42a>
 80085ec:	e657      	b.n	800829e <_printf_float+0xbe>
 80085ee:	2301      	movs	r3, #1
 80085f0:	4652      	mov	r2, sl
 80085f2:	4631      	mov	r1, r6
 80085f4:	4628      	mov	r0, r5
 80085f6:	47b8      	blx	r7
 80085f8:	3001      	adds	r0, #1
 80085fa:	f43f ae50 	beq.w	800829e <_printf_float+0xbe>
 80085fe:	f108 0801 	add.w	r8, r8, #1
 8008602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008604:	3b01      	subs	r3, #1
 8008606:	4543      	cmp	r3, r8
 8008608:	dcf1      	bgt.n	80085ee <_printf_float+0x40e>
 800860a:	464b      	mov	r3, r9
 800860c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008610:	e6da      	b.n	80083c8 <_printf_float+0x1e8>
 8008612:	f04f 0800 	mov.w	r8, #0
 8008616:	f104 0a1a 	add.w	sl, r4, #26
 800861a:	e7f2      	b.n	8008602 <_printf_float+0x422>
 800861c:	2301      	movs	r3, #1
 800861e:	4642      	mov	r2, r8
 8008620:	e7df      	b.n	80085e2 <_printf_float+0x402>
 8008622:	2301      	movs	r3, #1
 8008624:	464a      	mov	r2, r9
 8008626:	4631      	mov	r1, r6
 8008628:	4628      	mov	r0, r5
 800862a:	47b8      	blx	r7
 800862c:	3001      	adds	r0, #1
 800862e:	f43f ae36 	beq.w	800829e <_printf_float+0xbe>
 8008632:	f108 0801 	add.w	r8, r8, #1
 8008636:	68e3      	ldr	r3, [r4, #12]
 8008638:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800863a:	1a5b      	subs	r3, r3, r1
 800863c:	4543      	cmp	r3, r8
 800863e:	dcf0      	bgt.n	8008622 <_printf_float+0x442>
 8008640:	e6f8      	b.n	8008434 <_printf_float+0x254>
 8008642:	f04f 0800 	mov.w	r8, #0
 8008646:	f104 0919 	add.w	r9, r4, #25
 800864a:	e7f4      	b.n	8008636 <_printf_float+0x456>

0800864c <_printf_common>:
 800864c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008650:	4616      	mov	r6, r2
 8008652:	4699      	mov	r9, r3
 8008654:	688a      	ldr	r2, [r1, #8]
 8008656:	690b      	ldr	r3, [r1, #16]
 8008658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800865c:	4293      	cmp	r3, r2
 800865e:	bfb8      	it	lt
 8008660:	4613      	movlt	r3, r2
 8008662:	6033      	str	r3, [r6, #0]
 8008664:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008668:	4607      	mov	r7, r0
 800866a:	460c      	mov	r4, r1
 800866c:	b10a      	cbz	r2, 8008672 <_printf_common+0x26>
 800866e:	3301      	adds	r3, #1
 8008670:	6033      	str	r3, [r6, #0]
 8008672:	6823      	ldr	r3, [r4, #0]
 8008674:	0699      	lsls	r1, r3, #26
 8008676:	bf42      	ittt	mi
 8008678:	6833      	ldrmi	r3, [r6, #0]
 800867a:	3302      	addmi	r3, #2
 800867c:	6033      	strmi	r3, [r6, #0]
 800867e:	6825      	ldr	r5, [r4, #0]
 8008680:	f015 0506 	ands.w	r5, r5, #6
 8008684:	d106      	bne.n	8008694 <_printf_common+0x48>
 8008686:	f104 0a19 	add.w	sl, r4, #25
 800868a:	68e3      	ldr	r3, [r4, #12]
 800868c:	6832      	ldr	r2, [r6, #0]
 800868e:	1a9b      	subs	r3, r3, r2
 8008690:	42ab      	cmp	r3, r5
 8008692:	dc26      	bgt.n	80086e2 <_printf_common+0x96>
 8008694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008698:	1e13      	subs	r3, r2, #0
 800869a:	6822      	ldr	r2, [r4, #0]
 800869c:	bf18      	it	ne
 800869e:	2301      	movne	r3, #1
 80086a0:	0692      	lsls	r2, r2, #26
 80086a2:	d42b      	bmi.n	80086fc <_printf_common+0xb0>
 80086a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086a8:	4649      	mov	r1, r9
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c0      	blx	r8
 80086ae:	3001      	adds	r0, #1
 80086b0:	d01e      	beq.n	80086f0 <_printf_common+0xa4>
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	6922      	ldr	r2, [r4, #16]
 80086b6:	f003 0306 	and.w	r3, r3, #6
 80086ba:	2b04      	cmp	r3, #4
 80086bc:	bf02      	ittt	eq
 80086be:	68e5      	ldreq	r5, [r4, #12]
 80086c0:	6833      	ldreq	r3, [r6, #0]
 80086c2:	1aed      	subeq	r5, r5, r3
 80086c4:	68a3      	ldr	r3, [r4, #8]
 80086c6:	bf0c      	ite	eq
 80086c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086cc:	2500      	movne	r5, #0
 80086ce:	4293      	cmp	r3, r2
 80086d0:	bfc4      	itt	gt
 80086d2:	1a9b      	subgt	r3, r3, r2
 80086d4:	18ed      	addgt	r5, r5, r3
 80086d6:	2600      	movs	r6, #0
 80086d8:	341a      	adds	r4, #26
 80086da:	42b5      	cmp	r5, r6
 80086dc:	d11a      	bne.n	8008714 <_printf_common+0xc8>
 80086de:	2000      	movs	r0, #0
 80086e0:	e008      	b.n	80086f4 <_printf_common+0xa8>
 80086e2:	2301      	movs	r3, #1
 80086e4:	4652      	mov	r2, sl
 80086e6:	4649      	mov	r1, r9
 80086e8:	4638      	mov	r0, r7
 80086ea:	47c0      	blx	r8
 80086ec:	3001      	adds	r0, #1
 80086ee:	d103      	bne.n	80086f8 <_printf_common+0xac>
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295
 80086f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f8:	3501      	adds	r5, #1
 80086fa:	e7c6      	b.n	800868a <_printf_common+0x3e>
 80086fc:	18e1      	adds	r1, r4, r3
 80086fe:	1c5a      	adds	r2, r3, #1
 8008700:	2030      	movs	r0, #48	; 0x30
 8008702:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008706:	4422      	add	r2, r4
 8008708:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800870c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008710:	3302      	adds	r3, #2
 8008712:	e7c7      	b.n	80086a4 <_printf_common+0x58>
 8008714:	2301      	movs	r3, #1
 8008716:	4622      	mov	r2, r4
 8008718:	4649      	mov	r1, r9
 800871a:	4638      	mov	r0, r7
 800871c:	47c0      	blx	r8
 800871e:	3001      	adds	r0, #1
 8008720:	d0e6      	beq.n	80086f0 <_printf_common+0xa4>
 8008722:	3601      	adds	r6, #1
 8008724:	e7d9      	b.n	80086da <_printf_common+0x8e>
	...

08008728 <_printf_i>:
 8008728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800872c:	7e0f      	ldrb	r7, [r1, #24]
 800872e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008730:	2f78      	cmp	r7, #120	; 0x78
 8008732:	4691      	mov	r9, r2
 8008734:	4680      	mov	r8, r0
 8008736:	460c      	mov	r4, r1
 8008738:	469a      	mov	sl, r3
 800873a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800873e:	d807      	bhi.n	8008750 <_printf_i+0x28>
 8008740:	2f62      	cmp	r7, #98	; 0x62
 8008742:	d80a      	bhi.n	800875a <_printf_i+0x32>
 8008744:	2f00      	cmp	r7, #0
 8008746:	f000 80d4 	beq.w	80088f2 <_printf_i+0x1ca>
 800874a:	2f58      	cmp	r7, #88	; 0x58
 800874c:	f000 80c0 	beq.w	80088d0 <_printf_i+0x1a8>
 8008750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008754:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008758:	e03a      	b.n	80087d0 <_printf_i+0xa8>
 800875a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800875e:	2b15      	cmp	r3, #21
 8008760:	d8f6      	bhi.n	8008750 <_printf_i+0x28>
 8008762:	a101      	add	r1, pc, #4	; (adr r1, 8008768 <_printf_i+0x40>)
 8008764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008768:	080087c1 	.word	0x080087c1
 800876c:	080087d5 	.word	0x080087d5
 8008770:	08008751 	.word	0x08008751
 8008774:	08008751 	.word	0x08008751
 8008778:	08008751 	.word	0x08008751
 800877c:	08008751 	.word	0x08008751
 8008780:	080087d5 	.word	0x080087d5
 8008784:	08008751 	.word	0x08008751
 8008788:	08008751 	.word	0x08008751
 800878c:	08008751 	.word	0x08008751
 8008790:	08008751 	.word	0x08008751
 8008794:	080088d9 	.word	0x080088d9
 8008798:	08008801 	.word	0x08008801
 800879c:	08008893 	.word	0x08008893
 80087a0:	08008751 	.word	0x08008751
 80087a4:	08008751 	.word	0x08008751
 80087a8:	080088fb 	.word	0x080088fb
 80087ac:	08008751 	.word	0x08008751
 80087b0:	08008801 	.word	0x08008801
 80087b4:	08008751 	.word	0x08008751
 80087b8:	08008751 	.word	0x08008751
 80087bc:	0800889b 	.word	0x0800889b
 80087c0:	682b      	ldr	r3, [r5, #0]
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	602a      	str	r2, [r5, #0]
 80087c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087d0:	2301      	movs	r3, #1
 80087d2:	e09f      	b.n	8008914 <_printf_i+0x1ec>
 80087d4:	6820      	ldr	r0, [r4, #0]
 80087d6:	682b      	ldr	r3, [r5, #0]
 80087d8:	0607      	lsls	r7, r0, #24
 80087da:	f103 0104 	add.w	r1, r3, #4
 80087de:	6029      	str	r1, [r5, #0]
 80087e0:	d501      	bpl.n	80087e6 <_printf_i+0xbe>
 80087e2:	681e      	ldr	r6, [r3, #0]
 80087e4:	e003      	b.n	80087ee <_printf_i+0xc6>
 80087e6:	0646      	lsls	r6, r0, #25
 80087e8:	d5fb      	bpl.n	80087e2 <_printf_i+0xba>
 80087ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 80087ee:	2e00      	cmp	r6, #0
 80087f0:	da03      	bge.n	80087fa <_printf_i+0xd2>
 80087f2:	232d      	movs	r3, #45	; 0x2d
 80087f4:	4276      	negs	r6, r6
 80087f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087fa:	485a      	ldr	r0, [pc, #360]	; (8008964 <_printf_i+0x23c>)
 80087fc:	230a      	movs	r3, #10
 80087fe:	e012      	b.n	8008826 <_printf_i+0xfe>
 8008800:	682b      	ldr	r3, [r5, #0]
 8008802:	6820      	ldr	r0, [r4, #0]
 8008804:	1d19      	adds	r1, r3, #4
 8008806:	6029      	str	r1, [r5, #0]
 8008808:	0605      	lsls	r5, r0, #24
 800880a:	d501      	bpl.n	8008810 <_printf_i+0xe8>
 800880c:	681e      	ldr	r6, [r3, #0]
 800880e:	e002      	b.n	8008816 <_printf_i+0xee>
 8008810:	0641      	lsls	r1, r0, #25
 8008812:	d5fb      	bpl.n	800880c <_printf_i+0xe4>
 8008814:	881e      	ldrh	r6, [r3, #0]
 8008816:	4853      	ldr	r0, [pc, #332]	; (8008964 <_printf_i+0x23c>)
 8008818:	2f6f      	cmp	r7, #111	; 0x6f
 800881a:	bf0c      	ite	eq
 800881c:	2308      	moveq	r3, #8
 800881e:	230a      	movne	r3, #10
 8008820:	2100      	movs	r1, #0
 8008822:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008826:	6865      	ldr	r5, [r4, #4]
 8008828:	60a5      	str	r5, [r4, #8]
 800882a:	2d00      	cmp	r5, #0
 800882c:	bfa2      	ittt	ge
 800882e:	6821      	ldrge	r1, [r4, #0]
 8008830:	f021 0104 	bicge.w	r1, r1, #4
 8008834:	6021      	strge	r1, [r4, #0]
 8008836:	b90e      	cbnz	r6, 800883c <_printf_i+0x114>
 8008838:	2d00      	cmp	r5, #0
 800883a:	d04b      	beq.n	80088d4 <_printf_i+0x1ac>
 800883c:	4615      	mov	r5, r2
 800883e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008842:	fb03 6711 	mls	r7, r3, r1, r6
 8008846:	5dc7      	ldrb	r7, [r0, r7]
 8008848:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800884c:	4637      	mov	r7, r6
 800884e:	42bb      	cmp	r3, r7
 8008850:	460e      	mov	r6, r1
 8008852:	d9f4      	bls.n	800883e <_printf_i+0x116>
 8008854:	2b08      	cmp	r3, #8
 8008856:	d10b      	bne.n	8008870 <_printf_i+0x148>
 8008858:	6823      	ldr	r3, [r4, #0]
 800885a:	07de      	lsls	r6, r3, #31
 800885c:	d508      	bpl.n	8008870 <_printf_i+0x148>
 800885e:	6923      	ldr	r3, [r4, #16]
 8008860:	6861      	ldr	r1, [r4, #4]
 8008862:	4299      	cmp	r1, r3
 8008864:	bfde      	ittt	le
 8008866:	2330      	movle	r3, #48	; 0x30
 8008868:	f805 3c01 	strble.w	r3, [r5, #-1]
 800886c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008870:	1b52      	subs	r2, r2, r5
 8008872:	6122      	str	r2, [r4, #16]
 8008874:	f8cd a000 	str.w	sl, [sp]
 8008878:	464b      	mov	r3, r9
 800887a:	aa03      	add	r2, sp, #12
 800887c:	4621      	mov	r1, r4
 800887e:	4640      	mov	r0, r8
 8008880:	f7ff fee4 	bl	800864c <_printf_common>
 8008884:	3001      	adds	r0, #1
 8008886:	d14a      	bne.n	800891e <_printf_i+0x1f6>
 8008888:	f04f 30ff 	mov.w	r0, #4294967295
 800888c:	b004      	add	sp, #16
 800888e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	f043 0320 	orr.w	r3, r3, #32
 8008898:	6023      	str	r3, [r4, #0]
 800889a:	4833      	ldr	r0, [pc, #204]	; (8008968 <_printf_i+0x240>)
 800889c:	2778      	movs	r7, #120	; 0x78
 800889e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80088a2:	6823      	ldr	r3, [r4, #0]
 80088a4:	6829      	ldr	r1, [r5, #0]
 80088a6:	061f      	lsls	r7, r3, #24
 80088a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80088ac:	d402      	bmi.n	80088b4 <_printf_i+0x18c>
 80088ae:	065f      	lsls	r7, r3, #25
 80088b0:	bf48      	it	mi
 80088b2:	b2b6      	uxthmi	r6, r6
 80088b4:	07df      	lsls	r7, r3, #31
 80088b6:	bf48      	it	mi
 80088b8:	f043 0320 	orrmi.w	r3, r3, #32
 80088bc:	6029      	str	r1, [r5, #0]
 80088be:	bf48      	it	mi
 80088c0:	6023      	strmi	r3, [r4, #0]
 80088c2:	b91e      	cbnz	r6, 80088cc <_printf_i+0x1a4>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	f023 0320 	bic.w	r3, r3, #32
 80088ca:	6023      	str	r3, [r4, #0]
 80088cc:	2310      	movs	r3, #16
 80088ce:	e7a7      	b.n	8008820 <_printf_i+0xf8>
 80088d0:	4824      	ldr	r0, [pc, #144]	; (8008964 <_printf_i+0x23c>)
 80088d2:	e7e4      	b.n	800889e <_printf_i+0x176>
 80088d4:	4615      	mov	r5, r2
 80088d6:	e7bd      	b.n	8008854 <_printf_i+0x12c>
 80088d8:	682b      	ldr	r3, [r5, #0]
 80088da:	6826      	ldr	r6, [r4, #0]
 80088dc:	6961      	ldr	r1, [r4, #20]
 80088de:	1d18      	adds	r0, r3, #4
 80088e0:	6028      	str	r0, [r5, #0]
 80088e2:	0635      	lsls	r5, r6, #24
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	d501      	bpl.n	80088ec <_printf_i+0x1c4>
 80088e8:	6019      	str	r1, [r3, #0]
 80088ea:	e002      	b.n	80088f2 <_printf_i+0x1ca>
 80088ec:	0670      	lsls	r0, r6, #25
 80088ee:	d5fb      	bpl.n	80088e8 <_printf_i+0x1c0>
 80088f0:	8019      	strh	r1, [r3, #0]
 80088f2:	2300      	movs	r3, #0
 80088f4:	6123      	str	r3, [r4, #16]
 80088f6:	4615      	mov	r5, r2
 80088f8:	e7bc      	b.n	8008874 <_printf_i+0x14c>
 80088fa:	682b      	ldr	r3, [r5, #0]
 80088fc:	1d1a      	adds	r2, r3, #4
 80088fe:	602a      	str	r2, [r5, #0]
 8008900:	681d      	ldr	r5, [r3, #0]
 8008902:	6862      	ldr	r2, [r4, #4]
 8008904:	2100      	movs	r1, #0
 8008906:	4628      	mov	r0, r5
 8008908:	f7f7 fc62 	bl	80001d0 <memchr>
 800890c:	b108      	cbz	r0, 8008912 <_printf_i+0x1ea>
 800890e:	1b40      	subs	r0, r0, r5
 8008910:	6060      	str	r0, [r4, #4]
 8008912:	6863      	ldr	r3, [r4, #4]
 8008914:	6123      	str	r3, [r4, #16]
 8008916:	2300      	movs	r3, #0
 8008918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800891c:	e7aa      	b.n	8008874 <_printf_i+0x14c>
 800891e:	6923      	ldr	r3, [r4, #16]
 8008920:	462a      	mov	r2, r5
 8008922:	4649      	mov	r1, r9
 8008924:	4640      	mov	r0, r8
 8008926:	47d0      	blx	sl
 8008928:	3001      	adds	r0, #1
 800892a:	d0ad      	beq.n	8008888 <_printf_i+0x160>
 800892c:	6823      	ldr	r3, [r4, #0]
 800892e:	079b      	lsls	r3, r3, #30
 8008930:	d413      	bmi.n	800895a <_printf_i+0x232>
 8008932:	68e0      	ldr	r0, [r4, #12]
 8008934:	9b03      	ldr	r3, [sp, #12]
 8008936:	4298      	cmp	r0, r3
 8008938:	bfb8      	it	lt
 800893a:	4618      	movlt	r0, r3
 800893c:	e7a6      	b.n	800888c <_printf_i+0x164>
 800893e:	2301      	movs	r3, #1
 8008940:	4632      	mov	r2, r6
 8008942:	4649      	mov	r1, r9
 8008944:	4640      	mov	r0, r8
 8008946:	47d0      	blx	sl
 8008948:	3001      	adds	r0, #1
 800894a:	d09d      	beq.n	8008888 <_printf_i+0x160>
 800894c:	3501      	adds	r5, #1
 800894e:	68e3      	ldr	r3, [r4, #12]
 8008950:	9903      	ldr	r1, [sp, #12]
 8008952:	1a5b      	subs	r3, r3, r1
 8008954:	42ab      	cmp	r3, r5
 8008956:	dcf2      	bgt.n	800893e <_printf_i+0x216>
 8008958:	e7eb      	b.n	8008932 <_printf_i+0x20a>
 800895a:	2500      	movs	r5, #0
 800895c:	f104 0619 	add.w	r6, r4, #25
 8008960:	e7f5      	b.n	800894e <_printf_i+0x226>
 8008962:	bf00      	nop
 8008964:	0800e7d2 	.word	0x0800e7d2
 8008968:	0800e7e3 	.word	0x0800e7e3

0800896c <_scanf_float>:
 800896c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008970:	b087      	sub	sp, #28
 8008972:	4617      	mov	r7, r2
 8008974:	9303      	str	r3, [sp, #12]
 8008976:	688b      	ldr	r3, [r1, #8]
 8008978:	1e5a      	subs	r2, r3, #1
 800897a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800897e:	bf83      	ittte	hi
 8008980:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008984:	195b      	addhi	r3, r3, r5
 8008986:	9302      	strhi	r3, [sp, #8]
 8008988:	2300      	movls	r3, #0
 800898a:	bf86      	itte	hi
 800898c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008990:	608b      	strhi	r3, [r1, #8]
 8008992:	9302      	strls	r3, [sp, #8]
 8008994:	680b      	ldr	r3, [r1, #0]
 8008996:	468b      	mov	fp, r1
 8008998:	2500      	movs	r5, #0
 800899a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800899e:	f84b 3b1c 	str.w	r3, [fp], #28
 80089a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80089a6:	4680      	mov	r8, r0
 80089a8:	460c      	mov	r4, r1
 80089aa:	465e      	mov	r6, fp
 80089ac:	46aa      	mov	sl, r5
 80089ae:	46a9      	mov	r9, r5
 80089b0:	9501      	str	r5, [sp, #4]
 80089b2:	68a2      	ldr	r2, [r4, #8]
 80089b4:	b152      	cbz	r2, 80089cc <_scanf_float+0x60>
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	2b4e      	cmp	r3, #78	; 0x4e
 80089bc:	d864      	bhi.n	8008a88 <_scanf_float+0x11c>
 80089be:	2b40      	cmp	r3, #64	; 0x40
 80089c0:	d83c      	bhi.n	8008a3c <_scanf_float+0xd0>
 80089c2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80089c6:	b2c8      	uxtb	r0, r1
 80089c8:	280e      	cmp	r0, #14
 80089ca:	d93a      	bls.n	8008a42 <_scanf_float+0xd6>
 80089cc:	f1b9 0f00 	cmp.w	r9, #0
 80089d0:	d003      	beq.n	80089da <_scanf_float+0x6e>
 80089d2:	6823      	ldr	r3, [r4, #0]
 80089d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089de:	f1ba 0f01 	cmp.w	sl, #1
 80089e2:	f200 8113 	bhi.w	8008c0c <_scanf_float+0x2a0>
 80089e6:	455e      	cmp	r6, fp
 80089e8:	f200 8105 	bhi.w	8008bf6 <_scanf_float+0x28a>
 80089ec:	2501      	movs	r5, #1
 80089ee:	4628      	mov	r0, r5
 80089f0:	b007      	add	sp, #28
 80089f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80089fa:	2a0d      	cmp	r2, #13
 80089fc:	d8e6      	bhi.n	80089cc <_scanf_float+0x60>
 80089fe:	a101      	add	r1, pc, #4	; (adr r1, 8008a04 <_scanf_float+0x98>)
 8008a00:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008a04:	08008b43 	.word	0x08008b43
 8008a08:	080089cd 	.word	0x080089cd
 8008a0c:	080089cd 	.word	0x080089cd
 8008a10:	080089cd 	.word	0x080089cd
 8008a14:	08008ba3 	.word	0x08008ba3
 8008a18:	08008b7b 	.word	0x08008b7b
 8008a1c:	080089cd 	.word	0x080089cd
 8008a20:	080089cd 	.word	0x080089cd
 8008a24:	08008b51 	.word	0x08008b51
 8008a28:	080089cd 	.word	0x080089cd
 8008a2c:	080089cd 	.word	0x080089cd
 8008a30:	080089cd 	.word	0x080089cd
 8008a34:	080089cd 	.word	0x080089cd
 8008a38:	08008b09 	.word	0x08008b09
 8008a3c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008a40:	e7db      	b.n	80089fa <_scanf_float+0x8e>
 8008a42:	290e      	cmp	r1, #14
 8008a44:	d8c2      	bhi.n	80089cc <_scanf_float+0x60>
 8008a46:	a001      	add	r0, pc, #4	; (adr r0, 8008a4c <_scanf_float+0xe0>)
 8008a48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a4c:	08008afb 	.word	0x08008afb
 8008a50:	080089cd 	.word	0x080089cd
 8008a54:	08008afb 	.word	0x08008afb
 8008a58:	08008b8f 	.word	0x08008b8f
 8008a5c:	080089cd 	.word	0x080089cd
 8008a60:	08008aa9 	.word	0x08008aa9
 8008a64:	08008ae5 	.word	0x08008ae5
 8008a68:	08008ae5 	.word	0x08008ae5
 8008a6c:	08008ae5 	.word	0x08008ae5
 8008a70:	08008ae5 	.word	0x08008ae5
 8008a74:	08008ae5 	.word	0x08008ae5
 8008a78:	08008ae5 	.word	0x08008ae5
 8008a7c:	08008ae5 	.word	0x08008ae5
 8008a80:	08008ae5 	.word	0x08008ae5
 8008a84:	08008ae5 	.word	0x08008ae5
 8008a88:	2b6e      	cmp	r3, #110	; 0x6e
 8008a8a:	d809      	bhi.n	8008aa0 <_scanf_float+0x134>
 8008a8c:	2b60      	cmp	r3, #96	; 0x60
 8008a8e:	d8b2      	bhi.n	80089f6 <_scanf_float+0x8a>
 8008a90:	2b54      	cmp	r3, #84	; 0x54
 8008a92:	d077      	beq.n	8008b84 <_scanf_float+0x218>
 8008a94:	2b59      	cmp	r3, #89	; 0x59
 8008a96:	d199      	bne.n	80089cc <_scanf_float+0x60>
 8008a98:	2d07      	cmp	r5, #7
 8008a9a:	d197      	bne.n	80089cc <_scanf_float+0x60>
 8008a9c:	2508      	movs	r5, #8
 8008a9e:	e029      	b.n	8008af4 <_scanf_float+0x188>
 8008aa0:	2b74      	cmp	r3, #116	; 0x74
 8008aa2:	d06f      	beq.n	8008b84 <_scanf_float+0x218>
 8008aa4:	2b79      	cmp	r3, #121	; 0x79
 8008aa6:	e7f6      	b.n	8008a96 <_scanf_float+0x12a>
 8008aa8:	6821      	ldr	r1, [r4, #0]
 8008aaa:	05c8      	lsls	r0, r1, #23
 8008aac:	d51a      	bpl.n	8008ae4 <_scanf_float+0x178>
 8008aae:	9b02      	ldr	r3, [sp, #8]
 8008ab0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008ab4:	6021      	str	r1, [r4, #0]
 8008ab6:	f109 0901 	add.w	r9, r9, #1
 8008aba:	b11b      	cbz	r3, 8008ac4 <_scanf_float+0x158>
 8008abc:	3b01      	subs	r3, #1
 8008abe:	3201      	adds	r2, #1
 8008ac0:	9302      	str	r3, [sp, #8]
 8008ac2:	60a2      	str	r2, [r4, #8]
 8008ac4:	68a3      	ldr	r3, [r4, #8]
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	60a3      	str	r3, [r4, #8]
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	3301      	adds	r3, #1
 8008ace:	6123      	str	r3, [r4, #16]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	607b      	str	r3, [r7, #4]
 8008ad8:	f340 8084 	ble.w	8008be4 <_scanf_float+0x278>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	3301      	adds	r3, #1
 8008ae0:	603b      	str	r3, [r7, #0]
 8008ae2:	e766      	b.n	80089b2 <_scanf_float+0x46>
 8008ae4:	eb1a 0f05 	cmn.w	sl, r5
 8008ae8:	f47f af70 	bne.w	80089cc <_scanf_float+0x60>
 8008aec:	6822      	ldr	r2, [r4, #0]
 8008aee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008af2:	6022      	str	r2, [r4, #0]
 8008af4:	f806 3b01 	strb.w	r3, [r6], #1
 8008af8:	e7e4      	b.n	8008ac4 <_scanf_float+0x158>
 8008afa:	6822      	ldr	r2, [r4, #0]
 8008afc:	0610      	lsls	r0, r2, #24
 8008afe:	f57f af65 	bpl.w	80089cc <_scanf_float+0x60>
 8008b02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b06:	e7f4      	b.n	8008af2 <_scanf_float+0x186>
 8008b08:	f1ba 0f00 	cmp.w	sl, #0
 8008b0c:	d10e      	bne.n	8008b2c <_scanf_float+0x1c0>
 8008b0e:	f1b9 0f00 	cmp.w	r9, #0
 8008b12:	d10e      	bne.n	8008b32 <_scanf_float+0x1c6>
 8008b14:	6822      	ldr	r2, [r4, #0]
 8008b16:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b1a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b1e:	d108      	bne.n	8008b32 <_scanf_float+0x1c6>
 8008b20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b24:	6022      	str	r2, [r4, #0]
 8008b26:	f04f 0a01 	mov.w	sl, #1
 8008b2a:	e7e3      	b.n	8008af4 <_scanf_float+0x188>
 8008b2c:	f1ba 0f02 	cmp.w	sl, #2
 8008b30:	d055      	beq.n	8008bde <_scanf_float+0x272>
 8008b32:	2d01      	cmp	r5, #1
 8008b34:	d002      	beq.n	8008b3c <_scanf_float+0x1d0>
 8008b36:	2d04      	cmp	r5, #4
 8008b38:	f47f af48 	bne.w	80089cc <_scanf_float+0x60>
 8008b3c:	3501      	adds	r5, #1
 8008b3e:	b2ed      	uxtb	r5, r5
 8008b40:	e7d8      	b.n	8008af4 <_scanf_float+0x188>
 8008b42:	f1ba 0f01 	cmp.w	sl, #1
 8008b46:	f47f af41 	bne.w	80089cc <_scanf_float+0x60>
 8008b4a:	f04f 0a02 	mov.w	sl, #2
 8008b4e:	e7d1      	b.n	8008af4 <_scanf_float+0x188>
 8008b50:	b97d      	cbnz	r5, 8008b72 <_scanf_float+0x206>
 8008b52:	f1b9 0f00 	cmp.w	r9, #0
 8008b56:	f47f af3c 	bne.w	80089d2 <_scanf_float+0x66>
 8008b5a:	6822      	ldr	r2, [r4, #0]
 8008b5c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b60:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b64:	f47f af39 	bne.w	80089da <_scanf_float+0x6e>
 8008b68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b6c:	6022      	str	r2, [r4, #0]
 8008b6e:	2501      	movs	r5, #1
 8008b70:	e7c0      	b.n	8008af4 <_scanf_float+0x188>
 8008b72:	2d03      	cmp	r5, #3
 8008b74:	d0e2      	beq.n	8008b3c <_scanf_float+0x1d0>
 8008b76:	2d05      	cmp	r5, #5
 8008b78:	e7de      	b.n	8008b38 <_scanf_float+0x1cc>
 8008b7a:	2d02      	cmp	r5, #2
 8008b7c:	f47f af26 	bne.w	80089cc <_scanf_float+0x60>
 8008b80:	2503      	movs	r5, #3
 8008b82:	e7b7      	b.n	8008af4 <_scanf_float+0x188>
 8008b84:	2d06      	cmp	r5, #6
 8008b86:	f47f af21 	bne.w	80089cc <_scanf_float+0x60>
 8008b8a:	2507      	movs	r5, #7
 8008b8c:	e7b2      	b.n	8008af4 <_scanf_float+0x188>
 8008b8e:	6822      	ldr	r2, [r4, #0]
 8008b90:	0591      	lsls	r1, r2, #22
 8008b92:	f57f af1b 	bpl.w	80089cc <_scanf_float+0x60>
 8008b96:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008b9a:	6022      	str	r2, [r4, #0]
 8008b9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ba0:	e7a8      	b.n	8008af4 <_scanf_float+0x188>
 8008ba2:	6822      	ldr	r2, [r4, #0]
 8008ba4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008ba8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008bac:	d006      	beq.n	8008bbc <_scanf_float+0x250>
 8008bae:	0550      	lsls	r0, r2, #21
 8008bb0:	f57f af0c 	bpl.w	80089cc <_scanf_float+0x60>
 8008bb4:	f1b9 0f00 	cmp.w	r9, #0
 8008bb8:	f43f af0f 	beq.w	80089da <_scanf_float+0x6e>
 8008bbc:	0591      	lsls	r1, r2, #22
 8008bbe:	bf58      	it	pl
 8008bc0:	9901      	ldrpl	r1, [sp, #4]
 8008bc2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008bc6:	bf58      	it	pl
 8008bc8:	eba9 0101 	subpl.w	r1, r9, r1
 8008bcc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008bd0:	bf58      	it	pl
 8008bd2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bd6:	6022      	str	r2, [r4, #0]
 8008bd8:	f04f 0900 	mov.w	r9, #0
 8008bdc:	e78a      	b.n	8008af4 <_scanf_float+0x188>
 8008bde:	f04f 0a03 	mov.w	sl, #3
 8008be2:	e787      	b.n	8008af4 <_scanf_float+0x188>
 8008be4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008be8:	4639      	mov	r1, r7
 8008bea:	4640      	mov	r0, r8
 8008bec:	4798      	blx	r3
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	f43f aedf 	beq.w	80089b2 <_scanf_float+0x46>
 8008bf4:	e6ea      	b.n	80089cc <_scanf_float+0x60>
 8008bf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008bfa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008bfe:	463a      	mov	r2, r7
 8008c00:	4640      	mov	r0, r8
 8008c02:	4798      	blx	r3
 8008c04:	6923      	ldr	r3, [r4, #16]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	6123      	str	r3, [r4, #16]
 8008c0a:	e6ec      	b.n	80089e6 <_scanf_float+0x7a>
 8008c0c:	1e6b      	subs	r3, r5, #1
 8008c0e:	2b06      	cmp	r3, #6
 8008c10:	d825      	bhi.n	8008c5e <_scanf_float+0x2f2>
 8008c12:	2d02      	cmp	r5, #2
 8008c14:	d836      	bhi.n	8008c84 <_scanf_float+0x318>
 8008c16:	455e      	cmp	r6, fp
 8008c18:	f67f aee8 	bls.w	80089ec <_scanf_float+0x80>
 8008c1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c20:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c24:	463a      	mov	r2, r7
 8008c26:	4640      	mov	r0, r8
 8008c28:	4798      	blx	r3
 8008c2a:	6923      	ldr	r3, [r4, #16]
 8008c2c:	3b01      	subs	r3, #1
 8008c2e:	6123      	str	r3, [r4, #16]
 8008c30:	e7f1      	b.n	8008c16 <_scanf_float+0x2aa>
 8008c32:	9802      	ldr	r0, [sp, #8]
 8008c34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c38:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008c3c:	9002      	str	r0, [sp, #8]
 8008c3e:	463a      	mov	r2, r7
 8008c40:	4640      	mov	r0, r8
 8008c42:	4798      	blx	r3
 8008c44:	6923      	ldr	r3, [r4, #16]
 8008c46:	3b01      	subs	r3, #1
 8008c48:	6123      	str	r3, [r4, #16]
 8008c4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c4e:	fa5f fa8a 	uxtb.w	sl, sl
 8008c52:	f1ba 0f02 	cmp.w	sl, #2
 8008c56:	d1ec      	bne.n	8008c32 <_scanf_float+0x2c6>
 8008c58:	3d03      	subs	r5, #3
 8008c5a:	b2ed      	uxtb	r5, r5
 8008c5c:	1b76      	subs	r6, r6, r5
 8008c5e:	6823      	ldr	r3, [r4, #0]
 8008c60:	05da      	lsls	r2, r3, #23
 8008c62:	d52f      	bpl.n	8008cc4 <_scanf_float+0x358>
 8008c64:	055b      	lsls	r3, r3, #21
 8008c66:	d510      	bpl.n	8008c8a <_scanf_float+0x31e>
 8008c68:	455e      	cmp	r6, fp
 8008c6a:	f67f aebf 	bls.w	80089ec <_scanf_float+0x80>
 8008c6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c76:	463a      	mov	r2, r7
 8008c78:	4640      	mov	r0, r8
 8008c7a:	4798      	blx	r3
 8008c7c:	6923      	ldr	r3, [r4, #16]
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	6123      	str	r3, [r4, #16]
 8008c82:	e7f1      	b.n	8008c68 <_scanf_float+0x2fc>
 8008c84:	46aa      	mov	sl, r5
 8008c86:	9602      	str	r6, [sp, #8]
 8008c88:	e7df      	b.n	8008c4a <_scanf_float+0x2de>
 8008c8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008c8e:	6923      	ldr	r3, [r4, #16]
 8008c90:	2965      	cmp	r1, #101	; 0x65
 8008c92:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c96:	f106 35ff 	add.w	r5, r6, #4294967295
 8008c9a:	6123      	str	r3, [r4, #16]
 8008c9c:	d00c      	beq.n	8008cb8 <_scanf_float+0x34c>
 8008c9e:	2945      	cmp	r1, #69	; 0x45
 8008ca0:	d00a      	beq.n	8008cb8 <_scanf_float+0x34c>
 8008ca2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ca6:	463a      	mov	r2, r7
 8008ca8:	4640      	mov	r0, r8
 8008caa:	4798      	blx	r3
 8008cac:	6923      	ldr	r3, [r4, #16]
 8008cae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	1eb5      	subs	r5, r6, #2
 8008cb6:	6123      	str	r3, [r4, #16]
 8008cb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cbc:	463a      	mov	r2, r7
 8008cbe:	4640      	mov	r0, r8
 8008cc0:	4798      	blx	r3
 8008cc2:	462e      	mov	r6, r5
 8008cc4:	6825      	ldr	r5, [r4, #0]
 8008cc6:	f015 0510 	ands.w	r5, r5, #16
 8008cca:	d158      	bne.n	8008d7e <_scanf_float+0x412>
 8008ccc:	7035      	strb	r5, [r6, #0]
 8008cce:	6823      	ldr	r3, [r4, #0]
 8008cd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cd8:	d11c      	bne.n	8008d14 <_scanf_float+0x3a8>
 8008cda:	9b01      	ldr	r3, [sp, #4]
 8008cdc:	454b      	cmp	r3, r9
 8008cde:	eba3 0209 	sub.w	r2, r3, r9
 8008ce2:	d124      	bne.n	8008d2e <_scanf_float+0x3c2>
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	4659      	mov	r1, fp
 8008ce8:	4640      	mov	r0, r8
 8008cea:	f002 fb8d 	bl	800b408 <_strtod_r>
 8008cee:	9b03      	ldr	r3, [sp, #12]
 8008cf0:	6821      	ldr	r1, [r4, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f011 0f02 	tst.w	r1, #2
 8008cf8:	ec57 6b10 	vmov	r6, r7, d0
 8008cfc:	f103 0204 	add.w	r2, r3, #4
 8008d00:	d020      	beq.n	8008d44 <_scanf_float+0x3d8>
 8008d02:	9903      	ldr	r1, [sp, #12]
 8008d04:	600a      	str	r2, [r1, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	e9c3 6700 	strd	r6, r7, [r3]
 8008d0c:	68e3      	ldr	r3, [r4, #12]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	60e3      	str	r3, [r4, #12]
 8008d12:	e66c      	b.n	80089ee <_scanf_float+0x82>
 8008d14:	9b04      	ldr	r3, [sp, #16]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d0e4      	beq.n	8008ce4 <_scanf_float+0x378>
 8008d1a:	9905      	ldr	r1, [sp, #20]
 8008d1c:	230a      	movs	r3, #10
 8008d1e:	462a      	mov	r2, r5
 8008d20:	3101      	adds	r1, #1
 8008d22:	4640      	mov	r0, r8
 8008d24:	f002 fbf8 	bl	800b518 <_strtol_r>
 8008d28:	9b04      	ldr	r3, [sp, #16]
 8008d2a:	9e05      	ldr	r6, [sp, #20]
 8008d2c:	1ac2      	subs	r2, r0, r3
 8008d2e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d32:	429e      	cmp	r6, r3
 8008d34:	bf28      	it	cs
 8008d36:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008d3a:	4912      	ldr	r1, [pc, #72]	; (8008d84 <_scanf_float+0x418>)
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f000 f8e7 	bl	8008f10 <siprintf>
 8008d42:	e7cf      	b.n	8008ce4 <_scanf_float+0x378>
 8008d44:	f011 0f04 	tst.w	r1, #4
 8008d48:	9903      	ldr	r1, [sp, #12]
 8008d4a:	600a      	str	r2, [r1, #0]
 8008d4c:	d1db      	bne.n	8008d06 <_scanf_float+0x39a>
 8008d4e:	f8d3 8000 	ldr.w	r8, [r3]
 8008d52:	ee10 2a10 	vmov	r2, s0
 8008d56:	ee10 0a10 	vmov	r0, s0
 8008d5a:	463b      	mov	r3, r7
 8008d5c:	4639      	mov	r1, r7
 8008d5e:	f7f7 fee5 	bl	8000b2c <__aeabi_dcmpun>
 8008d62:	b128      	cbz	r0, 8008d70 <_scanf_float+0x404>
 8008d64:	4808      	ldr	r0, [pc, #32]	; (8008d88 <_scanf_float+0x41c>)
 8008d66:	f000 f9c7 	bl	80090f8 <nanf>
 8008d6a:	ed88 0a00 	vstr	s0, [r8]
 8008d6e:	e7cd      	b.n	8008d0c <_scanf_float+0x3a0>
 8008d70:	4630      	mov	r0, r6
 8008d72:	4639      	mov	r1, r7
 8008d74:	f7f7 ff38 	bl	8000be8 <__aeabi_d2f>
 8008d78:	f8c8 0000 	str.w	r0, [r8]
 8008d7c:	e7c6      	b.n	8008d0c <_scanf_float+0x3a0>
 8008d7e:	2500      	movs	r5, #0
 8008d80:	e635      	b.n	80089ee <_scanf_float+0x82>
 8008d82:	bf00      	nop
 8008d84:	0800e7f4 	.word	0x0800e7f4
 8008d88:	0800eb85 	.word	0x0800eb85

08008d8c <std>:
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	b510      	push	{r4, lr}
 8008d90:	4604      	mov	r4, r0
 8008d92:	e9c0 3300 	strd	r3, r3, [r0]
 8008d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d9a:	6083      	str	r3, [r0, #8]
 8008d9c:	8181      	strh	r1, [r0, #12]
 8008d9e:	6643      	str	r3, [r0, #100]	; 0x64
 8008da0:	81c2      	strh	r2, [r0, #14]
 8008da2:	6183      	str	r3, [r0, #24]
 8008da4:	4619      	mov	r1, r3
 8008da6:	2208      	movs	r2, #8
 8008da8:	305c      	adds	r0, #92	; 0x5c
 8008daa:	f000 f914 	bl	8008fd6 <memset>
 8008dae:	4b0d      	ldr	r3, [pc, #52]	; (8008de4 <std+0x58>)
 8008db0:	6263      	str	r3, [r4, #36]	; 0x24
 8008db2:	4b0d      	ldr	r3, [pc, #52]	; (8008de8 <std+0x5c>)
 8008db4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008db6:	4b0d      	ldr	r3, [pc, #52]	; (8008dec <std+0x60>)
 8008db8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008dba:	4b0d      	ldr	r3, [pc, #52]	; (8008df0 <std+0x64>)
 8008dbc:	6323      	str	r3, [r4, #48]	; 0x30
 8008dbe:	4b0d      	ldr	r3, [pc, #52]	; (8008df4 <std+0x68>)
 8008dc0:	6224      	str	r4, [r4, #32]
 8008dc2:	429c      	cmp	r4, r3
 8008dc4:	d006      	beq.n	8008dd4 <std+0x48>
 8008dc6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008dca:	4294      	cmp	r4, r2
 8008dcc:	d002      	beq.n	8008dd4 <std+0x48>
 8008dce:	33d0      	adds	r3, #208	; 0xd0
 8008dd0:	429c      	cmp	r4, r3
 8008dd2:	d105      	bne.n	8008de0 <std+0x54>
 8008dd4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ddc:	f000 b988 	b.w	80090f0 <__retarget_lock_init_recursive>
 8008de0:	bd10      	pop	{r4, pc}
 8008de2:	bf00      	nop
 8008de4:	08008f51 	.word	0x08008f51
 8008de8:	08008f73 	.word	0x08008f73
 8008dec:	08008fab 	.word	0x08008fab
 8008df0:	08008fcf 	.word	0x08008fcf
 8008df4:	200008bc 	.word	0x200008bc

08008df8 <stdio_exit_handler>:
 8008df8:	4a02      	ldr	r2, [pc, #8]	; (8008e04 <stdio_exit_handler+0xc>)
 8008dfa:	4903      	ldr	r1, [pc, #12]	; (8008e08 <stdio_exit_handler+0x10>)
 8008dfc:	4803      	ldr	r0, [pc, #12]	; (8008e0c <stdio_exit_handler+0x14>)
 8008dfe:	f000 b869 	b.w	8008ed4 <_fwalk_sglue>
 8008e02:	bf00      	nop
 8008e04:	2000000c 	.word	0x2000000c
 8008e08:	0800b8d9 	.word	0x0800b8d9
 8008e0c:	20000018 	.word	0x20000018

08008e10 <cleanup_stdio>:
 8008e10:	6841      	ldr	r1, [r0, #4]
 8008e12:	4b0c      	ldr	r3, [pc, #48]	; (8008e44 <cleanup_stdio+0x34>)
 8008e14:	4299      	cmp	r1, r3
 8008e16:	b510      	push	{r4, lr}
 8008e18:	4604      	mov	r4, r0
 8008e1a:	d001      	beq.n	8008e20 <cleanup_stdio+0x10>
 8008e1c:	f002 fd5c 	bl	800b8d8 <_fflush_r>
 8008e20:	68a1      	ldr	r1, [r4, #8]
 8008e22:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <cleanup_stdio+0x38>)
 8008e24:	4299      	cmp	r1, r3
 8008e26:	d002      	beq.n	8008e2e <cleanup_stdio+0x1e>
 8008e28:	4620      	mov	r0, r4
 8008e2a:	f002 fd55 	bl	800b8d8 <_fflush_r>
 8008e2e:	68e1      	ldr	r1, [r4, #12]
 8008e30:	4b06      	ldr	r3, [pc, #24]	; (8008e4c <cleanup_stdio+0x3c>)
 8008e32:	4299      	cmp	r1, r3
 8008e34:	d004      	beq.n	8008e40 <cleanup_stdio+0x30>
 8008e36:	4620      	mov	r0, r4
 8008e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e3c:	f002 bd4c 	b.w	800b8d8 <_fflush_r>
 8008e40:	bd10      	pop	{r4, pc}
 8008e42:	bf00      	nop
 8008e44:	200008bc 	.word	0x200008bc
 8008e48:	20000924 	.word	0x20000924
 8008e4c:	2000098c 	.word	0x2000098c

08008e50 <global_stdio_init.part.0>:
 8008e50:	b510      	push	{r4, lr}
 8008e52:	4b0b      	ldr	r3, [pc, #44]	; (8008e80 <global_stdio_init.part.0+0x30>)
 8008e54:	4c0b      	ldr	r4, [pc, #44]	; (8008e84 <global_stdio_init.part.0+0x34>)
 8008e56:	4a0c      	ldr	r2, [pc, #48]	; (8008e88 <global_stdio_init.part.0+0x38>)
 8008e58:	601a      	str	r2, [r3, #0]
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	2104      	movs	r1, #4
 8008e60:	f7ff ff94 	bl	8008d8c <std>
 8008e64:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008e68:	2201      	movs	r2, #1
 8008e6a:	2109      	movs	r1, #9
 8008e6c:	f7ff ff8e 	bl	8008d8c <std>
 8008e70:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008e74:	2202      	movs	r2, #2
 8008e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e7a:	2112      	movs	r1, #18
 8008e7c:	f7ff bf86 	b.w	8008d8c <std>
 8008e80:	200009f4 	.word	0x200009f4
 8008e84:	200008bc 	.word	0x200008bc
 8008e88:	08008df9 	.word	0x08008df9

08008e8c <__sfp_lock_acquire>:
 8008e8c:	4801      	ldr	r0, [pc, #4]	; (8008e94 <__sfp_lock_acquire+0x8>)
 8008e8e:	f000 b930 	b.w	80090f2 <__retarget_lock_acquire_recursive>
 8008e92:	bf00      	nop
 8008e94:	200009fd 	.word	0x200009fd

08008e98 <__sfp_lock_release>:
 8008e98:	4801      	ldr	r0, [pc, #4]	; (8008ea0 <__sfp_lock_release+0x8>)
 8008e9a:	f000 b92b 	b.w	80090f4 <__retarget_lock_release_recursive>
 8008e9e:	bf00      	nop
 8008ea0:	200009fd 	.word	0x200009fd

08008ea4 <__sinit>:
 8008ea4:	b510      	push	{r4, lr}
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	f7ff fff0 	bl	8008e8c <__sfp_lock_acquire>
 8008eac:	6a23      	ldr	r3, [r4, #32]
 8008eae:	b11b      	cbz	r3, 8008eb8 <__sinit+0x14>
 8008eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eb4:	f7ff bff0 	b.w	8008e98 <__sfp_lock_release>
 8008eb8:	4b04      	ldr	r3, [pc, #16]	; (8008ecc <__sinit+0x28>)
 8008eba:	6223      	str	r3, [r4, #32]
 8008ebc:	4b04      	ldr	r3, [pc, #16]	; (8008ed0 <__sinit+0x2c>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1f5      	bne.n	8008eb0 <__sinit+0xc>
 8008ec4:	f7ff ffc4 	bl	8008e50 <global_stdio_init.part.0>
 8008ec8:	e7f2      	b.n	8008eb0 <__sinit+0xc>
 8008eca:	bf00      	nop
 8008ecc:	08008e11 	.word	0x08008e11
 8008ed0:	200009f4 	.word	0x200009f4

08008ed4 <_fwalk_sglue>:
 8008ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ed8:	4607      	mov	r7, r0
 8008eda:	4688      	mov	r8, r1
 8008edc:	4614      	mov	r4, r2
 8008ede:	2600      	movs	r6, #0
 8008ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8008ee8:	d505      	bpl.n	8008ef6 <_fwalk_sglue+0x22>
 8008eea:	6824      	ldr	r4, [r4, #0]
 8008eec:	2c00      	cmp	r4, #0
 8008eee:	d1f7      	bne.n	8008ee0 <_fwalk_sglue+0xc>
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ef6:	89ab      	ldrh	r3, [r5, #12]
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d907      	bls.n	8008f0c <_fwalk_sglue+0x38>
 8008efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f00:	3301      	adds	r3, #1
 8008f02:	d003      	beq.n	8008f0c <_fwalk_sglue+0x38>
 8008f04:	4629      	mov	r1, r5
 8008f06:	4638      	mov	r0, r7
 8008f08:	47c0      	blx	r8
 8008f0a:	4306      	orrs	r6, r0
 8008f0c:	3568      	adds	r5, #104	; 0x68
 8008f0e:	e7e9      	b.n	8008ee4 <_fwalk_sglue+0x10>

08008f10 <siprintf>:
 8008f10:	b40e      	push	{r1, r2, r3}
 8008f12:	b500      	push	{lr}
 8008f14:	b09c      	sub	sp, #112	; 0x70
 8008f16:	ab1d      	add	r3, sp, #116	; 0x74
 8008f18:	9002      	str	r0, [sp, #8]
 8008f1a:	9006      	str	r0, [sp, #24]
 8008f1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f20:	4809      	ldr	r0, [pc, #36]	; (8008f48 <siprintf+0x38>)
 8008f22:	9107      	str	r1, [sp, #28]
 8008f24:	9104      	str	r1, [sp, #16]
 8008f26:	4909      	ldr	r1, [pc, #36]	; (8008f4c <siprintf+0x3c>)
 8008f28:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f2c:	9105      	str	r1, [sp, #20]
 8008f2e:	6800      	ldr	r0, [r0, #0]
 8008f30:	9301      	str	r3, [sp, #4]
 8008f32:	a902      	add	r1, sp, #8
 8008f34:	f002 fb4c 	bl	800b5d0 <_svfiprintf_r>
 8008f38:	9b02      	ldr	r3, [sp, #8]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	701a      	strb	r2, [r3, #0]
 8008f3e:	b01c      	add	sp, #112	; 0x70
 8008f40:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f44:	b003      	add	sp, #12
 8008f46:	4770      	bx	lr
 8008f48:	20000064 	.word	0x20000064
 8008f4c:	ffff0208 	.word	0xffff0208

08008f50 <__sread>:
 8008f50:	b510      	push	{r4, lr}
 8008f52:	460c      	mov	r4, r1
 8008f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f58:	f000 f86c 	bl	8009034 <_read_r>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	bfab      	itete	ge
 8008f60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f62:	89a3      	ldrhlt	r3, [r4, #12]
 8008f64:	181b      	addge	r3, r3, r0
 8008f66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f6a:	bfac      	ite	ge
 8008f6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f6e:	81a3      	strhlt	r3, [r4, #12]
 8008f70:	bd10      	pop	{r4, pc}

08008f72 <__swrite>:
 8008f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f76:	461f      	mov	r7, r3
 8008f78:	898b      	ldrh	r3, [r1, #12]
 8008f7a:	05db      	lsls	r3, r3, #23
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	460c      	mov	r4, r1
 8008f80:	4616      	mov	r6, r2
 8008f82:	d505      	bpl.n	8008f90 <__swrite+0x1e>
 8008f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f88:	2302      	movs	r3, #2
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f000 f840 	bl	8009010 <_lseek_r>
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	4632      	mov	r2, r6
 8008f9e:	463b      	mov	r3, r7
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa6:	f000 b867 	b.w	8009078 <_write_r>

08008faa <__sseek>:
 8008faa:	b510      	push	{r4, lr}
 8008fac:	460c      	mov	r4, r1
 8008fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fb2:	f000 f82d 	bl	8009010 <_lseek_r>
 8008fb6:	1c43      	adds	r3, r0, #1
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	bf15      	itete	ne
 8008fbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008fbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008fc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008fc6:	81a3      	strheq	r3, [r4, #12]
 8008fc8:	bf18      	it	ne
 8008fca:	81a3      	strhne	r3, [r4, #12]
 8008fcc:	bd10      	pop	{r4, pc}

08008fce <__sclose>:
 8008fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fd2:	f000 b80d 	b.w	8008ff0 <_close_r>

08008fd6 <memset>:
 8008fd6:	4402      	add	r2, r0
 8008fd8:	4603      	mov	r3, r0
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d100      	bne.n	8008fe0 <memset+0xa>
 8008fde:	4770      	bx	lr
 8008fe0:	f803 1b01 	strb.w	r1, [r3], #1
 8008fe4:	e7f9      	b.n	8008fda <memset+0x4>
	...

08008fe8 <_localeconv_r>:
 8008fe8:	4800      	ldr	r0, [pc, #0]	; (8008fec <_localeconv_r+0x4>)
 8008fea:	4770      	bx	lr
 8008fec:	20000158 	.word	0x20000158

08008ff0 <_close_r>:
 8008ff0:	b538      	push	{r3, r4, r5, lr}
 8008ff2:	4d06      	ldr	r5, [pc, #24]	; (800900c <_close_r+0x1c>)
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	4604      	mov	r4, r0
 8008ff8:	4608      	mov	r0, r1
 8008ffa:	602b      	str	r3, [r5, #0]
 8008ffc:	f7fa fc5b 	bl	80038b6 <_close>
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	d102      	bne.n	800900a <_close_r+0x1a>
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	b103      	cbz	r3, 800900a <_close_r+0x1a>
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	200009f8 	.word	0x200009f8

08009010 <_lseek_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4d07      	ldr	r5, [pc, #28]	; (8009030 <_lseek_r+0x20>)
 8009014:	4604      	mov	r4, r0
 8009016:	4608      	mov	r0, r1
 8009018:	4611      	mov	r1, r2
 800901a:	2200      	movs	r2, #0
 800901c:	602a      	str	r2, [r5, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	f7fa fc70 	bl	8003904 <_lseek>
 8009024:	1c43      	adds	r3, r0, #1
 8009026:	d102      	bne.n	800902e <_lseek_r+0x1e>
 8009028:	682b      	ldr	r3, [r5, #0]
 800902a:	b103      	cbz	r3, 800902e <_lseek_r+0x1e>
 800902c:	6023      	str	r3, [r4, #0]
 800902e:	bd38      	pop	{r3, r4, r5, pc}
 8009030:	200009f8 	.word	0x200009f8

08009034 <_read_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	4d07      	ldr	r5, [pc, #28]	; (8009054 <_read_r+0x20>)
 8009038:	4604      	mov	r4, r0
 800903a:	4608      	mov	r0, r1
 800903c:	4611      	mov	r1, r2
 800903e:	2200      	movs	r2, #0
 8009040:	602a      	str	r2, [r5, #0]
 8009042:	461a      	mov	r2, r3
 8009044:	f7fa fbfe 	bl	8003844 <_read>
 8009048:	1c43      	adds	r3, r0, #1
 800904a:	d102      	bne.n	8009052 <_read_r+0x1e>
 800904c:	682b      	ldr	r3, [r5, #0]
 800904e:	b103      	cbz	r3, 8009052 <_read_r+0x1e>
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	bd38      	pop	{r3, r4, r5, pc}
 8009054:	200009f8 	.word	0x200009f8

08009058 <_sbrk_r>:
 8009058:	b538      	push	{r3, r4, r5, lr}
 800905a:	4d06      	ldr	r5, [pc, #24]	; (8009074 <_sbrk_r+0x1c>)
 800905c:	2300      	movs	r3, #0
 800905e:	4604      	mov	r4, r0
 8009060:	4608      	mov	r0, r1
 8009062:	602b      	str	r3, [r5, #0]
 8009064:	f7fa fc5c 	bl	8003920 <_sbrk>
 8009068:	1c43      	adds	r3, r0, #1
 800906a:	d102      	bne.n	8009072 <_sbrk_r+0x1a>
 800906c:	682b      	ldr	r3, [r5, #0]
 800906e:	b103      	cbz	r3, 8009072 <_sbrk_r+0x1a>
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	bd38      	pop	{r3, r4, r5, pc}
 8009074:	200009f8 	.word	0x200009f8

08009078 <_write_r>:
 8009078:	b538      	push	{r3, r4, r5, lr}
 800907a:	4d07      	ldr	r5, [pc, #28]	; (8009098 <_write_r+0x20>)
 800907c:	4604      	mov	r4, r0
 800907e:	4608      	mov	r0, r1
 8009080:	4611      	mov	r1, r2
 8009082:	2200      	movs	r2, #0
 8009084:	602a      	str	r2, [r5, #0]
 8009086:	461a      	mov	r2, r3
 8009088:	f7fa fbf9 	bl	800387e <_write>
 800908c:	1c43      	adds	r3, r0, #1
 800908e:	d102      	bne.n	8009096 <_write_r+0x1e>
 8009090:	682b      	ldr	r3, [r5, #0]
 8009092:	b103      	cbz	r3, 8009096 <_write_r+0x1e>
 8009094:	6023      	str	r3, [r4, #0]
 8009096:	bd38      	pop	{r3, r4, r5, pc}
 8009098:	200009f8 	.word	0x200009f8

0800909c <__errno>:
 800909c:	4b01      	ldr	r3, [pc, #4]	; (80090a4 <__errno+0x8>)
 800909e:	6818      	ldr	r0, [r3, #0]
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	20000064 	.word	0x20000064

080090a8 <__libc_init_array>:
 80090a8:	b570      	push	{r4, r5, r6, lr}
 80090aa:	4d0d      	ldr	r5, [pc, #52]	; (80090e0 <__libc_init_array+0x38>)
 80090ac:	4c0d      	ldr	r4, [pc, #52]	; (80090e4 <__libc_init_array+0x3c>)
 80090ae:	1b64      	subs	r4, r4, r5
 80090b0:	10a4      	asrs	r4, r4, #2
 80090b2:	2600      	movs	r6, #0
 80090b4:	42a6      	cmp	r6, r4
 80090b6:	d109      	bne.n	80090cc <__libc_init_array+0x24>
 80090b8:	4d0b      	ldr	r5, [pc, #44]	; (80090e8 <__libc_init_array+0x40>)
 80090ba:	4c0c      	ldr	r4, [pc, #48]	; (80090ec <__libc_init_array+0x44>)
 80090bc:	f004 fe24 	bl	800dd08 <_init>
 80090c0:	1b64      	subs	r4, r4, r5
 80090c2:	10a4      	asrs	r4, r4, #2
 80090c4:	2600      	movs	r6, #0
 80090c6:	42a6      	cmp	r6, r4
 80090c8:	d105      	bne.n	80090d6 <__libc_init_array+0x2e>
 80090ca:	bd70      	pop	{r4, r5, r6, pc}
 80090cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80090d0:	4798      	blx	r3
 80090d2:	3601      	adds	r6, #1
 80090d4:	e7ee      	b.n	80090b4 <__libc_init_array+0xc>
 80090d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80090da:	4798      	blx	r3
 80090dc:	3601      	adds	r6, #1
 80090de:	e7f2      	b.n	80090c6 <__libc_init_array+0x1e>
 80090e0:	0800ee38 	.word	0x0800ee38
 80090e4:	0800ee38 	.word	0x0800ee38
 80090e8:	0800ee38 	.word	0x0800ee38
 80090ec:	0800ee3c 	.word	0x0800ee3c

080090f0 <__retarget_lock_init_recursive>:
 80090f0:	4770      	bx	lr

080090f2 <__retarget_lock_acquire_recursive>:
 80090f2:	4770      	bx	lr

080090f4 <__retarget_lock_release_recursive>:
 80090f4:	4770      	bx	lr
	...

080090f8 <nanf>:
 80090f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009100 <nanf+0x8>
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	7fc00000 	.word	0x7fc00000

08009104 <quorem>:
 8009104:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009108:	6903      	ldr	r3, [r0, #16]
 800910a:	690c      	ldr	r4, [r1, #16]
 800910c:	42a3      	cmp	r3, r4
 800910e:	4607      	mov	r7, r0
 8009110:	db7e      	blt.n	8009210 <quorem+0x10c>
 8009112:	3c01      	subs	r4, #1
 8009114:	f101 0814 	add.w	r8, r1, #20
 8009118:	f100 0514 	add.w	r5, r0, #20
 800911c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009120:	9301      	str	r3, [sp, #4]
 8009122:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009126:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800912a:	3301      	adds	r3, #1
 800912c:	429a      	cmp	r2, r3
 800912e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009132:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009136:	fbb2 f6f3 	udiv	r6, r2, r3
 800913a:	d331      	bcc.n	80091a0 <quorem+0x9c>
 800913c:	f04f 0e00 	mov.w	lr, #0
 8009140:	4640      	mov	r0, r8
 8009142:	46ac      	mov	ip, r5
 8009144:	46f2      	mov	sl, lr
 8009146:	f850 2b04 	ldr.w	r2, [r0], #4
 800914a:	b293      	uxth	r3, r2
 800914c:	fb06 e303 	mla	r3, r6, r3, lr
 8009150:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009154:	0c1a      	lsrs	r2, r3, #16
 8009156:	b29b      	uxth	r3, r3
 8009158:	ebaa 0303 	sub.w	r3, sl, r3
 800915c:	f8dc a000 	ldr.w	sl, [ip]
 8009160:	fa13 f38a 	uxtah	r3, r3, sl
 8009164:	fb06 220e 	mla	r2, r6, lr, r2
 8009168:	9300      	str	r3, [sp, #0]
 800916a:	9b00      	ldr	r3, [sp, #0]
 800916c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009170:	b292      	uxth	r2, r2
 8009172:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009176:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800917a:	f8bd 3000 	ldrh.w	r3, [sp]
 800917e:	4581      	cmp	r9, r0
 8009180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009184:	f84c 3b04 	str.w	r3, [ip], #4
 8009188:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800918c:	d2db      	bcs.n	8009146 <quorem+0x42>
 800918e:	f855 300b 	ldr.w	r3, [r5, fp]
 8009192:	b92b      	cbnz	r3, 80091a0 <quorem+0x9c>
 8009194:	9b01      	ldr	r3, [sp, #4]
 8009196:	3b04      	subs	r3, #4
 8009198:	429d      	cmp	r5, r3
 800919a:	461a      	mov	r2, r3
 800919c:	d32c      	bcc.n	80091f8 <quorem+0xf4>
 800919e:	613c      	str	r4, [r7, #16]
 80091a0:	4638      	mov	r0, r7
 80091a2:	f001 f93d 	bl	800a420 <__mcmp>
 80091a6:	2800      	cmp	r0, #0
 80091a8:	db22      	blt.n	80091f0 <quorem+0xec>
 80091aa:	3601      	adds	r6, #1
 80091ac:	4629      	mov	r1, r5
 80091ae:	2000      	movs	r0, #0
 80091b0:	f858 2b04 	ldr.w	r2, [r8], #4
 80091b4:	f8d1 c000 	ldr.w	ip, [r1]
 80091b8:	b293      	uxth	r3, r2
 80091ba:	1ac3      	subs	r3, r0, r3
 80091bc:	0c12      	lsrs	r2, r2, #16
 80091be:	fa13 f38c 	uxtah	r3, r3, ip
 80091c2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80091c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091d0:	45c1      	cmp	r9, r8
 80091d2:	f841 3b04 	str.w	r3, [r1], #4
 80091d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80091da:	d2e9      	bcs.n	80091b0 <quorem+0xac>
 80091dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091e4:	b922      	cbnz	r2, 80091f0 <quorem+0xec>
 80091e6:	3b04      	subs	r3, #4
 80091e8:	429d      	cmp	r5, r3
 80091ea:	461a      	mov	r2, r3
 80091ec:	d30a      	bcc.n	8009204 <quorem+0x100>
 80091ee:	613c      	str	r4, [r7, #16]
 80091f0:	4630      	mov	r0, r6
 80091f2:	b003      	add	sp, #12
 80091f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f8:	6812      	ldr	r2, [r2, #0]
 80091fa:	3b04      	subs	r3, #4
 80091fc:	2a00      	cmp	r2, #0
 80091fe:	d1ce      	bne.n	800919e <quorem+0x9a>
 8009200:	3c01      	subs	r4, #1
 8009202:	e7c9      	b.n	8009198 <quorem+0x94>
 8009204:	6812      	ldr	r2, [r2, #0]
 8009206:	3b04      	subs	r3, #4
 8009208:	2a00      	cmp	r2, #0
 800920a:	d1f0      	bne.n	80091ee <quorem+0xea>
 800920c:	3c01      	subs	r4, #1
 800920e:	e7eb      	b.n	80091e8 <quorem+0xe4>
 8009210:	2000      	movs	r0, #0
 8009212:	e7ee      	b.n	80091f2 <quorem+0xee>
 8009214:	0000      	movs	r0, r0
	...

08009218 <_dtoa_r>:
 8009218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800921c:	ed2d 8b04 	vpush	{d8-d9}
 8009220:	69c5      	ldr	r5, [r0, #28]
 8009222:	b093      	sub	sp, #76	; 0x4c
 8009224:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009228:	ec57 6b10 	vmov	r6, r7, d0
 800922c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009230:	9107      	str	r1, [sp, #28]
 8009232:	4604      	mov	r4, r0
 8009234:	920a      	str	r2, [sp, #40]	; 0x28
 8009236:	930d      	str	r3, [sp, #52]	; 0x34
 8009238:	b975      	cbnz	r5, 8009258 <_dtoa_r+0x40>
 800923a:	2010      	movs	r0, #16
 800923c:	f7fe fe74 	bl	8007f28 <malloc>
 8009240:	4602      	mov	r2, r0
 8009242:	61e0      	str	r0, [r4, #28]
 8009244:	b920      	cbnz	r0, 8009250 <_dtoa_r+0x38>
 8009246:	4bae      	ldr	r3, [pc, #696]	; (8009500 <_dtoa_r+0x2e8>)
 8009248:	21ef      	movs	r1, #239	; 0xef
 800924a:	48ae      	ldr	r0, [pc, #696]	; (8009504 <_dtoa_r+0x2ec>)
 800924c:	f002 fbb0 	bl	800b9b0 <__assert_func>
 8009250:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009254:	6005      	str	r5, [r0, #0]
 8009256:	60c5      	str	r5, [r0, #12]
 8009258:	69e3      	ldr	r3, [r4, #28]
 800925a:	6819      	ldr	r1, [r3, #0]
 800925c:	b151      	cbz	r1, 8009274 <_dtoa_r+0x5c>
 800925e:	685a      	ldr	r2, [r3, #4]
 8009260:	604a      	str	r2, [r1, #4]
 8009262:	2301      	movs	r3, #1
 8009264:	4093      	lsls	r3, r2
 8009266:	608b      	str	r3, [r1, #8]
 8009268:	4620      	mov	r0, r4
 800926a:	f000 fe53 	bl	8009f14 <_Bfree>
 800926e:	69e3      	ldr	r3, [r4, #28]
 8009270:	2200      	movs	r2, #0
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	1e3b      	subs	r3, r7, #0
 8009276:	bfbb      	ittet	lt
 8009278:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800927c:	9303      	strlt	r3, [sp, #12]
 800927e:	2300      	movge	r3, #0
 8009280:	2201      	movlt	r2, #1
 8009282:	bfac      	ite	ge
 8009284:	f8c8 3000 	strge.w	r3, [r8]
 8009288:	f8c8 2000 	strlt.w	r2, [r8]
 800928c:	4b9e      	ldr	r3, [pc, #632]	; (8009508 <_dtoa_r+0x2f0>)
 800928e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009292:	ea33 0308 	bics.w	r3, r3, r8
 8009296:	d11b      	bne.n	80092d0 <_dtoa_r+0xb8>
 8009298:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800929a:	f242 730f 	movw	r3, #9999	; 0x270f
 800929e:	6013      	str	r3, [r2, #0]
 80092a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80092a4:	4333      	orrs	r3, r6
 80092a6:	f000 8593 	beq.w	8009dd0 <_dtoa_r+0xbb8>
 80092aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092ac:	b963      	cbnz	r3, 80092c8 <_dtoa_r+0xb0>
 80092ae:	4b97      	ldr	r3, [pc, #604]	; (800950c <_dtoa_r+0x2f4>)
 80092b0:	e027      	b.n	8009302 <_dtoa_r+0xea>
 80092b2:	4b97      	ldr	r3, [pc, #604]	; (8009510 <_dtoa_r+0x2f8>)
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	3308      	adds	r3, #8
 80092b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092ba:	6013      	str	r3, [r2, #0]
 80092bc:	9800      	ldr	r0, [sp, #0]
 80092be:	b013      	add	sp, #76	; 0x4c
 80092c0:	ecbd 8b04 	vpop	{d8-d9}
 80092c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092c8:	4b90      	ldr	r3, [pc, #576]	; (800950c <_dtoa_r+0x2f4>)
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	3303      	adds	r3, #3
 80092ce:	e7f3      	b.n	80092b8 <_dtoa_r+0xa0>
 80092d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	ec51 0b17 	vmov	r0, r1, d7
 80092da:	eeb0 8a47 	vmov.f32	s16, s14
 80092de:	eef0 8a67 	vmov.f32	s17, s15
 80092e2:	2300      	movs	r3, #0
 80092e4:	f7f7 fbf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80092e8:	4681      	mov	r9, r0
 80092ea:	b160      	cbz	r0, 8009306 <_dtoa_r+0xee>
 80092ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092ee:	2301      	movs	r3, #1
 80092f0:	6013      	str	r3, [r2, #0]
 80092f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f000 8568 	beq.w	8009dca <_dtoa_r+0xbb2>
 80092fa:	4b86      	ldr	r3, [pc, #536]	; (8009514 <_dtoa_r+0x2fc>)
 80092fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092fe:	6013      	str	r3, [r2, #0]
 8009300:	3b01      	subs	r3, #1
 8009302:	9300      	str	r3, [sp, #0]
 8009304:	e7da      	b.n	80092bc <_dtoa_r+0xa4>
 8009306:	aa10      	add	r2, sp, #64	; 0x40
 8009308:	a911      	add	r1, sp, #68	; 0x44
 800930a:	4620      	mov	r0, r4
 800930c:	eeb0 0a48 	vmov.f32	s0, s16
 8009310:	eef0 0a68 	vmov.f32	s1, s17
 8009314:	f001 f99a 	bl	800a64c <__d2b>
 8009318:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800931c:	4682      	mov	sl, r0
 800931e:	2d00      	cmp	r5, #0
 8009320:	d07f      	beq.n	8009422 <_dtoa_r+0x20a>
 8009322:	ee18 3a90 	vmov	r3, s17
 8009326:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800932a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800932e:	ec51 0b18 	vmov	r0, r1, d8
 8009332:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009336:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800933a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800933e:	4619      	mov	r1, r3
 8009340:	2200      	movs	r2, #0
 8009342:	4b75      	ldr	r3, [pc, #468]	; (8009518 <_dtoa_r+0x300>)
 8009344:	f7f6 ffa0 	bl	8000288 <__aeabi_dsub>
 8009348:	a367      	add	r3, pc, #412	; (adr r3, 80094e8 <_dtoa_r+0x2d0>)
 800934a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934e:	f7f7 f953 	bl	80005f8 <__aeabi_dmul>
 8009352:	a367      	add	r3, pc, #412	; (adr r3, 80094f0 <_dtoa_r+0x2d8>)
 8009354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009358:	f7f6 ff98 	bl	800028c <__adddf3>
 800935c:	4606      	mov	r6, r0
 800935e:	4628      	mov	r0, r5
 8009360:	460f      	mov	r7, r1
 8009362:	f7f7 f8df 	bl	8000524 <__aeabi_i2d>
 8009366:	a364      	add	r3, pc, #400	; (adr r3, 80094f8 <_dtoa_r+0x2e0>)
 8009368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800936c:	f7f7 f944 	bl	80005f8 <__aeabi_dmul>
 8009370:	4602      	mov	r2, r0
 8009372:	460b      	mov	r3, r1
 8009374:	4630      	mov	r0, r6
 8009376:	4639      	mov	r1, r7
 8009378:	f7f6 ff88 	bl	800028c <__adddf3>
 800937c:	4606      	mov	r6, r0
 800937e:	460f      	mov	r7, r1
 8009380:	f7f7 fbea 	bl	8000b58 <__aeabi_d2iz>
 8009384:	2200      	movs	r2, #0
 8009386:	4683      	mov	fp, r0
 8009388:	2300      	movs	r3, #0
 800938a:	4630      	mov	r0, r6
 800938c:	4639      	mov	r1, r7
 800938e:	f7f7 fba5 	bl	8000adc <__aeabi_dcmplt>
 8009392:	b148      	cbz	r0, 80093a8 <_dtoa_r+0x190>
 8009394:	4658      	mov	r0, fp
 8009396:	f7f7 f8c5 	bl	8000524 <__aeabi_i2d>
 800939a:	4632      	mov	r2, r6
 800939c:	463b      	mov	r3, r7
 800939e:	f7f7 fb93 	bl	8000ac8 <__aeabi_dcmpeq>
 80093a2:	b908      	cbnz	r0, 80093a8 <_dtoa_r+0x190>
 80093a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093a8:	f1bb 0f16 	cmp.w	fp, #22
 80093ac:	d857      	bhi.n	800945e <_dtoa_r+0x246>
 80093ae:	4b5b      	ldr	r3, [pc, #364]	; (800951c <_dtoa_r+0x304>)
 80093b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b8:	ec51 0b18 	vmov	r0, r1, d8
 80093bc:	f7f7 fb8e 	bl	8000adc <__aeabi_dcmplt>
 80093c0:	2800      	cmp	r0, #0
 80093c2:	d04e      	beq.n	8009462 <_dtoa_r+0x24a>
 80093c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093c8:	2300      	movs	r3, #0
 80093ca:	930c      	str	r3, [sp, #48]	; 0x30
 80093cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093ce:	1b5b      	subs	r3, r3, r5
 80093d0:	1e5a      	subs	r2, r3, #1
 80093d2:	bf45      	ittet	mi
 80093d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80093d8:	9305      	strmi	r3, [sp, #20]
 80093da:	2300      	movpl	r3, #0
 80093dc:	2300      	movmi	r3, #0
 80093de:	9206      	str	r2, [sp, #24]
 80093e0:	bf54      	ite	pl
 80093e2:	9305      	strpl	r3, [sp, #20]
 80093e4:	9306      	strmi	r3, [sp, #24]
 80093e6:	f1bb 0f00 	cmp.w	fp, #0
 80093ea:	db3c      	blt.n	8009466 <_dtoa_r+0x24e>
 80093ec:	9b06      	ldr	r3, [sp, #24]
 80093ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80093f2:	445b      	add	r3, fp
 80093f4:	9306      	str	r3, [sp, #24]
 80093f6:	2300      	movs	r3, #0
 80093f8:	9308      	str	r3, [sp, #32]
 80093fa:	9b07      	ldr	r3, [sp, #28]
 80093fc:	2b09      	cmp	r3, #9
 80093fe:	d868      	bhi.n	80094d2 <_dtoa_r+0x2ba>
 8009400:	2b05      	cmp	r3, #5
 8009402:	bfc4      	itt	gt
 8009404:	3b04      	subgt	r3, #4
 8009406:	9307      	strgt	r3, [sp, #28]
 8009408:	9b07      	ldr	r3, [sp, #28]
 800940a:	f1a3 0302 	sub.w	r3, r3, #2
 800940e:	bfcc      	ite	gt
 8009410:	2500      	movgt	r5, #0
 8009412:	2501      	movle	r5, #1
 8009414:	2b03      	cmp	r3, #3
 8009416:	f200 8085 	bhi.w	8009524 <_dtoa_r+0x30c>
 800941a:	e8df f003 	tbb	[pc, r3]
 800941e:	3b2e      	.short	0x3b2e
 8009420:	5839      	.short	0x5839
 8009422:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009426:	441d      	add	r5, r3
 8009428:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800942c:	2b20      	cmp	r3, #32
 800942e:	bfc1      	itttt	gt
 8009430:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009434:	fa08 f803 	lslgt.w	r8, r8, r3
 8009438:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800943c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009440:	bfd6      	itet	le
 8009442:	f1c3 0320 	rsble	r3, r3, #32
 8009446:	ea48 0003 	orrgt.w	r0, r8, r3
 800944a:	fa06 f003 	lslle.w	r0, r6, r3
 800944e:	f7f7 f859 	bl	8000504 <__aeabi_ui2d>
 8009452:	2201      	movs	r2, #1
 8009454:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009458:	3d01      	subs	r5, #1
 800945a:	920e      	str	r2, [sp, #56]	; 0x38
 800945c:	e76f      	b.n	800933e <_dtoa_r+0x126>
 800945e:	2301      	movs	r3, #1
 8009460:	e7b3      	b.n	80093ca <_dtoa_r+0x1b2>
 8009462:	900c      	str	r0, [sp, #48]	; 0x30
 8009464:	e7b2      	b.n	80093cc <_dtoa_r+0x1b4>
 8009466:	9b05      	ldr	r3, [sp, #20]
 8009468:	eba3 030b 	sub.w	r3, r3, fp
 800946c:	9305      	str	r3, [sp, #20]
 800946e:	f1cb 0300 	rsb	r3, fp, #0
 8009472:	9308      	str	r3, [sp, #32]
 8009474:	2300      	movs	r3, #0
 8009476:	930b      	str	r3, [sp, #44]	; 0x2c
 8009478:	e7bf      	b.n	80093fa <_dtoa_r+0x1e2>
 800947a:	2300      	movs	r3, #0
 800947c:	9309      	str	r3, [sp, #36]	; 0x24
 800947e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009480:	2b00      	cmp	r3, #0
 8009482:	dc52      	bgt.n	800952a <_dtoa_r+0x312>
 8009484:	2301      	movs	r3, #1
 8009486:	9301      	str	r3, [sp, #4]
 8009488:	9304      	str	r3, [sp, #16]
 800948a:	461a      	mov	r2, r3
 800948c:	920a      	str	r2, [sp, #40]	; 0x28
 800948e:	e00b      	b.n	80094a8 <_dtoa_r+0x290>
 8009490:	2301      	movs	r3, #1
 8009492:	e7f3      	b.n	800947c <_dtoa_r+0x264>
 8009494:	2300      	movs	r3, #0
 8009496:	9309      	str	r3, [sp, #36]	; 0x24
 8009498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800949a:	445b      	add	r3, fp
 800949c:	9301      	str	r3, [sp, #4]
 800949e:	3301      	adds	r3, #1
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	9304      	str	r3, [sp, #16]
 80094a4:	bfb8      	it	lt
 80094a6:	2301      	movlt	r3, #1
 80094a8:	69e0      	ldr	r0, [r4, #28]
 80094aa:	2100      	movs	r1, #0
 80094ac:	2204      	movs	r2, #4
 80094ae:	f102 0614 	add.w	r6, r2, #20
 80094b2:	429e      	cmp	r6, r3
 80094b4:	d93d      	bls.n	8009532 <_dtoa_r+0x31a>
 80094b6:	6041      	str	r1, [r0, #4]
 80094b8:	4620      	mov	r0, r4
 80094ba:	f000 fceb 	bl	8009e94 <_Balloc>
 80094be:	9000      	str	r0, [sp, #0]
 80094c0:	2800      	cmp	r0, #0
 80094c2:	d139      	bne.n	8009538 <_dtoa_r+0x320>
 80094c4:	4b16      	ldr	r3, [pc, #88]	; (8009520 <_dtoa_r+0x308>)
 80094c6:	4602      	mov	r2, r0
 80094c8:	f240 11af 	movw	r1, #431	; 0x1af
 80094cc:	e6bd      	b.n	800924a <_dtoa_r+0x32>
 80094ce:	2301      	movs	r3, #1
 80094d0:	e7e1      	b.n	8009496 <_dtoa_r+0x27e>
 80094d2:	2501      	movs	r5, #1
 80094d4:	2300      	movs	r3, #0
 80094d6:	9307      	str	r3, [sp, #28]
 80094d8:	9509      	str	r5, [sp, #36]	; 0x24
 80094da:	f04f 33ff 	mov.w	r3, #4294967295
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	9304      	str	r3, [sp, #16]
 80094e2:	2200      	movs	r2, #0
 80094e4:	2312      	movs	r3, #18
 80094e6:	e7d1      	b.n	800948c <_dtoa_r+0x274>
 80094e8:	636f4361 	.word	0x636f4361
 80094ec:	3fd287a7 	.word	0x3fd287a7
 80094f0:	8b60c8b3 	.word	0x8b60c8b3
 80094f4:	3fc68a28 	.word	0x3fc68a28
 80094f8:	509f79fb 	.word	0x509f79fb
 80094fc:	3fd34413 	.word	0x3fd34413
 8009500:	0800e806 	.word	0x0800e806
 8009504:	0800e81d 	.word	0x0800e81d
 8009508:	7ff00000 	.word	0x7ff00000
 800950c:	0800e802 	.word	0x0800e802
 8009510:	0800e7f9 	.word	0x0800e7f9
 8009514:	0800e7d1 	.word	0x0800e7d1
 8009518:	3ff80000 	.word	0x3ff80000
 800951c:	0800e908 	.word	0x0800e908
 8009520:	0800e875 	.word	0x0800e875
 8009524:	2301      	movs	r3, #1
 8009526:	9309      	str	r3, [sp, #36]	; 0x24
 8009528:	e7d7      	b.n	80094da <_dtoa_r+0x2c2>
 800952a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800952c:	9301      	str	r3, [sp, #4]
 800952e:	9304      	str	r3, [sp, #16]
 8009530:	e7ba      	b.n	80094a8 <_dtoa_r+0x290>
 8009532:	3101      	adds	r1, #1
 8009534:	0052      	lsls	r2, r2, #1
 8009536:	e7ba      	b.n	80094ae <_dtoa_r+0x296>
 8009538:	69e3      	ldr	r3, [r4, #28]
 800953a:	9a00      	ldr	r2, [sp, #0]
 800953c:	601a      	str	r2, [r3, #0]
 800953e:	9b04      	ldr	r3, [sp, #16]
 8009540:	2b0e      	cmp	r3, #14
 8009542:	f200 80a8 	bhi.w	8009696 <_dtoa_r+0x47e>
 8009546:	2d00      	cmp	r5, #0
 8009548:	f000 80a5 	beq.w	8009696 <_dtoa_r+0x47e>
 800954c:	f1bb 0f00 	cmp.w	fp, #0
 8009550:	dd38      	ble.n	80095c4 <_dtoa_r+0x3ac>
 8009552:	4bc0      	ldr	r3, [pc, #768]	; (8009854 <_dtoa_r+0x63c>)
 8009554:	f00b 020f 	and.w	r2, fp, #15
 8009558:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800955c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009560:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009564:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009568:	d019      	beq.n	800959e <_dtoa_r+0x386>
 800956a:	4bbb      	ldr	r3, [pc, #748]	; (8009858 <_dtoa_r+0x640>)
 800956c:	ec51 0b18 	vmov	r0, r1, d8
 8009570:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009574:	f7f7 f96a 	bl	800084c <__aeabi_ddiv>
 8009578:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800957c:	f008 080f 	and.w	r8, r8, #15
 8009580:	2503      	movs	r5, #3
 8009582:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009858 <_dtoa_r+0x640>
 8009586:	f1b8 0f00 	cmp.w	r8, #0
 800958a:	d10a      	bne.n	80095a2 <_dtoa_r+0x38a>
 800958c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009590:	4632      	mov	r2, r6
 8009592:	463b      	mov	r3, r7
 8009594:	f7f7 f95a 	bl	800084c <__aeabi_ddiv>
 8009598:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800959c:	e02b      	b.n	80095f6 <_dtoa_r+0x3de>
 800959e:	2502      	movs	r5, #2
 80095a0:	e7ef      	b.n	8009582 <_dtoa_r+0x36a>
 80095a2:	f018 0f01 	tst.w	r8, #1
 80095a6:	d008      	beq.n	80095ba <_dtoa_r+0x3a2>
 80095a8:	4630      	mov	r0, r6
 80095aa:	4639      	mov	r1, r7
 80095ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 80095b0:	f7f7 f822 	bl	80005f8 <__aeabi_dmul>
 80095b4:	3501      	adds	r5, #1
 80095b6:	4606      	mov	r6, r0
 80095b8:	460f      	mov	r7, r1
 80095ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 80095be:	f109 0908 	add.w	r9, r9, #8
 80095c2:	e7e0      	b.n	8009586 <_dtoa_r+0x36e>
 80095c4:	f000 809f 	beq.w	8009706 <_dtoa_r+0x4ee>
 80095c8:	f1cb 0600 	rsb	r6, fp, #0
 80095cc:	4ba1      	ldr	r3, [pc, #644]	; (8009854 <_dtoa_r+0x63c>)
 80095ce:	4fa2      	ldr	r7, [pc, #648]	; (8009858 <_dtoa_r+0x640>)
 80095d0:	f006 020f 	and.w	r2, r6, #15
 80095d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095dc:	ec51 0b18 	vmov	r0, r1, d8
 80095e0:	f7f7 f80a 	bl	80005f8 <__aeabi_dmul>
 80095e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095e8:	1136      	asrs	r6, r6, #4
 80095ea:	2300      	movs	r3, #0
 80095ec:	2502      	movs	r5, #2
 80095ee:	2e00      	cmp	r6, #0
 80095f0:	d17e      	bne.n	80096f0 <_dtoa_r+0x4d8>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1d0      	bne.n	8009598 <_dtoa_r+0x380>
 80095f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f000 8084 	beq.w	800970a <_dtoa_r+0x4f2>
 8009602:	4b96      	ldr	r3, [pc, #600]	; (800985c <_dtoa_r+0x644>)
 8009604:	2200      	movs	r2, #0
 8009606:	4640      	mov	r0, r8
 8009608:	4649      	mov	r1, r9
 800960a:	f7f7 fa67 	bl	8000adc <__aeabi_dcmplt>
 800960e:	2800      	cmp	r0, #0
 8009610:	d07b      	beq.n	800970a <_dtoa_r+0x4f2>
 8009612:	9b04      	ldr	r3, [sp, #16]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d078      	beq.n	800970a <_dtoa_r+0x4f2>
 8009618:	9b01      	ldr	r3, [sp, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	dd39      	ble.n	8009692 <_dtoa_r+0x47a>
 800961e:	4b90      	ldr	r3, [pc, #576]	; (8009860 <_dtoa_r+0x648>)
 8009620:	2200      	movs	r2, #0
 8009622:	4640      	mov	r0, r8
 8009624:	4649      	mov	r1, r9
 8009626:	f7f6 ffe7 	bl	80005f8 <__aeabi_dmul>
 800962a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800962e:	9e01      	ldr	r6, [sp, #4]
 8009630:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009634:	3501      	adds	r5, #1
 8009636:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800963a:	4628      	mov	r0, r5
 800963c:	f7f6 ff72 	bl	8000524 <__aeabi_i2d>
 8009640:	4642      	mov	r2, r8
 8009642:	464b      	mov	r3, r9
 8009644:	f7f6 ffd8 	bl	80005f8 <__aeabi_dmul>
 8009648:	4b86      	ldr	r3, [pc, #536]	; (8009864 <_dtoa_r+0x64c>)
 800964a:	2200      	movs	r2, #0
 800964c:	f7f6 fe1e 	bl	800028c <__adddf3>
 8009650:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009654:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009658:	9303      	str	r3, [sp, #12]
 800965a:	2e00      	cmp	r6, #0
 800965c:	d158      	bne.n	8009710 <_dtoa_r+0x4f8>
 800965e:	4b82      	ldr	r3, [pc, #520]	; (8009868 <_dtoa_r+0x650>)
 8009660:	2200      	movs	r2, #0
 8009662:	4640      	mov	r0, r8
 8009664:	4649      	mov	r1, r9
 8009666:	f7f6 fe0f 	bl	8000288 <__aeabi_dsub>
 800966a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800966e:	4680      	mov	r8, r0
 8009670:	4689      	mov	r9, r1
 8009672:	f7f7 fa51 	bl	8000b18 <__aeabi_dcmpgt>
 8009676:	2800      	cmp	r0, #0
 8009678:	f040 8296 	bne.w	8009ba8 <_dtoa_r+0x990>
 800967c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009680:	4640      	mov	r0, r8
 8009682:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009686:	4649      	mov	r1, r9
 8009688:	f7f7 fa28 	bl	8000adc <__aeabi_dcmplt>
 800968c:	2800      	cmp	r0, #0
 800968e:	f040 8289 	bne.w	8009ba4 <_dtoa_r+0x98c>
 8009692:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009696:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009698:	2b00      	cmp	r3, #0
 800969a:	f2c0 814e 	blt.w	800993a <_dtoa_r+0x722>
 800969e:	f1bb 0f0e 	cmp.w	fp, #14
 80096a2:	f300 814a 	bgt.w	800993a <_dtoa_r+0x722>
 80096a6:	4b6b      	ldr	r3, [pc, #428]	; (8009854 <_dtoa_r+0x63c>)
 80096a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f280 80dc 	bge.w	8009870 <_dtoa_r+0x658>
 80096b8:	9b04      	ldr	r3, [sp, #16]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f300 80d8 	bgt.w	8009870 <_dtoa_r+0x658>
 80096c0:	f040 826f 	bne.w	8009ba2 <_dtoa_r+0x98a>
 80096c4:	4b68      	ldr	r3, [pc, #416]	; (8009868 <_dtoa_r+0x650>)
 80096c6:	2200      	movs	r2, #0
 80096c8:	4640      	mov	r0, r8
 80096ca:	4649      	mov	r1, r9
 80096cc:	f7f6 ff94 	bl	80005f8 <__aeabi_dmul>
 80096d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096d4:	f7f7 fa16 	bl	8000b04 <__aeabi_dcmpge>
 80096d8:	9e04      	ldr	r6, [sp, #16]
 80096da:	4637      	mov	r7, r6
 80096dc:	2800      	cmp	r0, #0
 80096de:	f040 8245 	bne.w	8009b6c <_dtoa_r+0x954>
 80096e2:	9d00      	ldr	r5, [sp, #0]
 80096e4:	2331      	movs	r3, #49	; 0x31
 80096e6:	f805 3b01 	strb.w	r3, [r5], #1
 80096ea:	f10b 0b01 	add.w	fp, fp, #1
 80096ee:	e241      	b.n	8009b74 <_dtoa_r+0x95c>
 80096f0:	07f2      	lsls	r2, r6, #31
 80096f2:	d505      	bpl.n	8009700 <_dtoa_r+0x4e8>
 80096f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096f8:	f7f6 ff7e 	bl	80005f8 <__aeabi_dmul>
 80096fc:	3501      	adds	r5, #1
 80096fe:	2301      	movs	r3, #1
 8009700:	1076      	asrs	r6, r6, #1
 8009702:	3708      	adds	r7, #8
 8009704:	e773      	b.n	80095ee <_dtoa_r+0x3d6>
 8009706:	2502      	movs	r5, #2
 8009708:	e775      	b.n	80095f6 <_dtoa_r+0x3de>
 800970a:	9e04      	ldr	r6, [sp, #16]
 800970c:	465f      	mov	r7, fp
 800970e:	e792      	b.n	8009636 <_dtoa_r+0x41e>
 8009710:	9900      	ldr	r1, [sp, #0]
 8009712:	4b50      	ldr	r3, [pc, #320]	; (8009854 <_dtoa_r+0x63c>)
 8009714:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009718:	4431      	add	r1, r6
 800971a:	9102      	str	r1, [sp, #8]
 800971c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800971e:	eeb0 9a47 	vmov.f32	s18, s14
 8009722:	eef0 9a67 	vmov.f32	s19, s15
 8009726:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800972a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800972e:	2900      	cmp	r1, #0
 8009730:	d044      	beq.n	80097bc <_dtoa_r+0x5a4>
 8009732:	494e      	ldr	r1, [pc, #312]	; (800986c <_dtoa_r+0x654>)
 8009734:	2000      	movs	r0, #0
 8009736:	f7f7 f889 	bl	800084c <__aeabi_ddiv>
 800973a:	ec53 2b19 	vmov	r2, r3, d9
 800973e:	f7f6 fda3 	bl	8000288 <__aeabi_dsub>
 8009742:	9d00      	ldr	r5, [sp, #0]
 8009744:	ec41 0b19 	vmov	d9, r0, r1
 8009748:	4649      	mov	r1, r9
 800974a:	4640      	mov	r0, r8
 800974c:	f7f7 fa04 	bl	8000b58 <__aeabi_d2iz>
 8009750:	4606      	mov	r6, r0
 8009752:	f7f6 fee7 	bl	8000524 <__aeabi_i2d>
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	4640      	mov	r0, r8
 800975c:	4649      	mov	r1, r9
 800975e:	f7f6 fd93 	bl	8000288 <__aeabi_dsub>
 8009762:	3630      	adds	r6, #48	; 0x30
 8009764:	f805 6b01 	strb.w	r6, [r5], #1
 8009768:	ec53 2b19 	vmov	r2, r3, d9
 800976c:	4680      	mov	r8, r0
 800976e:	4689      	mov	r9, r1
 8009770:	f7f7 f9b4 	bl	8000adc <__aeabi_dcmplt>
 8009774:	2800      	cmp	r0, #0
 8009776:	d164      	bne.n	8009842 <_dtoa_r+0x62a>
 8009778:	4642      	mov	r2, r8
 800977a:	464b      	mov	r3, r9
 800977c:	4937      	ldr	r1, [pc, #220]	; (800985c <_dtoa_r+0x644>)
 800977e:	2000      	movs	r0, #0
 8009780:	f7f6 fd82 	bl	8000288 <__aeabi_dsub>
 8009784:	ec53 2b19 	vmov	r2, r3, d9
 8009788:	f7f7 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800978c:	2800      	cmp	r0, #0
 800978e:	f040 80b6 	bne.w	80098fe <_dtoa_r+0x6e6>
 8009792:	9b02      	ldr	r3, [sp, #8]
 8009794:	429d      	cmp	r5, r3
 8009796:	f43f af7c 	beq.w	8009692 <_dtoa_r+0x47a>
 800979a:	4b31      	ldr	r3, [pc, #196]	; (8009860 <_dtoa_r+0x648>)
 800979c:	ec51 0b19 	vmov	r0, r1, d9
 80097a0:	2200      	movs	r2, #0
 80097a2:	f7f6 ff29 	bl	80005f8 <__aeabi_dmul>
 80097a6:	4b2e      	ldr	r3, [pc, #184]	; (8009860 <_dtoa_r+0x648>)
 80097a8:	ec41 0b19 	vmov	d9, r0, r1
 80097ac:	2200      	movs	r2, #0
 80097ae:	4640      	mov	r0, r8
 80097b0:	4649      	mov	r1, r9
 80097b2:	f7f6 ff21 	bl	80005f8 <__aeabi_dmul>
 80097b6:	4680      	mov	r8, r0
 80097b8:	4689      	mov	r9, r1
 80097ba:	e7c5      	b.n	8009748 <_dtoa_r+0x530>
 80097bc:	ec51 0b17 	vmov	r0, r1, d7
 80097c0:	f7f6 ff1a 	bl	80005f8 <__aeabi_dmul>
 80097c4:	9b02      	ldr	r3, [sp, #8]
 80097c6:	9d00      	ldr	r5, [sp, #0]
 80097c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80097ca:	ec41 0b19 	vmov	d9, r0, r1
 80097ce:	4649      	mov	r1, r9
 80097d0:	4640      	mov	r0, r8
 80097d2:	f7f7 f9c1 	bl	8000b58 <__aeabi_d2iz>
 80097d6:	4606      	mov	r6, r0
 80097d8:	f7f6 fea4 	bl	8000524 <__aeabi_i2d>
 80097dc:	3630      	adds	r6, #48	; 0x30
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	4640      	mov	r0, r8
 80097e4:	4649      	mov	r1, r9
 80097e6:	f7f6 fd4f 	bl	8000288 <__aeabi_dsub>
 80097ea:	f805 6b01 	strb.w	r6, [r5], #1
 80097ee:	9b02      	ldr	r3, [sp, #8]
 80097f0:	429d      	cmp	r5, r3
 80097f2:	4680      	mov	r8, r0
 80097f4:	4689      	mov	r9, r1
 80097f6:	f04f 0200 	mov.w	r2, #0
 80097fa:	d124      	bne.n	8009846 <_dtoa_r+0x62e>
 80097fc:	4b1b      	ldr	r3, [pc, #108]	; (800986c <_dtoa_r+0x654>)
 80097fe:	ec51 0b19 	vmov	r0, r1, d9
 8009802:	f7f6 fd43 	bl	800028c <__adddf3>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	4640      	mov	r0, r8
 800980c:	4649      	mov	r1, r9
 800980e:	f7f7 f983 	bl	8000b18 <__aeabi_dcmpgt>
 8009812:	2800      	cmp	r0, #0
 8009814:	d173      	bne.n	80098fe <_dtoa_r+0x6e6>
 8009816:	ec53 2b19 	vmov	r2, r3, d9
 800981a:	4914      	ldr	r1, [pc, #80]	; (800986c <_dtoa_r+0x654>)
 800981c:	2000      	movs	r0, #0
 800981e:	f7f6 fd33 	bl	8000288 <__aeabi_dsub>
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	4640      	mov	r0, r8
 8009828:	4649      	mov	r1, r9
 800982a:	f7f7 f957 	bl	8000adc <__aeabi_dcmplt>
 800982e:	2800      	cmp	r0, #0
 8009830:	f43f af2f 	beq.w	8009692 <_dtoa_r+0x47a>
 8009834:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009836:	1e6b      	subs	r3, r5, #1
 8009838:	930f      	str	r3, [sp, #60]	; 0x3c
 800983a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800983e:	2b30      	cmp	r3, #48	; 0x30
 8009840:	d0f8      	beq.n	8009834 <_dtoa_r+0x61c>
 8009842:	46bb      	mov	fp, r7
 8009844:	e04a      	b.n	80098dc <_dtoa_r+0x6c4>
 8009846:	4b06      	ldr	r3, [pc, #24]	; (8009860 <_dtoa_r+0x648>)
 8009848:	f7f6 fed6 	bl	80005f8 <__aeabi_dmul>
 800984c:	4680      	mov	r8, r0
 800984e:	4689      	mov	r9, r1
 8009850:	e7bd      	b.n	80097ce <_dtoa_r+0x5b6>
 8009852:	bf00      	nop
 8009854:	0800e908 	.word	0x0800e908
 8009858:	0800e8e0 	.word	0x0800e8e0
 800985c:	3ff00000 	.word	0x3ff00000
 8009860:	40240000 	.word	0x40240000
 8009864:	401c0000 	.word	0x401c0000
 8009868:	40140000 	.word	0x40140000
 800986c:	3fe00000 	.word	0x3fe00000
 8009870:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009874:	9d00      	ldr	r5, [sp, #0]
 8009876:	4642      	mov	r2, r8
 8009878:	464b      	mov	r3, r9
 800987a:	4630      	mov	r0, r6
 800987c:	4639      	mov	r1, r7
 800987e:	f7f6 ffe5 	bl	800084c <__aeabi_ddiv>
 8009882:	f7f7 f969 	bl	8000b58 <__aeabi_d2iz>
 8009886:	9001      	str	r0, [sp, #4]
 8009888:	f7f6 fe4c 	bl	8000524 <__aeabi_i2d>
 800988c:	4642      	mov	r2, r8
 800988e:	464b      	mov	r3, r9
 8009890:	f7f6 feb2 	bl	80005f8 <__aeabi_dmul>
 8009894:	4602      	mov	r2, r0
 8009896:	460b      	mov	r3, r1
 8009898:	4630      	mov	r0, r6
 800989a:	4639      	mov	r1, r7
 800989c:	f7f6 fcf4 	bl	8000288 <__aeabi_dsub>
 80098a0:	9e01      	ldr	r6, [sp, #4]
 80098a2:	9f04      	ldr	r7, [sp, #16]
 80098a4:	3630      	adds	r6, #48	; 0x30
 80098a6:	f805 6b01 	strb.w	r6, [r5], #1
 80098aa:	9e00      	ldr	r6, [sp, #0]
 80098ac:	1bae      	subs	r6, r5, r6
 80098ae:	42b7      	cmp	r7, r6
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	d134      	bne.n	8009920 <_dtoa_r+0x708>
 80098b6:	f7f6 fce9 	bl	800028c <__adddf3>
 80098ba:	4642      	mov	r2, r8
 80098bc:	464b      	mov	r3, r9
 80098be:	4606      	mov	r6, r0
 80098c0:	460f      	mov	r7, r1
 80098c2:	f7f7 f929 	bl	8000b18 <__aeabi_dcmpgt>
 80098c6:	b9c8      	cbnz	r0, 80098fc <_dtoa_r+0x6e4>
 80098c8:	4642      	mov	r2, r8
 80098ca:	464b      	mov	r3, r9
 80098cc:	4630      	mov	r0, r6
 80098ce:	4639      	mov	r1, r7
 80098d0:	f7f7 f8fa 	bl	8000ac8 <__aeabi_dcmpeq>
 80098d4:	b110      	cbz	r0, 80098dc <_dtoa_r+0x6c4>
 80098d6:	9b01      	ldr	r3, [sp, #4]
 80098d8:	07db      	lsls	r3, r3, #31
 80098da:	d40f      	bmi.n	80098fc <_dtoa_r+0x6e4>
 80098dc:	4651      	mov	r1, sl
 80098de:	4620      	mov	r0, r4
 80098e0:	f000 fb18 	bl	8009f14 <_Bfree>
 80098e4:	2300      	movs	r3, #0
 80098e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098e8:	702b      	strb	r3, [r5, #0]
 80098ea:	f10b 0301 	add.w	r3, fp, #1
 80098ee:	6013      	str	r3, [r2, #0]
 80098f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f43f ace2 	beq.w	80092bc <_dtoa_r+0xa4>
 80098f8:	601d      	str	r5, [r3, #0]
 80098fa:	e4df      	b.n	80092bc <_dtoa_r+0xa4>
 80098fc:	465f      	mov	r7, fp
 80098fe:	462b      	mov	r3, r5
 8009900:	461d      	mov	r5, r3
 8009902:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009906:	2a39      	cmp	r2, #57	; 0x39
 8009908:	d106      	bne.n	8009918 <_dtoa_r+0x700>
 800990a:	9a00      	ldr	r2, [sp, #0]
 800990c:	429a      	cmp	r2, r3
 800990e:	d1f7      	bne.n	8009900 <_dtoa_r+0x6e8>
 8009910:	9900      	ldr	r1, [sp, #0]
 8009912:	2230      	movs	r2, #48	; 0x30
 8009914:	3701      	adds	r7, #1
 8009916:	700a      	strb	r2, [r1, #0]
 8009918:	781a      	ldrb	r2, [r3, #0]
 800991a:	3201      	adds	r2, #1
 800991c:	701a      	strb	r2, [r3, #0]
 800991e:	e790      	b.n	8009842 <_dtoa_r+0x62a>
 8009920:	4ba3      	ldr	r3, [pc, #652]	; (8009bb0 <_dtoa_r+0x998>)
 8009922:	2200      	movs	r2, #0
 8009924:	f7f6 fe68 	bl	80005f8 <__aeabi_dmul>
 8009928:	2200      	movs	r2, #0
 800992a:	2300      	movs	r3, #0
 800992c:	4606      	mov	r6, r0
 800992e:	460f      	mov	r7, r1
 8009930:	f7f7 f8ca 	bl	8000ac8 <__aeabi_dcmpeq>
 8009934:	2800      	cmp	r0, #0
 8009936:	d09e      	beq.n	8009876 <_dtoa_r+0x65e>
 8009938:	e7d0      	b.n	80098dc <_dtoa_r+0x6c4>
 800993a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800993c:	2a00      	cmp	r2, #0
 800993e:	f000 80ca 	beq.w	8009ad6 <_dtoa_r+0x8be>
 8009942:	9a07      	ldr	r2, [sp, #28]
 8009944:	2a01      	cmp	r2, #1
 8009946:	f300 80ad 	bgt.w	8009aa4 <_dtoa_r+0x88c>
 800994a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800994c:	2a00      	cmp	r2, #0
 800994e:	f000 80a5 	beq.w	8009a9c <_dtoa_r+0x884>
 8009952:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009956:	9e08      	ldr	r6, [sp, #32]
 8009958:	9d05      	ldr	r5, [sp, #20]
 800995a:	9a05      	ldr	r2, [sp, #20]
 800995c:	441a      	add	r2, r3
 800995e:	9205      	str	r2, [sp, #20]
 8009960:	9a06      	ldr	r2, [sp, #24]
 8009962:	2101      	movs	r1, #1
 8009964:	441a      	add	r2, r3
 8009966:	4620      	mov	r0, r4
 8009968:	9206      	str	r2, [sp, #24]
 800996a:	f000 fbd3 	bl	800a114 <__i2b>
 800996e:	4607      	mov	r7, r0
 8009970:	b165      	cbz	r5, 800998c <_dtoa_r+0x774>
 8009972:	9b06      	ldr	r3, [sp, #24]
 8009974:	2b00      	cmp	r3, #0
 8009976:	dd09      	ble.n	800998c <_dtoa_r+0x774>
 8009978:	42ab      	cmp	r3, r5
 800997a:	9a05      	ldr	r2, [sp, #20]
 800997c:	bfa8      	it	ge
 800997e:	462b      	movge	r3, r5
 8009980:	1ad2      	subs	r2, r2, r3
 8009982:	9205      	str	r2, [sp, #20]
 8009984:	9a06      	ldr	r2, [sp, #24]
 8009986:	1aed      	subs	r5, r5, r3
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	9306      	str	r3, [sp, #24]
 800998c:	9b08      	ldr	r3, [sp, #32]
 800998e:	b1f3      	cbz	r3, 80099ce <_dtoa_r+0x7b6>
 8009990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009992:	2b00      	cmp	r3, #0
 8009994:	f000 80a3 	beq.w	8009ade <_dtoa_r+0x8c6>
 8009998:	2e00      	cmp	r6, #0
 800999a:	dd10      	ble.n	80099be <_dtoa_r+0x7a6>
 800999c:	4639      	mov	r1, r7
 800999e:	4632      	mov	r2, r6
 80099a0:	4620      	mov	r0, r4
 80099a2:	f000 fc77 	bl	800a294 <__pow5mult>
 80099a6:	4652      	mov	r2, sl
 80099a8:	4601      	mov	r1, r0
 80099aa:	4607      	mov	r7, r0
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 fbc7 	bl	800a140 <__multiply>
 80099b2:	4651      	mov	r1, sl
 80099b4:	4680      	mov	r8, r0
 80099b6:	4620      	mov	r0, r4
 80099b8:	f000 faac 	bl	8009f14 <_Bfree>
 80099bc:	46c2      	mov	sl, r8
 80099be:	9b08      	ldr	r3, [sp, #32]
 80099c0:	1b9a      	subs	r2, r3, r6
 80099c2:	d004      	beq.n	80099ce <_dtoa_r+0x7b6>
 80099c4:	4651      	mov	r1, sl
 80099c6:	4620      	mov	r0, r4
 80099c8:	f000 fc64 	bl	800a294 <__pow5mult>
 80099cc:	4682      	mov	sl, r0
 80099ce:	2101      	movs	r1, #1
 80099d0:	4620      	mov	r0, r4
 80099d2:	f000 fb9f 	bl	800a114 <__i2b>
 80099d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099d8:	2b00      	cmp	r3, #0
 80099da:	4606      	mov	r6, r0
 80099dc:	f340 8081 	ble.w	8009ae2 <_dtoa_r+0x8ca>
 80099e0:	461a      	mov	r2, r3
 80099e2:	4601      	mov	r1, r0
 80099e4:	4620      	mov	r0, r4
 80099e6:	f000 fc55 	bl	800a294 <__pow5mult>
 80099ea:	9b07      	ldr	r3, [sp, #28]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	4606      	mov	r6, r0
 80099f0:	dd7a      	ble.n	8009ae8 <_dtoa_r+0x8d0>
 80099f2:	f04f 0800 	mov.w	r8, #0
 80099f6:	6933      	ldr	r3, [r6, #16]
 80099f8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099fc:	6918      	ldr	r0, [r3, #16]
 80099fe:	f000 fb3b 	bl	800a078 <__hi0bits>
 8009a02:	f1c0 0020 	rsb	r0, r0, #32
 8009a06:	9b06      	ldr	r3, [sp, #24]
 8009a08:	4418      	add	r0, r3
 8009a0a:	f010 001f 	ands.w	r0, r0, #31
 8009a0e:	f000 8094 	beq.w	8009b3a <_dtoa_r+0x922>
 8009a12:	f1c0 0320 	rsb	r3, r0, #32
 8009a16:	2b04      	cmp	r3, #4
 8009a18:	f340 8085 	ble.w	8009b26 <_dtoa_r+0x90e>
 8009a1c:	9b05      	ldr	r3, [sp, #20]
 8009a1e:	f1c0 001c 	rsb	r0, r0, #28
 8009a22:	4403      	add	r3, r0
 8009a24:	9305      	str	r3, [sp, #20]
 8009a26:	9b06      	ldr	r3, [sp, #24]
 8009a28:	4403      	add	r3, r0
 8009a2a:	4405      	add	r5, r0
 8009a2c:	9306      	str	r3, [sp, #24]
 8009a2e:	9b05      	ldr	r3, [sp, #20]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	dd05      	ble.n	8009a40 <_dtoa_r+0x828>
 8009a34:	4651      	mov	r1, sl
 8009a36:	461a      	mov	r2, r3
 8009a38:	4620      	mov	r0, r4
 8009a3a:	f000 fc85 	bl	800a348 <__lshift>
 8009a3e:	4682      	mov	sl, r0
 8009a40:	9b06      	ldr	r3, [sp, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	dd05      	ble.n	8009a52 <_dtoa_r+0x83a>
 8009a46:	4631      	mov	r1, r6
 8009a48:	461a      	mov	r2, r3
 8009a4a:	4620      	mov	r0, r4
 8009a4c:	f000 fc7c 	bl	800a348 <__lshift>
 8009a50:	4606      	mov	r6, r0
 8009a52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d072      	beq.n	8009b3e <_dtoa_r+0x926>
 8009a58:	4631      	mov	r1, r6
 8009a5a:	4650      	mov	r0, sl
 8009a5c:	f000 fce0 	bl	800a420 <__mcmp>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	da6c      	bge.n	8009b3e <_dtoa_r+0x926>
 8009a64:	2300      	movs	r3, #0
 8009a66:	4651      	mov	r1, sl
 8009a68:	220a      	movs	r2, #10
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	f000 fa74 	bl	8009f58 <__multadd>
 8009a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a76:	4682      	mov	sl, r0
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f000 81b0 	beq.w	8009dde <_dtoa_r+0xbc6>
 8009a7e:	2300      	movs	r3, #0
 8009a80:	4639      	mov	r1, r7
 8009a82:	220a      	movs	r2, #10
 8009a84:	4620      	mov	r0, r4
 8009a86:	f000 fa67 	bl	8009f58 <__multadd>
 8009a8a:	9b01      	ldr	r3, [sp, #4]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	4607      	mov	r7, r0
 8009a90:	f300 8096 	bgt.w	8009bc0 <_dtoa_r+0x9a8>
 8009a94:	9b07      	ldr	r3, [sp, #28]
 8009a96:	2b02      	cmp	r3, #2
 8009a98:	dc59      	bgt.n	8009b4e <_dtoa_r+0x936>
 8009a9a:	e091      	b.n	8009bc0 <_dtoa_r+0x9a8>
 8009a9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a9e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009aa2:	e758      	b.n	8009956 <_dtoa_r+0x73e>
 8009aa4:	9b04      	ldr	r3, [sp, #16]
 8009aa6:	1e5e      	subs	r6, r3, #1
 8009aa8:	9b08      	ldr	r3, [sp, #32]
 8009aaa:	42b3      	cmp	r3, r6
 8009aac:	bfbf      	itttt	lt
 8009aae:	9b08      	ldrlt	r3, [sp, #32]
 8009ab0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009ab2:	9608      	strlt	r6, [sp, #32]
 8009ab4:	1af3      	sublt	r3, r6, r3
 8009ab6:	bfb4      	ite	lt
 8009ab8:	18d2      	addlt	r2, r2, r3
 8009aba:	1b9e      	subge	r6, r3, r6
 8009abc:	9b04      	ldr	r3, [sp, #16]
 8009abe:	bfbc      	itt	lt
 8009ac0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009ac2:	2600      	movlt	r6, #0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	bfb7      	itett	lt
 8009ac8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009acc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009ad0:	1a9d      	sublt	r5, r3, r2
 8009ad2:	2300      	movlt	r3, #0
 8009ad4:	e741      	b.n	800995a <_dtoa_r+0x742>
 8009ad6:	9e08      	ldr	r6, [sp, #32]
 8009ad8:	9d05      	ldr	r5, [sp, #20]
 8009ada:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009adc:	e748      	b.n	8009970 <_dtoa_r+0x758>
 8009ade:	9a08      	ldr	r2, [sp, #32]
 8009ae0:	e770      	b.n	80099c4 <_dtoa_r+0x7ac>
 8009ae2:	9b07      	ldr	r3, [sp, #28]
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	dc19      	bgt.n	8009b1c <_dtoa_r+0x904>
 8009ae8:	9b02      	ldr	r3, [sp, #8]
 8009aea:	b9bb      	cbnz	r3, 8009b1c <_dtoa_r+0x904>
 8009aec:	9b03      	ldr	r3, [sp, #12]
 8009aee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009af2:	b99b      	cbnz	r3, 8009b1c <_dtoa_r+0x904>
 8009af4:	9b03      	ldr	r3, [sp, #12]
 8009af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009afa:	0d1b      	lsrs	r3, r3, #20
 8009afc:	051b      	lsls	r3, r3, #20
 8009afe:	b183      	cbz	r3, 8009b22 <_dtoa_r+0x90a>
 8009b00:	9b05      	ldr	r3, [sp, #20]
 8009b02:	3301      	adds	r3, #1
 8009b04:	9305      	str	r3, [sp, #20]
 8009b06:	9b06      	ldr	r3, [sp, #24]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	9306      	str	r3, [sp, #24]
 8009b0c:	f04f 0801 	mov.w	r8, #1
 8009b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f47f af6f 	bne.w	80099f6 <_dtoa_r+0x7de>
 8009b18:	2001      	movs	r0, #1
 8009b1a:	e774      	b.n	8009a06 <_dtoa_r+0x7ee>
 8009b1c:	f04f 0800 	mov.w	r8, #0
 8009b20:	e7f6      	b.n	8009b10 <_dtoa_r+0x8f8>
 8009b22:	4698      	mov	r8, r3
 8009b24:	e7f4      	b.n	8009b10 <_dtoa_r+0x8f8>
 8009b26:	d082      	beq.n	8009a2e <_dtoa_r+0x816>
 8009b28:	9a05      	ldr	r2, [sp, #20]
 8009b2a:	331c      	adds	r3, #28
 8009b2c:	441a      	add	r2, r3
 8009b2e:	9205      	str	r2, [sp, #20]
 8009b30:	9a06      	ldr	r2, [sp, #24]
 8009b32:	441a      	add	r2, r3
 8009b34:	441d      	add	r5, r3
 8009b36:	9206      	str	r2, [sp, #24]
 8009b38:	e779      	b.n	8009a2e <_dtoa_r+0x816>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	e7f4      	b.n	8009b28 <_dtoa_r+0x910>
 8009b3e:	9b04      	ldr	r3, [sp, #16]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	dc37      	bgt.n	8009bb4 <_dtoa_r+0x99c>
 8009b44:	9b07      	ldr	r3, [sp, #28]
 8009b46:	2b02      	cmp	r3, #2
 8009b48:	dd34      	ble.n	8009bb4 <_dtoa_r+0x99c>
 8009b4a:	9b04      	ldr	r3, [sp, #16]
 8009b4c:	9301      	str	r3, [sp, #4]
 8009b4e:	9b01      	ldr	r3, [sp, #4]
 8009b50:	b963      	cbnz	r3, 8009b6c <_dtoa_r+0x954>
 8009b52:	4631      	mov	r1, r6
 8009b54:	2205      	movs	r2, #5
 8009b56:	4620      	mov	r0, r4
 8009b58:	f000 f9fe 	bl	8009f58 <__multadd>
 8009b5c:	4601      	mov	r1, r0
 8009b5e:	4606      	mov	r6, r0
 8009b60:	4650      	mov	r0, sl
 8009b62:	f000 fc5d 	bl	800a420 <__mcmp>
 8009b66:	2800      	cmp	r0, #0
 8009b68:	f73f adbb 	bgt.w	80096e2 <_dtoa_r+0x4ca>
 8009b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b6e:	9d00      	ldr	r5, [sp, #0]
 8009b70:	ea6f 0b03 	mvn.w	fp, r3
 8009b74:	f04f 0800 	mov.w	r8, #0
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 f9ca 	bl	8009f14 <_Bfree>
 8009b80:	2f00      	cmp	r7, #0
 8009b82:	f43f aeab 	beq.w	80098dc <_dtoa_r+0x6c4>
 8009b86:	f1b8 0f00 	cmp.w	r8, #0
 8009b8a:	d005      	beq.n	8009b98 <_dtoa_r+0x980>
 8009b8c:	45b8      	cmp	r8, r7
 8009b8e:	d003      	beq.n	8009b98 <_dtoa_r+0x980>
 8009b90:	4641      	mov	r1, r8
 8009b92:	4620      	mov	r0, r4
 8009b94:	f000 f9be 	bl	8009f14 <_Bfree>
 8009b98:	4639      	mov	r1, r7
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	f000 f9ba 	bl	8009f14 <_Bfree>
 8009ba0:	e69c      	b.n	80098dc <_dtoa_r+0x6c4>
 8009ba2:	2600      	movs	r6, #0
 8009ba4:	4637      	mov	r7, r6
 8009ba6:	e7e1      	b.n	8009b6c <_dtoa_r+0x954>
 8009ba8:	46bb      	mov	fp, r7
 8009baa:	4637      	mov	r7, r6
 8009bac:	e599      	b.n	80096e2 <_dtoa_r+0x4ca>
 8009bae:	bf00      	nop
 8009bb0:	40240000 	.word	0x40240000
 8009bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	f000 80c8 	beq.w	8009d4c <_dtoa_r+0xb34>
 8009bbc:	9b04      	ldr	r3, [sp, #16]
 8009bbe:	9301      	str	r3, [sp, #4]
 8009bc0:	2d00      	cmp	r5, #0
 8009bc2:	dd05      	ble.n	8009bd0 <_dtoa_r+0x9b8>
 8009bc4:	4639      	mov	r1, r7
 8009bc6:	462a      	mov	r2, r5
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f000 fbbd 	bl	800a348 <__lshift>
 8009bce:	4607      	mov	r7, r0
 8009bd0:	f1b8 0f00 	cmp.w	r8, #0
 8009bd4:	d05b      	beq.n	8009c8e <_dtoa_r+0xa76>
 8009bd6:	6879      	ldr	r1, [r7, #4]
 8009bd8:	4620      	mov	r0, r4
 8009bda:	f000 f95b 	bl	8009e94 <_Balloc>
 8009bde:	4605      	mov	r5, r0
 8009be0:	b928      	cbnz	r0, 8009bee <_dtoa_r+0x9d6>
 8009be2:	4b83      	ldr	r3, [pc, #524]	; (8009df0 <_dtoa_r+0xbd8>)
 8009be4:	4602      	mov	r2, r0
 8009be6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009bea:	f7ff bb2e 	b.w	800924a <_dtoa_r+0x32>
 8009bee:	693a      	ldr	r2, [r7, #16]
 8009bf0:	3202      	adds	r2, #2
 8009bf2:	0092      	lsls	r2, r2, #2
 8009bf4:	f107 010c 	add.w	r1, r7, #12
 8009bf8:	300c      	adds	r0, #12
 8009bfa:	f001 fec1 	bl	800b980 <memcpy>
 8009bfe:	2201      	movs	r2, #1
 8009c00:	4629      	mov	r1, r5
 8009c02:	4620      	mov	r0, r4
 8009c04:	f000 fba0 	bl	800a348 <__lshift>
 8009c08:	9b00      	ldr	r3, [sp, #0]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	9304      	str	r3, [sp, #16]
 8009c0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c12:	4413      	add	r3, r2
 8009c14:	9308      	str	r3, [sp, #32]
 8009c16:	9b02      	ldr	r3, [sp, #8]
 8009c18:	f003 0301 	and.w	r3, r3, #1
 8009c1c:	46b8      	mov	r8, r7
 8009c1e:	9306      	str	r3, [sp, #24]
 8009c20:	4607      	mov	r7, r0
 8009c22:	9b04      	ldr	r3, [sp, #16]
 8009c24:	4631      	mov	r1, r6
 8009c26:	3b01      	subs	r3, #1
 8009c28:	4650      	mov	r0, sl
 8009c2a:	9301      	str	r3, [sp, #4]
 8009c2c:	f7ff fa6a 	bl	8009104 <quorem>
 8009c30:	4641      	mov	r1, r8
 8009c32:	9002      	str	r0, [sp, #8]
 8009c34:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c38:	4650      	mov	r0, sl
 8009c3a:	f000 fbf1 	bl	800a420 <__mcmp>
 8009c3e:	463a      	mov	r2, r7
 8009c40:	9005      	str	r0, [sp, #20]
 8009c42:	4631      	mov	r1, r6
 8009c44:	4620      	mov	r0, r4
 8009c46:	f000 fc07 	bl	800a458 <__mdiff>
 8009c4a:	68c2      	ldr	r2, [r0, #12]
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	bb02      	cbnz	r2, 8009c92 <_dtoa_r+0xa7a>
 8009c50:	4601      	mov	r1, r0
 8009c52:	4650      	mov	r0, sl
 8009c54:	f000 fbe4 	bl	800a420 <__mcmp>
 8009c58:	4602      	mov	r2, r0
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	9209      	str	r2, [sp, #36]	; 0x24
 8009c60:	f000 f958 	bl	8009f14 <_Bfree>
 8009c64:	9b07      	ldr	r3, [sp, #28]
 8009c66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c68:	9d04      	ldr	r5, [sp, #16]
 8009c6a:	ea43 0102 	orr.w	r1, r3, r2
 8009c6e:	9b06      	ldr	r3, [sp, #24]
 8009c70:	4319      	orrs	r1, r3
 8009c72:	d110      	bne.n	8009c96 <_dtoa_r+0xa7e>
 8009c74:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c78:	d029      	beq.n	8009cce <_dtoa_r+0xab6>
 8009c7a:	9b05      	ldr	r3, [sp, #20]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	dd02      	ble.n	8009c86 <_dtoa_r+0xa6e>
 8009c80:	9b02      	ldr	r3, [sp, #8]
 8009c82:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009c86:	9b01      	ldr	r3, [sp, #4]
 8009c88:	f883 9000 	strb.w	r9, [r3]
 8009c8c:	e774      	b.n	8009b78 <_dtoa_r+0x960>
 8009c8e:	4638      	mov	r0, r7
 8009c90:	e7ba      	b.n	8009c08 <_dtoa_r+0x9f0>
 8009c92:	2201      	movs	r2, #1
 8009c94:	e7e1      	b.n	8009c5a <_dtoa_r+0xa42>
 8009c96:	9b05      	ldr	r3, [sp, #20]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	db04      	blt.n	8009ca6 <_dtoa_r+0xa8e>
 8009c9c:	9907      	ldr	r1, [sp, #28]
 8009c9e:	430b      	orrs	r3, r1
 8009ca0:	9906      	ldr	r1, [sp, #24]
 8009ca2:	430b      	orrs	r3, r1
 8009ca4:	d120      	bne.n	8009ce8 <_dtoa_r+0xad0>
 8009ca6:	2a00      	cmp	r2, #0
 8009ca8:	dded      	ble.n	8009c86 <_dtoa_r+0xa6e>
 8009caa:	4651      	mov	r1, sl
 8009cac:	2201      	movs	r2, #1
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f000 fb4a 	bl	800a348 <__lshift>
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4682      	mov	sl, r0
 8009cb8:	f000 fbb2 	bl	800a420 <__mcmp>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	dc03      	bgt.n	8009cc8 <_dtoa_r+0xab0>
 8009cc0:	d1e1      	bne.n	8009c86 <_dtoa_r+0xa6e>
 8009cc2:	f019 0f01 	tst.w	r9, #1
 8009cc6:	d0de      	beq.n	8009c86 <_dtoa_r+0xa6e>
 8009cc8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009ccc:	d1d8      	bne.n	8009c80 <_dtoa_r+0xa68>
 8009cce:	9a01      	ldr	r2, [sp, #4]
 8009cd0:	2339      	movs	r3, #57	; 0x39
 8009cd2:	7013      	strb	r3, [r2, #0]
 8009cd4:	462b      	mov	r3, r5
 8009cd6:	461d      	mov	r5, r3
 8009cd8:	3b01      	subs	r3, #1
 8009cda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cde:	2a39      	cmp	r2, #57	; 0x39
 8009ce0:	d06c      	beq.n	8009dbc <_dtoa_r+0xba4>
 8009ce2:	3201      	adds	r2, #1
 8009ce4:	701a      	strb	r2, [r3, #0]
 8009ce6:	e747      	b.n	8009b78 <_dtoa_r+0x960>
 8009ce8:	2a00      	cmp	r2, #0
 8009cea:	dd07      	ble.n	8009cfc <_dtoa_r+0xae4>
 8009cec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009cf0:	d0ed      	beq.n	8009cce <_dtoa_r+0xab6>
 8009cf2:	9a01      	ldr	r2, [sp, #4]
 8009cf4:	f109 0301 	add.w	r3, r9, #1
 8009cf8:	7013      	strb	r3, [r2, #0]
 8009cfa:	e73d      	b.n	8009b78 <_dtoa_r+0x960>
 8009cfc:	9b04      	ldr	r3, [sp, #16]
 8009cfe:	9a08      	ldr	r2, [sp, #32]
 8009d00:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d043      	beq.n	8009d90 <_dtoa_r+0xb78>
 8009d08:	4651      	mov	r1, sl
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	220a      	movs	r2, #10
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f000 f922 	bl	8009f58 <__multadd>
 8009d14:	45b8      	cmp	r8, r7
 8009d16:	4682      	mov	sl, r0
 8009d18:	f04f 0300 	mov.w	r3, #0
 8009d1c:	f04f 020a 	mov.w	r2, #10
 8009d20:	4641      	mov	r1, r8
 8009d22:	4620      	mov	r0, r4
 8009d24:	d107      	bne.n	8009d36 <_dtoa_r+0xb1e>
 8009d26:	f000 f917 	bl	8009f58 <__multadd>
 8009d2a:	4680      	mov	r8, r0
 8009d2c:	4607      	mov	r7, r0
 8009d2e:	9b04      	ldr	r3, [sp, #16]
 8009d30:	3301      	adds	r3, #1
 8009d32:	9304      	str	r3, [sp, #16]
 8009d34:	e775      	b.n	8009c22 <_dtoa_r+0xa0a>
 8009d36:	f000 f90f 	bl	8009f58 <__multadd>
 8009d3a:	4639      	mov	r1, r7
 8009d3c:	4680      	mov	r8, r0
 8009d3e:	2300      	movs	r3, #0
 8009d40:	220a      	movs	r2, #10
 8009d42:	4620      	mov	r0, r4
 8009d44:	f000 f908 	bl	8009f58 <__multadd>
 8009d48:	4607      	mov	r7, r0
 8009d4a:	e7f0      	b.n	8009d2e <_dtoa_r+0xb16>
 8009d4c:	9b04      	ldr	r3, [sp, #16]
 8009d4e:	9301      	str	r3, [sp, #4]
 8009d50:	9d00      	ldr	r5, [sp, #0]
 8009d52:	4631      	mov	r1, r6
 8009d54:	4650      	mov	r0, sl
 8009d56:	f7ff f9d5 	bl	8009104 <quorem>
 8009d5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009d5e:	9b00      	ldr	r3, [sp, #0]
 8009d60:	f805 9b01 	strb.w	r9, [r5], #1
 8009d64:	1aea      	subs	r2, r5, r3
 8009d66:	9b01      	ldr	r3, [sp, #4]
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	dd07      	ble.n	8009d7c <_dtoa_r+0xb64>
 8009d6c:	4651      	mov	r1, sl
 8009d6e:	2300      	movs	r3, #0
 8009d70:	220a      	movs	r2, #10
 8009d72:	4620      	mov	r0, r4
 8009d74:	f000 f8f0 	bl	8009f58 <__multadd>
 8009d78:	4682      	mov	sl, r0
 8009d7a:	e7ea      	b.n	8009d52 <_dtoa_r+0xb3a>
 8009d7c:	9b01      	ldr	r3, [sp, #4]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	bfc8      	it	gt
 8009d82:	461d      	movgt	r5, r3
 8009d84:	9b00      	ldr	r3, [sp, #0]
 8009d86:	bfd8      	it	le
 8009d88:	2501      	movle	r5, #1
 8009d8a:	441d      	add	r5, r3
 8009d8c:	f04f 0800 	mov.w	r8, #0
 8009d90:	4651      	mov	r1, sl
 8009d92:	2201      	movs	r2, #1
 8009d94:	4620      	mov	r0, r4
 8009d96:	f000 fad7 	bl	800a348 <__lshift>
 8009d9a:	4631      	mov	r1, r6
 8009d9c:	4682      	mov	sl, r0
 8009d9e:	f000 fb3f 	bl	800a420 <__mcmp>
 8009da2:	2800      	cmp	r0, #0
 8009da4:	dc96      	bgt.n	8009cd4 <_dtoa_r+0xabc>
 8009da6:	d102      	bne.n	8009dae <_dtoa_r+0xb96>
 8009da8:	f019 0f01 	tst.w	r9, #1
 8009dac:	d192      	bne.n	8009cd4 <_dtoa_r+0xabc>
 8009dae:	462b      	mov	r3, r5
 8009db0:	461d      	mov	r5, r3
 8009db2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009db6:	2a30      	cmp	r2, #48	; 0x30
 8009db8:	d0fa      	beq.n	8009db0 <_dtoa_r+0xb98>
 8009dba:	e6dd      	b.n	8009b78 <_dtoa_r+0x960>
 8009dbc:	9a00      	ldr	r2, [sp, #0]
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d189      	bne.n	8009cd6 <_dtoa_r+0xabe>
 8009dc2:	f10b 0b01 	add.w	fp, fp, #1
 8009dc6:	2331      	movs	r3, #49	; 0x31
 8009dc8:	e796      	b.n	8009cf8 <_dtoa_r+0xae0>
 8009dca:	4b0a      	ldr	r3, [pc, #40]	; (8009df4 <_dtoa_r+0xbdc>)
 8009dcc:	f7ff ba99 	b.w	8009302 <_dtoa_r+0xea>
 8009dd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	f47f aa6d 	bne.w	80092b2 <_dtoa_r+0x9a>
 8009dd8:	4b07      	ldr	r3, [pc, #28]	; (8009df8 <_dtoa_r+0xbe0>)
 8009dda:	f7ff ba92 	b.w	8009302 <_dtoa_r+0xea>
 8009dde:	9b01      	ldr	r3, [sp, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	dcb5      	bgt.n	8009d50 <_dtoa_r+0xb38>
 8009de4:	9b07      	ldr	r3, [sp, #28]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	f73f aeb1 	bgt.w	8009b4e <_dtoa_r+0x936>
 8009dec:	e7b0      	b.n	8009d50 <_dtoa_r+0xb38>
 8009dee:	bf00      	nop
 8009df0:	0800e875 	.word	0x0800e875
 8009df4:	0800e7d0 	.word	0x0800e7d0
 8009df8:	0800e7f9 	.word	0x0800e7f9

08009dfc <_free_r>:
 8009dfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dfe:	2900      	cmp	r1, #0
 8009e00:	d044      	beq.n	8009e8c <_free_r+0x90>
 8009e02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e06:	9001      	str	r0, [sp, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	f1a1 0404 	sub.w	r4, r1, #4
 8009e0e:	bfb8      	it	lt
 8009e10:	18e4      	addlt	r4, r4, r3
 8009e12:	f7fe f939 	bl	8008088 <__malloc_lock>
 8009e16:	4a1e      	ldr	r2, [pc, #120]	; (8009e90 <_free_r+0x94>)
 8009e18:	9801      	ldr	r0, [sp, #4]
 8009e1a:	6813      	ldr	r3, [r2, #0]
 8009e1c:	b933      	cbnz	r3, 8009e2c <_free_r+0x30>
 8009e1e:	6063      	str	r3, [r4, #4]
 8009e20:	6014      	str	r4, [r2, #0]
 8009e22:	b003      	add	sp, #12
 8009e24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e28:	f7fe b934 	b.w	8008094 <__malloc_unlock>
 8009e2c:	42a3      	cmp	r3, r4
 8009e2e:	d908      	bls.n	8009e42 <_free_r+0x46>
 8009e30:	6825      	ldr	r5, [r4, #0]
 8009e32:	1961      	adds	r1, r4, r5
 8009e34:	428b      	cmp	r3, r1
 8009e36:	bf01      	itttt	eq
 8009e38:	6819      	ldreq	r1, [r3, #0]
 8009e3a:	685b      	ldreq	r3, [r3, #4]
 8009e3c:	1949      	addeq	r1, r1, r5
 8009e3e:	6021      	streq	r1, [r4, #0]
 8009e40:	e7ed      	b.n	8009e1e <_free_r+0x22>
 8009e42:	461a      	mov	r2, r3
 8009e44:	685b      	ldr	r3, [r3, #4]
 8009e46:	b10b      	cbz	r3, 8009e4c <_free_r+0x50>
 8009e48:	42a3      	cmp	r3, r4
 8009e4a:	d9fa      	bls.n	8009e42 <_free_r+0x46>
 8009e4c:	6811      	ldr	r1, [r2, #0]
 8009e4e:	1855      	adds	r5, r2, r1
 8009e50:	42a5      	cmp	r5, r4
 8009e52:	d10b      	bne.n	8009e6c <_free_r+0x70>
 8009e54:	6824      	ldr	r4, [r4, #0]
 8009e56:	4421      	add	r1, r4
 8009e58:	1854      	adds	r4, r2, r1
 8009e5a:	42a3      	cmp	r3, r4
 8009e5c:	6011      	str	r1, [r2, #0]
 8009e5e:	d1e0      	bne.n	8009e22 <_free_r+0x26>
 8009e60:	681c      	ldr	r4, [r3, #0]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	6053      	str	r3, [r2, #4]
 8009e66:	440c      	add	r4, r1
 8009e68:	6014      	str	r4, [r2, #0]
 8009e6a:	e7da      	b.n	8009e22 <_free_r+0x26>
 8009e6c:	d902      	bls.n	8009e74 <_free_r+0x78>
 8009e6e:	230c      	movs	r3, #12
 8009e70:	6003      	str	r3, [r0, #0]
 8009e72:	e7d6      	b.n	8009e22 <_free_r+0x26>
 8009e74:	6825      	ldr	r5, [r4, #0]
 8009e76:	1961      	adds	r1, r4, r5
 8009e78:	428b      	cmp	r3, r1
 8009e7a:	bf04      	itt	eq
 8009e7c:	6819      	ldreq	r1, [r3, #0]
 8009e7e:	685b      	ldreq	r3, [r3, #4]
 8009e80:	6063      	str	r3, [r4, #4]
 8009e82:	bf04      	itt	eq
 8009e84:	1949      	addeq	r1, r1, r5
 8009e86:	6021      	streq	r1, [r4, #0]
 8009e88:	6054      	str	r4, [r2, #4]
 8009e8a:	e7ca      	b.n	8009e22 <_free_r+0x26>
 8009e8c:	b003      	add	sp, #12
 8009e8e:	bd30      	pop	{r4, r5, pc}
 8009e90:	200008b4 	.word	0x200008b4

08009e94 <_Balloc>:
 8009e94:	b570      	push	{r4, r5, r6, lr}
 8009e96:	69c6      	ldr	r6, [r0, #28]
 8009e98:	4604      	mov	r4, r0
 8009e9a:	460d      	mov	r5, r1
 8009e9c:	b976      	cbnz	r6, 8009ebc <_Balloc+0x28>
 8009e9e:	2010      	movs	r0, #16
 8009ea0:	f7fe f842 	bl	8007f28 <malloc>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	61e0      	str	r0, [r4, #28]
 8009ea8:	b920      	cbnz	r0, 8009eb4 <_Balloc+0x20>
 8009eaa:	4b18      	ldr	r3, [pc, #96]	; (8009f0c <_Balloc+0x78>)
 8009eac:	4818      	ldr	r0, [pc, #96]	; (8009f10 <_Balloc+0x7c>)
 8009eae:	216b      	movs	r1, #107	; 0x6b
 8009eb0:	f001 fd7e 	bl	800b9b0 <__assert_func>
 8009eb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009eb8:	6006      	str	r6, [r0, #0]
 8009eba:	60c6      	str	r6, [r0, #12]
 8009ebc:	69e6      	ldr	r6, [r4, #28]
 8009ebe:	68f3      	ldr	r3, [r6, #12]
 8009ec0:	b183      	cbz	r3, 8009ee4 <_Balloc+0x50>
 8009ec2:	69e3      	ldr	r3, [r4, #28]
 8009ec4:	68db      	ldr	r3, [r3, #12]
 8009ec6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009eca:	b9b8      	cbnz	r0, 8009efc <_Balloc+0x68>
 8009ecc:	2101      	movs	r1, #1
 8009ece:	fa01 f605 	lsl.w	r6, r1, r5
 8009ed2:	1d72      	adds	r2, r6, #5
 8009ed4:	0092      	lsls	r2, r2, #2
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	f001 fd88 	bl	800b9ec <_calloc_r>
 8009edc:	b160      	cbz	r0, 8009ef8 <_Balloc+0x64>
 8009ede:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ee2:	e00e      	b.n	8009f02 <_Balloc+0x6e>
 8009ee4:	2221      	movs	r2, #33	; 0x21
 8009ee6:	2104      	movs	r1, #4
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f001 fd7f 	bl	800b9ec <_calloc_r>
 8009eee:	69e3      	ldr	r3, [r4, #28]
 8009ef0:	60f0      	str	r0, [r6, #12]
 8009ef2:	68db      	ldr	r3, [r3, #12]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e4      	bne.n	8009ec2 <_Balloc+0x2e>
 8009ef8:	2000      	movs	r0, #0
 8009efa:	bd70      	pop	{r4, r5, r6, pc}
 8009efc:	6802      	ldr	r2, [r0, #0]
 8009efe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f02:	2300      	movs	r3, #0
 8009f04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f08:	e7f7      	b.n	8009efa <_Balloc+0x66>
 8009f0a:	bf00      	nop
 8009f0c:	0800e806 	.word	0x0800e806
 8009f10:	0800e886 	.word	0x0800e886

08009f14 <_Bfree>:
 8009f14:	b570      	push	{r4, r5, r6, lr}
 8009f16:	69c6      	ldr	r6, [r0, #28]
 8009f18:	4605      	mov	r5, r0
 8009f1a:	460c      	mov	r4, r1
 8009f1c:	b976      	cbnz	r6, 8009f3c <_Bfree+0x28>
 8009f1e:	2010      	movs	r0, #16
 8009f20:	f7fe f802 	bl	8007f28 <malloc>
 8009f24:	4602      	mov	r2, r0
 8009f26:	61e8      	str	r0, [r5, #28]
 8009f28:	b920      	cbnz	r0, 8009f34 <_Bfree+0x20>
 8009f2a:	4b09      	ldr	r3, [pc, #36]	; (8009f50 <_Bfree+0x3c>)
 8009f2c:	4809      	ldr	r0, [pc, #36]	; (8009f54 <_Bfree+0x40>)
 8009f2e:	218f      	movs	r1, #143	; 0x8f
 8009f30:	f001 fd3e 	bl	800b9b0 <__assert_func>
 8009f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f38:	6006      	str	r6, [r0, #0]
 8009f3a:	60c6      	str	r6, [r0, #12]
 8009f3c:	b13c      	cbz	r4, 8009f4e <_Bfree+0x3a>
 8009f3e:	69eb      	ldr	r3, [r5, #28]
 8009f40:	6862      	ldr	r2, [r4, #4]
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f48:	6021      	str	r1, [r4, #0]
 8009f4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f4e:	bd70      	pop	{r4, r5, r6, pc}
 8009f50:	0800e806 	.word	0x0800e806
 8009f54:	0800e886 	.word	0x0800e886

08009f58 <__multadd>:
 8009f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5c:	690d      	ldr	r5, [r1, #16]
 8009f5e:	4607      	mov	r7, r0
 8009f60:	460c      	mov	r4, r1
 8009f62:	461e      	mov	r6, r3
 8009f64:	f101 0c14 	add.w	ip, r1, #20
 8009f68:	2000      	movs	r0, #0
 8009f6a:	f8dc 3000 	ldr.w	r3, [ip]
 8009f6e:	b299      	uxth	r1, r3
 8009f70:	fb02 6101 	mla	r1, r2, r1, r6
 8009f74:	0c1e      	lsrs	r6, r3, #16
 8009f76:	0c0b      	lsrs	r3, r1, #16
 8009f78:	fb02 3306 	mla	r3, r2, r6, r3
 8009f7c:	b289      	uxth	r1, r1
 8009f7e:	3001      	adds	r0, #1
 8009f80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f84:	4285      	cmp	r5, r0
 8009f86:	f84c 1b04 	str.w	r1, [ip], #4
 8009f8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f8e:	dcec      	bgt.n	8009f6a <__multadd+0x12>
 8009f90:	b30e      	cbz	r6, 8009fd6 <__multadd+0x7e>
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	42ab      	cmp	r3, r5
 8009f96:	dc19      	bgt.n	8009fcc <__multadd+0x74>
 8009f98:	6861      	ldr	r1, [r4, #4]
 8009f9a:	4638      	mov	r0, r7
 8009f9c:	3101      	adds	r1, #1
 8009f9e:	f7ff ff79 	bl	8009e94 <_Balloc>
 8009fa2:	4680      	mov	r8, r0
 8009fa4:	b928      	cbnz	r0, 8009fb2 <__multadd+0x5a>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	4b0c      	ldr	r3, [pc, #48]	; (8009fdc <__multadd+0x84>)
 8009faa:	480d      	ldr	r0, [pc, #52]	; (8009fe0 <__multadd+0x88>)
 8009fac:	21ba      	movs	r1, #186	; 0xba
 8009fae:	f001 fcff 	bl	800b9b0 <__assert_func>
 8009fb2:	6922      	ldr	r2, [r4, #16]
 8009fb4:	3202      	adds	r2, #2
 8009fb6:	f104 010c 	add.w	r1, r4, #12
 8009fba:	0092      	lsls	r2, r2, #2
 8009fbc:	300c      	adds	r0, #12
 8009fbe:	f001 fcdf 	bl	800b980 <memcpy>
 8009fc2:	4621      	mov	r1, r4
 8009fc4:	4638      	mov	r0, r7
 8009fc6:	f7ff ffa5 	bl	8009f14 <_Bfree>
 8009fca:	4644      	mov	r4, r8
 8009fcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009fd0:	3501      	adds	r5, #1
 8009fd2:	615e      	str	r6, [r3, #20]
 8009fd4:	6125      	str	r5, [r4, #16]
 8009fd6:	4620      	mov	r0, r4
 8009fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fdc:	0800e875 	.word	0x0800e875
 8009fe0:	0800e886 	.word	0x0800e886

08009fe4 <__s2b>:
 8009fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fe8:	460c      	mov	r4, r1
 8009fea:	4615      	mov	r5, r2
 8009fec:	461f      	mov	r7, r3
 8009fee:	2209      	movs	r2, #9
 8009ff0:	3308      	adds	r3, #8
 8009ff2:	4606      	mov	r6, r0
 8009ff4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	2201      	movs	r2, #1
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	db09      	blt.n	800a014 <__s2b+0x30>
 800a000:	4630      	mov	r0, r6
 800a002:	f7ff ff47 	bl	8009e94 <_Balloc>
 800a006:	b940      	cbnz	r0, 800a01a <__s2b+0x36>
 800a008:	4602      	mov	r2, r0
 800a00a:	4b19      	ldr	r3, [pc, #100]	; (800a070 <__s2b+0x8c>)
 800a00c:	4819      	ldr	r0, [pc, #100]	; (800a074 <__s2b+0x90>)
 800a00e:	21d3      	movs	r1, #211	; 0xd3
 800a010:	f001 fcce 	bl	800b9b0 <__assert_func>
 800a014:	0052      	lsls	r2, r2, #1
 800a016:	3101      	adds	r1, #1
 800a018:	e7f0      	b.n	8009ffc <__s2b+0x18>
 800a01a:	9b08      	ldr	r3, [sp, #32]
 800a01c:	6143      	str	r3, [r0, #20]
 800a01e:	2d09      	cmp	r5, #9
 800a020:	f04f 0301 	mov.w	r3, #1
 800a024:	6103      	str	r3, [r0, #16]
 800a026:	dd16      	ble.n	800a056 <__s2b+0x72>
 800a028:	f104 0909 	add.w	r9, r4, #9
 800a02c:	46c8      	mov	r8, r9
 800a02e:	442c      	add	r4, r5
 800a030:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a034:	4601      	mov	r1, r0
 800a036:	3b30      	subs	r3, #48	; 0x30
 800a038:	220a      	movs	r2, #10
 800a03a:	4630      	mov	r0, r6
 800a03c:	f7ff ff8c 	bl	8009f58 <__multadd>
 800a040:	45a0      	cmp	r8, r4
 800a042:	d1f5      	bne.n	800a030 <__s2b+0x4c>
 800a044:	f1a5 0408 	sub.w	r4, r5, #8
 800a048:	444c      	add	r4, r9
 800a04a:	1b2d      	subs	r5, r5, r4
 800a04c:	1963      	adds	r3, r4, r5
 800a04e:	42bb      	cmp	r3, r7
 800a050:	db04      	blt.n	800a05c <__s2b+0x78>
 800a052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a056:	340a      	adds	r4, #10
 800a058:	2509      	movs	r5, #9
 800a05a:	e7f6      	b.n	800a04a <__s2b+0x66>
 800a05c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a060:	4601      	mov	r1, r0
 800a062:	3b30      	subs	r3, #48	; 0x30
 800a064:	220a      	movs	r2, #10
 800a066:	4630      	mov	r0, r6
 800a068:	f7ff ff76 	bl	8009f58 <__multadd>
 800a06c:	e7ee      	b.n	800a04c <__s2b+0x68>
 800a06e:	bf00      	nop
 800a070:	0800e875 	.word	0x0800e875
 800a074:	0800e886 	.word	0x0800e886

0800a078 <__hi0bits>:
 800a078:	0c03      	lsrs	r3, r0, #16
 800a07a:	041b      	lsls	r3, r3, #16
 800a07c:	b9d3      	cbnz	r3, 800a0b4 <__hi0bits+0x3c>
 800a07e:	0400      	lsls	r0, r0, #16
 800a080:	2310      	movs	r3, #16
 800a082:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a086:	bf04      	itt	eq
 800a088:	0200      	lsleq	r0, r0, #8
 800a08a:	3308      	addeq	r3, #8
 800a08c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a090:	bf04      	itt	eq
 800a092:	0100      	lsleq	r0, r0, #4
 800a094:	3304      	addeq	r3, #4
 800a096:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a09a:	bf04      	itt	eq
 800a09c:	0080      	lsleq	r0, r0, #2
 800a09e:	3302      	addeq	r3, #2
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	db05      	blt.n	800a0b0 <__hi0bits+0x38>
 800a0a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a0a8:	f103 0301 	add.w	r3, r3, #1
 800a0ac:	bf08      	it	eq
 800a0ae:	2320      	moveq	r3, #32
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	4770      	bx	lr
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	e7e4      	b.n	800a082 <__hi0bits+0xa>

0800a0b8 <__lo0bits>:
 800a0b8:	6803      	ldr	r3, [r0, #0]
 800a0ba:	f013 0207 	ands.w	r2, r3, #7
 800a0be:	d00c      	beq.n	800a0da <__lo0bits+0x22>
 800a0c0:	07d9      	lsls	r1, r3, #31
 800a0c2:	d422      	bmi.n	800a10a <__lo0bits+0x52>
 800a0c4:	079a      	lsls	r2, r3, #30
 800a0c6:	bf49      	itett	mi
 800a0c8:	085b      	lsrmi	r3, r3, #1
 800a0ca:	089b      	lsrpl	r3, r3, #2
 800a0cc:	6003      	strmi	r3, [r0, #0]
 800a0ce:	2201      	movmi	r2, #1
 800a0d0:	bf5c      	itt	pl
 800a0d2:	6003      	strpl	r3, [r0, #0]
 800a0d4:	2202      	movpl	r2, #2
 800a0d6:	4610      	mov	r0, r2
 800a0d8:	4770      	bx	lr
 800a0da:	b299      	uxth	r1, r3
 800a0dc:	b909      	cbnz	r1, 800a0e2 <__lo0bits+0x2a>
 800a0de:	0c1b      	lsrs	r3, r3, #16
 800a0e0:	2210      	movs	r2, #16
 800a0e2:	b2d9      	uxtb	r1, r3
 800a0e4:	b909      	cbnz	r1, 800a0ea <__lo0bits+0x32>
 800a0e6:	3208      	adds	r2, #8
 800a0e8:	0a1b      	lsrs	r3, r3, #8
 800a0ea:	0719      	lsls	r1, r3, #28
 800a0ec:	bf04      	itt	eq
 800a0ee:	091b      	lsreq	r3, r3, #4
 800a0f0:	3204      	addeq	r2, #4
 800a0f2:	0799      	lsls	r1, r3, #30
 800a0f4:	bf04      	itt	eq
 800a0f6:	089b      	lsreq	r3, r3, #2
 800a0f8:	3202      	addeq	r2, #2
 800a0fa:	07d9      	lsls	r1, r3, #31
 800a0fc:	d403      	bmi.n	800a106 <__lo0bits+0x4e>
 800a0fe:	085b      	lsrs	r3, r3, #1
 800a100:	f102 0201 	add.w	r2, r2, #1
 800a104:	d003      	beq.n	800a10e <__lo0bits+0x56>
 800a106:	6003      	str	r3, [r0, #0]
 800a108:	e7e5      	b.n	800a0d6 <__lo0bits+0x1e>
 800a10a:	2200      	movs	r2, #0
 800a10c:	e7e3      	b.n	800a0d6 <__lo0bits+0x1e>
 800a10e:	2220      	movs	r2, #32
 800a110:	e7e1      	b.n	800a0d6 <__lo0bits+0x1e>
	...

0800a114 <__i2b>:
 800a114:	b510      	push	{r4, lr}
 800a116:	460c      	mov	r4, r1
 800a118:	2101      	movs	r1, #1
 800a11a:	f7ff febb 	bl	8009e94 <_Balloc>
 800a11e:	4602      	mov	r2, r0
 800a120:	b928      	cbnz	r0, 800a12e <__i2b+0x1a>
 800a122:	4b05      	ldr	r3, [pc, #20]	; (800a138 <__i2b+0x24>)
 800a124:	4805      	ldr	r0, [pc, #20]	; (800a13c <__i2b+0x28>)
 800a126:	f240 1145 	movw	r1, #325	; 0x145
 800a12a:	f001 fc41 	bl	800b9b0 <__assert_func>
 800a12e:	2301      	movs	r3, #1
 800a130:	6144      	str	r4, [r0, #20]
 800a132:	6103      	str	r3, [r0, #16]
 800a134:	bd10      	pop	{r4, pc}
 800a136:	bf00      	nop
 800a138:	0800e875 	.word	0x0800e875
 800a13c:	0800e886 	.word	0x0800e886

0800a140 <__multiply>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	4691      	mov	r9, r2
 800a146:	690a      	ldr	r2, [r1, #16]
 800a148:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	bfb8      	it	lt
 800a150:	460b      	movlt	r3, r1
 800a152:	460c      	mov	r4, r1
 800a154:	bfbc      	itt	lt
 800a156:	464c      	movlt	r4, r9
 800a158:	4699      	movlt	r9, r3
 800a15a:	6927      	ldr	r7, [r4, #16]
 800a15c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a160:	68a3      	ldr	r3, [r4, #8]
 800a162:	6861      	ldr	r1, [r4, #4]
 800a164:	eb07 060a 	add.w	r6, r7, sl
 800a168:	42b3      	cmp	r3, r6
 800a16a:	b085      	sub	sp, #20
 800a16c:	bfb8      	it	lt
 800a16e:	3101      	addlt	r1, #1
 800a170:	f7ff fe90 	bl	8009e94 <_Balloc>
 800a174:	b930      	cbnz	r0, 800a184 <__multiply+0x44>
 800a176:	4602      	mov	r2, r0
 800a178:	4b44      	ldr	r3, [pc, #272]	; (800a28c <__multiply+0x14c>)
 800a17a:	4845      	ldr	r0, [pc, #276]	; (800a290 <__multiply+0x150>)
 800a17c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a180:	f001 fc16 	bl	800b9b0 <__assert_func>
 800a184:	f100 0514 	add.w	r5, r0, #20
 800a188:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a18c:	462b      	mov	r3, r5
 800a18e:	2200      	movs	r2, #0
 800a190:	4543      	cmp	r3, r8
 800a192:	d321      	bcc.n	800a1d8 <__multiply+0x98>
 800a194:	f104 0314 	add.w	r3, r4, #20
 800a198:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a19c:	f109 0314 	add.w	r3, r9, #20
 800a1a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a1a4:	9202      	str	r2, [sp, #8]
 800a1a6:	1b3a      	subs	r2, r7, r4
 800a1a8:	3a15      	subs	r2, #21
 800a1aa:	f022 0203 	bic.w	r2, r2, #3
 800a1ae:	3204      	adds	r2, #4
 800a1b0:	f104 0115 	add.w	r1, r4, #21
 800a1b4:	428f      	cmp	r7, r1
 800a1b6:	bf38      	it	cc
 800a1b8:	2204      	movcc	r2, #4
 800a1ba:	9201      	str	r2, [sp, #4]
 800a1bc:	9a02      	ldr	r2, [sp, #8]
 800a1be:	9303      	str	r3, [sp, #12]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d80c      	bhi.n	800a1de <__multiply+0x9e>
 800a1c4:	2e00      	cmp	r6, #0
 800a1c6:	dd03      	ble.n	800a1d0 <__multiply+0x90>
 800a1c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d05b      	beq.n	800a288 <__multiply+0x148>
 800a1d0:	6106      	str	r6, [r0, #16]
 800a1d2:	b005      	add	sp, #20
 800a1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d8:	f843 2b04 	str.w	r2, [r3], #4
 800a1dc:	e7d8      	b.n	800a190 <__multiply+0x50>
 800a1de:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1e2:	f1ba 0f00 	cmp.w	sl, #0
 800a1e6:	d024      	beq.n	800a232 <__multiply+0xf2>
 800a1e8:	f104 0e14 	add.w	lr, r4, #20
 800a1ec:	46a9      	mov	r9, r5
 800a1ee:	f04f 0c00 	mov.w	ip, #0
 800a1f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a1f6:	f8d9 1000 	ldr.w	r1, [r9]
 800a1fa:	fa1f fb82 	uxth.w	fp, r2
 800a1fe:	b289      	uxth	r1, r1
 800a200:	fb0a 110b 	mla	r1, sl, fp, r1
 800a204:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a208:	f8d9 2000 	ldr.w	r2, [r9]
 800a20c:	4461      	add	r1, ip
 800a20e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a212:	fb0a c20b 	mla	r2, sl, fp, ip
 800a216:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a21a:	b289      	uxth	r1, r1
 800a21c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a220:	4577      	cmp	r7, lr
 800a222:	f849 1b04 	str.w	r1, [r9], #4
 800a226:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a22a:	d8e2      	bhi.n	800a1f2 <__multiply+0xb2>
 800a22c:	9a01      	ldr	r2, [sp, #4]
 800a22e:	f845 c002 	str.w	ip, [r5, r2]
 800a232:	9a03      	ldr	r2, [sp, #12]
 800a234:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a238:	3304      	adds	r3, #4
 800a23a:	f1b9 0f00 	cmp.w	r9, #0
 800a23e:	d021      	beq.n	800a284 <__multiply+0x144>
 800a240:	6829      	ldr	r1, [r5, #0]
 800a242:	f104 0c14 	add.w	ip, r4, #20
 800a246:	46ae      	mov	lr, r5
 800a248:	f04f 0a00 	mov.w	sl, #0
 800a24c:	f8bc b000 	ldrh.w	fp, [ip]
 800a250:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a254:	fb09 220b 	mla	r2, r9, fp, r2
 800a258:	4452      	add	r2, sl
 800a25a:	b289      	uxth	r1, r1
 800a25c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a260:	f84e 1b04 	str.w	r1, [lr], #4
 800a264:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a268:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a26c:	f8be 1000 	ldrh.w	r1, [lr]
 800a270:	fb09 110a 	mla	r1, r9, sl, r1
 800a274:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a278:	4567      	cmp	r7, ip
 800a27a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a27e:	d8e5      	bhi.n	800a24c <__multiply+0x10c>
 800a280:	9a01      	ldr	r2, [sp, #4]
 800a282:	50a9      	str	r1, [r5, r2]
 800a284:	3504      	adds	r5, #4
 800a286:	e799      	b.n	800a1bc <__multiply+0x7c>
 800a288:	3e01      	subs	r6, #1
 800a28a:	e79b      	b.n	800a1c4 <__multiply+0x84>
 800a28c:	0800e875 	.word	0x0800e875
 800a290:	0800e886 	.word	0x0800e886

0800a294 <__pow5mult>:
 800a294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a298:	4615      	mov	r5, r2
 800a29a:	f012 0203 	ands.w	r2, r2, #3
 800a29e:	4606      	mov	r6, r0
 800a2a0:	460f      	mov	r7, r1
 800a2a2:	d007      	beq.n	800a2b4 <__pow5mult+0x20>
 800a2a4:	4c25      	ldr	r4, [pc, #148]	; (800a33c <__pow5mult+0xa8>)
 800a2a6:	3a01      	subs	r2, #1
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2ae:	f7ff fe53 	bl	8009f58 <__multadd>
 800a2b2:	4607      	mov	r7, r0
 800a2b4:	10ad      	asrs	r5, r5, #2
 800a2b6:	d03d      	beq.n	800a334 <__pow5mult+0xa0>
 800a2b8:	69f4      	ldr	r4, [r6, #28]
 800a2ba:	b97c      	cbnz	r4, 800a2dc <__pow5mult+0x48>
 800a2bc:	2010      	movs	r0, #16
 800a2be:	f7fd fe33 	bl	8007f28 <malloc>
 800a2c2:	4602      	mov	r2, r0
 800a2c4:	61f0      	str	r0, [r6, #28]
 800a2c6:	b928      	cbnz	r0, 800a2d4 <__pow5mult+0x40>
 800a2c8:	4b1d      	ldr	r3, [pc, #116]	; (800a340 <__pow5mult+0xac>)
 800a2ca:	481e      	ldr	r0, [pc, #120]	; (800a344 <__pow5mult+0xb0>)
 800a2cc:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a2d0:	f001 fb6e 	bl	800b9b0 <__assert_func>
 800a2d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2d8:	6004      	str	r4, [r0, #0]
 800a2da:	60c4      	str	r4, [r0, #12]
 800a2dc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a2e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2e4:	b94c      	cbnz	r4, 800a2fa <__pow5mult+0x66>
 800a2e6:	f240 2171 	movw	r1, #625	; 0x271
 800a2ea:	4630      	mov	r0, r6
 800a2ec:	f7ff ff12 	bl	800a114 <__i2b>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	6003      	str	r3, [r0, #0]
 800a2fa:	f04f 0900 	mov.w	r9, #0
 800a2fe:	07eb      	lsls	r3, r5, #31
 800a300:	d50a      	bpl.n	800a318 <__pow5mult+0x84>
 800a302:	4639      	mov	r1, r7
 800a304:	4622      	mov	r2, r4
 800a306:	4630      	mov	r0, r6
 800a308:	f7ff ff1a 	bl	800a140 <__multiply>
 800a30c:	4639      	mov	r1, r7
 800a30e:	4680      	mov	r8, r0
 800a310:	4630      	mov	r0, r6
 800a312:	f7ff fdff 	bl	8009f14 <_Bfree>
 800a316:	4647      	mov	r7, r8
 800a318:	106d      	asrs	r5, r5, #1
 800a31a:	d00b      	beq.n	800a334 <__pow5mult+0xa0>
 800a31c:	6820      	ldr	r0, [r4, #0]
 800a31e:	b938      	cbnz	r0, 800a330 <__pow5mult+0x9c>
 800a320:	4622      	mov	r2, r4
 800a322:	4621      	mov	r1, r4
 800a324:	4630      	mov	r0, r6
 800a326:	f7ff ff0b 	bl	800a140 <__multiply>
 800a32a:	6020      	str	r0, [r4, #0]
 800a32c:	f8c0 9000 	str.w	r9, [r0]
 800a330:	4604      	mov	r4, r0
 800a332:	e7e4      	b.n	800a2fe <__pow5mult+0x6a>
 800a334:	4638      	mov	r0, r7
 800a336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a33a:	bf00      	nop
 800a33c:	0800e9d0 	.word	0x0800e9d0
 800a340:	0800e806 	.word	0x0800e806
 800a344:	0800e886 	.word	0x0800e886

0800a348 <__lshift>:
 800a348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a34c:	460c      	mov	r4, r1
 800a34e:	6849      	ldr	r1, [r1, #4]
 800a350:	6923      	ldr	r3, [r4, #16]
 800a352:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a356:	68a3      	ldr	r3, [r4, #8]
 800a358:	4607      	mov	r7, r0
 800a35a:	4691      	mov	r9, r2
 800a35c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a360:	f108 0601 	add.w	r6, r8, #1
 800a364:	42b3      	cmp	r3, r6
 800a366:	db0b      	blt.n	800a380 <__lshift+0x38>
 800a368:	4638      	mov	r0, r7
 800a36a:	f7ff fd93 	bl	8009e94 <_Balloc>
 800a36e:	4605      	mov	r5, r0
 800a370:	b948      	cbnz	r0, 800a386 <__lshift+0x3e>
 800a372:	4602      	mov	r2, r0
 800a374:	4b28      	ldr	r3, [pc, #160]	; (800a418 <__lshift+0xd0>)
 800a376:	4829      	ldr	r0, [pc, #164]	; (800a41c <__lshift+0xd4>)
 800a378:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a37c:	f001 fb18 	bl	800b9b0 <__assert_func>
 800a380:	3101      	adds	r1, #1
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	e7ee      	b.n	800a364 <__lshift+0x1c>
 800a386:	2300      	movs	r3, #0
 800a388:	f100 0114 	add.w	r1, r0, #20
 800a38c:	f100 0210 	add.w	r2, r0, #16
 800a390:	4618      	mov	r0, r3
 800a392:	4553      	cmp	r3, sl
 800a394:	db33      	blt.n	800a3fe <__lshift+0xb6>
 800a396:	6920      	ldr	r0, [r4, #16]
 800a398:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a39c:	f104 0314 	add.w	r3, r4, #20
 800a3a0:	f019 091f 	ands.w	r9, r9, #31
 800a3a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3ac:	d02b      	beq.n	800a406 <__lshift+0xbe>
 800a3ae:	f1c9 0e20 	rsb	lr, r9, #32
 800a3b2:	468a      	mov	sl, r1
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	6818      	ldr	r0, [r3, #0]
 800a3b8:	fa00 f009 	lsl.w	r0, r0, r9
 800a3bc:	4310      	orrs	r0, r2
 800a3be:	f84a 0b04 	str.w	r0, [sl], #4
 800a3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c6:	459c      	cmp	ip, r3
 800a3c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a3cc:	d8f3      	bhi.n	800a3b6 <__lshift+0x6e>
 800a3ce:	ebac 0304 	sub.w	r3, ip, r4
 800a3d2:	3b15      	subs	r3, #21
 800a3d4:	f023 0303 	bic.w	r3, r3, #3
 800a3d8:	3304      	adds	r3, #4
 800a3da:	f104 0015 	add.w	r0, r4, #21
 800a3de:	4584      	cmp	ip, r0
 800a3e0:	bf38      	it	cc
 800a3e2:	2304      	movcc	r3, #4
 800a3e4:	50ca      	str	r2, [r1, r3]
 800a3e6:	b10a      	cbz	r2, 800a3ec <__lshift+0xa4>
 800a3e8:	f108 0602 	add.w	r6, r8, #2
 800a3ec:	3e01      	subs	r6, #1
 800a3ee:	4638      	mov	r0, r7
 800a3f0:	612e      	str	r6, [r5, #16]
 800a3f2:	4621      	mov	r1, r4
 800a3f4:	f7ff fd8e 	bl	8009f14 <_Bfree>
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a402:	3301      	adds	r3, #1
 800a404:	e7c5      	b.n	800a392 <__lshift+0x4a>
 800a406:	3904      	subs	r1, #4
 800a408:	f853 2b04 	ldr.w	r2, [r3], #4
 800a40c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a410:	459c      	cmp	ip, r3
 800a412:	d8f9      	bhi.n	800a408 <__lshift+0xc0>
 800a414:	e7ea      	b.n	800a3ec <__lshift+0xa4>
 800a416:	bf00      	nop
 800a418:	0800e875 	.word	0x0800e875
 800a41c:	0800e886 	.word	0x0800e886

0800a420 <__mcmp>:
 800a420:	b530      	push	{r4, r5, lr}
 800a422:	6902      	ldr	r2, [r0, #16]
 800a424:	690c      	ldr	r4, [r1, #16]
 800a426:	1b12      	subs	r2, r2, r4
 800a428:	d10e      	bne.n	800a448 <__mcmp+0x28>
 800a42a:	f100 0314 	add.w	r3, r0, #20
 800a42e:	3114      	adds	r1, #20
 800a430:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a434:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a438:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a43c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a440:	42a5      	cmp	r5, r4
 800a442:	d003      	beq.n	800a44c <__mcmp+0x2c>
 800a444:	d305      	bcc.n	800a452 <__mcmp+0x32>
 800a446:	2201      	movs	r2, #1
 800a448:	4610      	mov	r0, r2
 800a44a:	bd30      	pop	{r4, r5, pc}
 800a44c:	4283      	cmp	r3, r0
 800a44e:	d3f3      	bcc.n	800a438 <__mcmp+0x18>
 800a450:	e7fa      	b.n	800a448 <__mcmp+0x28>
 800a452:	f04f 32ff 	mov.w	r2, #4294967295
 800a456:	e7f7      	b.n	800a448 <__mcmp+0x28>

0800a458 <__mdiff>:
 800a458:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	460c      	mov	r4, r1
 800a45e:	4606      	mov	r6, r0
 800a460:	4611      	mov	r1, r2
 800a462:	4620      	mov	r0, r4
 800a464:	4690      	mov	r8, r2
 800a466:	f7ff ffdb 	bl	800a420 <__mcmp>
 800a46a:	1e05      	subs	r5, r0, #0
 800a46c:	d110      	bne.n	800a490 <__mdiff+0x38>
 800a46e:	4629      	mov	r1, r5
 800a470:	4630      	mov	r0, r6
 800a472:	f7ff fd0f 	bl	8009e94 <_Balloc>
 800a476:	b930      	cbnz	r0, 800a486 <__mdiff+0x2e>
 800a478:	4b3a      	ldr	r3, [pc, #232]	; (800a564 <__mdiff+0x10c>)
 800a47a:	4602      	mov	r2, r0
 800a47c:	f240 2137 	movw	r1, #567	; 0x237
 800a480:	4839      	ldr	r0, [pc, #228]	; (800a568 <__mdiff+0x110>)
 800a482:	f001 fa95 	bl	800b9b0 <__assert_func>
 800a486:	2301      	movs	r3, #1
 800a488:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a48c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a490:	bfa4      	itt	ge
 800a492:	4643      	movge	r3, r8
 800a494:	46a0      	movge	r8, r4
 800a496:	4630      	mov	r0, r6
 800a498:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a49c:	bfa6      	itte	ge
 800a49e:	461c      	movge	r4, r3
 800a4a0:	2500      	movge	r5, #0
 800a4a2:	2501      	movlt	r5, #1
 800a4a4:	f7ff fcf6 	bl	8009e94 <_Balloc>
 800a4a8:	b920      	cbnz	r0, 800a4b4 <__mdiff+0x5c>
 800a4aa:	4b2e      	ldr	r3, [pc, #184]	; (800a564 <__mdiff+0x10c>)
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	f240 2145 	movw	r1, #581	; 0x245
 800a4b2:	e7e5      	b.n	800a480 <__mdiff+0x28>
 800a4b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a4b8:	6926      	ldr	r6, [r4, #16]
 800a4ba:	60c5      	str	r5, [r0, #12]
 800a4bc:	f104 0914 	add.w	r9, r4, #20
 800a4c0:	f108 0514 	add.w	r5, r8, #20
 800a4c4:	f100 0e14 	add.w	lr, r0, #20
 800a4c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a4cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a4d0:	f108 0210 	add.w	r2, r8, #16
 800a4d4:	46f2      	mov	sl, lr
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a4dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a4e0:	fa11 f88b 	uxtah	r8, r1, fp
 800a4e4:	b299      	uxth	r1, r3
 800a4e6:	0c1b      	lsrs	r3, r3, #16
 800a4e8:	eba8 0801 	sub.w	r8, r8, r1
 800a4ec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a4f0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a4f4:	fa1f f888 	uxth.w	r8, r8
 800a4f8:	1419      	asrs	r1, r3, #16
 800a4fa:	454e      	cmp	r6, r9
 800a4fc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a500:	f84a 3b04 	str.w	r3, [sl], #4
 800a504:	d8e8      	bhi.n	800a4d8 <__mdiff+0x80>
 800a506:	1b33      	subs	r3, r6, r4
 800a508:	3b15      	subs	r3, #21
 800a50a:	f023 0303 	bic.w	r3, r3, #3
 800a50e:	3304      	adds	r3, #4
 800a510:	3415      	adds	r4, #21
 800a512:	42a6      	cmp	r6, r4
 800a514:	bf38      	it	cc
 800a516:	2304      	movcc	r3, #4
 800a518:	441d      	add	r5, r3
 800a51a:	4473      	add	r3, lr
 800a51c:	469e      	mov	lr, r3
 800a51e:	462e      	mov	r6, r5
 800a520:	4566      	cmp	r6, ip
 800a522:	d30e      	bcc.n	800a542 <__mdiff+0xea>
 800a524:	f10c 0203 	add.w	r2, ip, #3
 800a528:	1b52      	subs	r2, r2, r5
 800a52a:	f022 0203 	bic.w	r2, r2, #3
 800a52e:	3d03      	subs	r5, #3
 800a530:	45ac      	cmp	ip, r5
 800a532:	bf38      	it	cc
 800a534:	2200      	movcc	r2, #0
 800a536:	4413      	add	r3, r2
 800a538:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a53c:	b17a      	cbz	r2, 800a55e <__mdiff+0x106>
 800a53e:	6107      	str	r7, [r0, #16]
 800a540:	e7a4      	b.n	800a48c <__mdiff+0x34>
 800a542:	f856 8b04 	ldr.w	r8, [r6], #4
 800a546:	fa11 f288 	uxtah	r2, r1, r8
 800a54a:	1414      	asrs	r4, r2, #16
 800a54c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a550:	b292      	uxth	r2, r2
 800a552:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a556:	f84e 2b04 	str.w	r2, [lr], #4
 800a55a:	1421      	asrs	r1, r4, #16
 800a55c:	e7e0      	b.n	800a520 <__mdiff+0xc8>
 800a55e:	3f01      	subs	r7, #1
 800a560:	e7ea      	b.n	800a538 <__mdiff+0xe0>
 800a562:	bf00      	nop
 800a564:	0800e875 	.word	0x0800e875
 800a568:	0800e886 	.word	0x0800e886

0800a56c <__ulp>:
 800a56c:	b082      	sub	sp, #8
 800a56e:	ed8d 0b00 	vstr	d0, [sp]
 800a572:	9a01      	ldr	r2, [sp, #4]
 800a574:	4b0f      	ldr	r3, [pc, #60]	; (800a5b4 <__ulp+0x48>)
 800a576:	4013      	ands	r3, r2
 800a578:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	dc08      	bgt.n	800a592 <__ulp+0x26>
 800a580:	425b      	negs	r3, r3
 800a582:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a586:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a58a:	da04      	bge.n	800a596 <__ulp+0x2a>
 800a58c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a590:	4113      	asrs	r3, r2
 800a592:	2200      	movs	r2, #0
 800a594:	e008      	b.n	800a5a8 <__ulp+0x3c>
 800a596:	f1a2 0314 	sub.w	r3, r2, #20
 800a59a:	2b1e      	cmp	r3, #30
 800a59c:	bfda      	itte	le
 800a59e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a5a2:	40da      	lsrle	r2, r3
 800a5a4:	2201      	movgt	r2, #1
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	4610      	mov	r0, r2
 800a5ac:	ec41 0b10 	vmov	d0, r0, r1
 800a5b0:	b002      	add	sp, #8
 800a5b2:	4770      	bx	lr
 800a5b4:	7ff00000 	.word	0x7ff00000

0800a5b8 <__b2d>:
 800a5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5bc:	6906      	ldr	r6, [r0, #16]
 800a5be:	f100 0814 	add.w	r8, r0, #20
 800a5c2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a5c6:	1f37      	subs	r7, r6, #4
 800a5c8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	f7ff fd53 	bl	800a078 <__hi0bits>
 800a5d2:	f1c0 0320 	rsb	r3, r0, #32
 800a5d6:	280a      	cmp	r0, #10
 800a5d8:	600b      	str	r3, [r1, #0]
 800a5da:	491b      	ldr	r1, [pc, #108]	; (800a648 <__b2d+0x90>)
 800a5dc:	dc15      	bgt.n	800a60a <__b2d+0x52>
 800a5de:	f1c0 0c0b 	rsb	ip, r0, #11
 800a5e2:	fa22 f30c 	lsr.w	r3, r2, ip
 800a5e6:	45b8      	cmp	r8, r7
 800a5e8:	ea43 0501 	orr.w	r5, r3, r1
 800a5ec:	bf34      	ite	cc
 800a5ee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a5f2:	2300      	movcs	r3, #0
 800a5f4:	3015      	adds	r0, #21
 800a5f6:	fa02 f000 	lsl.w	r0, r2, r0
 800a5fa:	fa23 f30c 	lsr.w	r3, r3, ip
 800a5fe:	4303      	orrs	r3, r0
 800a600:	461c      	mov	r4, r3
 800a602:	ec45 4b10 	vmov	d0, r4, r5
 800a606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a60a:	45b8      	cmp	r8, r7
 800a60c:	bf3a      	itte	cc
 800a60e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a612:	f1a6 0708 	subcc.w	r7, r6, #8
 800a616:	2300      	movcs	r3, #0
 800a618:	380b      	subs	r0, #11
 800a61a:	d012      	beq.n	800a642 <__b2d+0x8a>
 800a61c:	f1c0 0120 	rsb	r1, r0, #32
 800a620:	fa23 f401 	lsr.w	r4, r3, r1
 800a624:	4082      	lsls	r2, r0
 800a626:	4322      	orrs	r2, r4
 800a628:	4547      	cmp	r7, r8
 800a62a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800a62e:	bf8c      	ite	hi
 800a630:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a634:	2200      	movls	r2, #0
 800a636:	4083      	lsls	r3, r0
 800a638:	40ca      	lsrs	r2, r1
 800a63a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a63e:	4313      	orrs	r3, r2
 800a640:	e7de      	b.n	800a600 <__b2d+0x48>
 800a642:	ea42 0501 	orr.w	r5, r2, r1
 800a646:	e7db      	b.n	800a600 <__b2d+0x48>
 800a648:	3ff00000 	.word	0x3ff00000

0800a64c <__d2b>:
 800a64c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a650:	460f      	mov	r7, r1
 800a652:	2101      	movs	r1, #1
 800a654:	ec59 8b10 	vmov	r8, r9, d0
 800a658:	4616      	mov	r6, r2
 800a65a:	f7ff fc1b 	bl	8009e94 <_Balloc>
 800a65e:	4604      	mov	r4, r0
 800a660:	b930      	cbnz	r0, 800a670 <__d2b+0x24>
 800a662:	4602      	mov	r2, r0
 800a664:	4b24      	ldr	r3, [pc, #144]	; (800a6f8 <__d2b+0xac>)
 800a666:	4825      	ldr	r0, [pc, #148]	; (800a6fc <__d2b+0xb0>)
 800a668:	f240 310f 	movw	r1, #783	; 0x30f
 800a66c:	f001 f9a0 	bl	800b9b0 <__assert_func>
 800a670:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a674:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a678:	bb2d      	cbnz	r5, 800a6c6 <__d2b+0x7a>
 800a67a:	9301      	str	r3, [sp, #4]
 800a67c:	f1b8 0300 	subs.w	r3, r8, #0
 800a680:	d026      	beq.n	800a6d0 <__d2b+0x84>
 800a682:	4668      	mov	r0, sp
 800a684:	9300      	str	r3, [sp, #0]
 800a686:	f7ff fd17 	bl	800a0b8 <__lo0bits>
 800a68a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a68e:	b1e8      	cbz	r0, 800a6cc <__d2b+0x80>
 800a690:	f1c0 0320 	rsb	r3, r0, #32
 800a694:	fa02 f303 	lsl.w	r3, r2, r3
 800a698:	430b      	orrs	r3, r1
 800a69a:	40c2      	lsrs	r2, r0
 800a69c:	6163      	str	r3, [r4, #20]
 800a69e:	9201      	str	r2, [sp, #4]
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	61a3      	str	r3, [r4, #24]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	bf14      	ite	ne
 800a6a8:	2202      	movne	r2, #2
 800a6aa:	2201      	moveq	r2, #1
 800a6ac:	6122      	str	r2, [r4, #16]
 800a6ae:	b1bd      	cbz	r5, 800a6e0 <__d2b+0x94>
 800a6b0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a6b4:	4405      	add	r5, r0
 800a6b6:	603d      	str	r5, [r7, #0]
 800a6b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a6bc:	6030      	str	r0, [r6, #0]
 800a6be:	4620      	mov	r0, r4
 800a6c0:	b003      	add	sp, #12
 800a6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6ca:	e7d6      	b.n	800a67a <__d2b+0x2e>
 800a6cc:	6161      	str	r1, [r4, #20]
 800a6ce:	e7e7      	b.n	800a6a0 <__d2b+0x54>
 800a6d0:	a801      	add	r0, sp, #4
 800a6d2:	f7ff fcf1 	bl	800a0b8 <__lo0bits>
 800a6d6:	9b01      	ldr	r3, [sp, #4]
 800a6d8:	6163      	str	r3, [r4, #20]
 800a6da:	3020      	adds	r0, #32
 800a6dc:	2201      	movs	r2, #1
 800a6de:	e7e5      	b.n	800a6ac <__d2b+0x60>
 800a6e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a6e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a6e8:	6038      	str	r0, [r7, #0]
 800a6ea:	6918      	ldr	r0, [r3, #16]
 800a6ec:	f7ff fcc4 	bl	800a078 <__hi0bits>
 800a6f0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a6f4:	e7e2      	b.n	800a6bc <__d2b+0x70>
 800a6f6:	bf00      	nop
 800a6f8:	0800e875 	.word	0x0800e875
 800a6fc:	0800e886 	.word	0x0800e886

0800a700 <__ratio>:
 800a700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a704:	4688      	mov	r8, r1
 800a706:	4669      	mov	r1, sp
 800a708:	4681      	mov	r9, r0
 800a70a:	f7ff ff55 	bl	800a5b8 <__b2d>
 800a70e:	a901      	add	r1, sp, #4
 800a710:	4640      	mov	r0, r8
 800a712:	ec55 4b10 	vmov	r4, r5, d0
 800a716:	f7ff ff4f 	bl	800a5b8 <__b2d>
 800a71a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a71e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a722:	eba3 0c02 	sub.w	ip, r3, r2
 800a726:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a72a:	1a9b      	subs	r3, r3, r2
 800a72c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a730:	ec51 0b10 	vmov	r0, r1, d0
 800a734:	2b00      	cmp	r3, #0
 800a736:	bfd6      	itet	le
 800a738:	460a      	movle	r2, r1
 800a73a:	462a      	movgt	r2, r5
 800a73c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a740:	468b      	mov	fp, r1
 800a742:	462f      	mov	r7, r5
 800a744:	bfd4      	ite	le
 800a746:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a74a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a74e:	4620      	mov	r0, r4
 800a750:	ee10 2a10 	vmov	r2, s0
 800a754:	465b      	mov	r3, fp
 800a756:	4639      	mov	r1, r7
 800a758:	f7f6 f878 	bl	800084c <__aeabi_ddiv>
 800a75c:	ec41 0b10 	vmov	d0, r0, r1
 800a760:	b003      	add	sp, #12
 800a762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a766 <__copybits>:
 800a766:	3901      	subs	r1, #1
 800a768:	b570      	push	{r4, r5, r6, lr}
 800a76a:	1149      	asrs	r1, r1, #5
 800a76c:	6914      	ldr	r4, [r2, #16]
 800a76e:	3101      	adds	r1, #1
 800a770:	f102 0314 	add.w	r3, r2, #20
 800a774:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a778:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a77c:	1f05      	subs	r5, r0, #4
 800a77e:	42a3      	cmp	r3, r4
 800a780:	d30c      	bcc.n	800a79c <__copybits+0x36>
 800a782:	1aa3      	subs	r3, r4, r2
 800a784:	3b11      	subs	r3, #17
 800a786:	f023 0303 	bic.w	r3, r3, #3
 800a78a:	3211      	adds	r2, #17
 800a78c:	42a2      	cmp	r2, r4
 800a78e:	bf88      	it	hi
 800a790:	2300      	movhi	r3, #0
 800a792:	4418      	add	r0, r3
 800a794:	2300      	movs	r3, #0
 800a796:	4288      	cmp	r0, r1
 800a798:	d305      	bcc.n	800a7a6 <__copybits+0x40>
 800a79a:	bd70      	pop	{r4, r5, r6, pc}
 800a79c:	f853 6b04 	ldr.w	r6, [r3], #4
 800a7a0:	f845 6f04 	str.w	r6, [r5, #4]!
 800a7a4:	e7eb      	b.n	800a77e <__copybits+0x18>
 800a7a6:	f840 3b04 	str.w	r3, [r0], #4
 800a7aa:	e7f4      	b.n	800a796 <__copybits+0x30>

0800a7ac <__any_on>:
 800a7ac:	f100 0214 	add.w	r2, r0, #20
 800a7b0:	6900      	ldr	r0, [r0, #16]
 800a7b2:	114b      	asrs	r3, r1, #5
 800a7b4:	4298      	cmp	r0, r3
 800a7b6:	b510      	push	{r4, lr}
 800a7b8:	db11      	blt.n	800a7de <__any_on+0x32>
 800a7ba:	dd0a      	ble.n	800a7d2 <__any_on+0x26>
 800a7bc:	f011 011f 	ands.w	r1, r1, #31
 800a7c0:	d007      	beq.n	800a7d2 <__any_on+0x26>
 800a7c2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a7c6:	fa24 f001 	lsr.w	r0, r4, r1
 800a7ca:	fa00 f101 	lsl.w	r1, r0, r1
 800a7ce:	428c      	cmp	r4, r1
 800a7d0:	d10b      	bne.n	800a7ea <__any_on+0x3e>
 800a7d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d803      	bhi.n	800a7e2 <__any_on+0x36>
 800a7da:	2000      	movs	r0, #0
 800a7dc:	bd10      	pop	{r4, pc}
 800a7de:	4603      	mov	r3, r0
 800a7e0:	e7f7      	b.n	800a7d2 <__any_on+0x26>
 800a7e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a7e6:	2900      	cmp	r1, #0
 800a7e8:	d0f5      	beq.n	800a7d6 <__any_on+0x2a>
 800a7ea:	2001      	movs	r0, #1
 800a7ec:	e7f6      	b.n	800a7dc <__any_on+0x30>

0800a7ee <sulp>:
 800a7ee:	b570      	push	{r4, r5, r6, lr}
 800a7f0:	4604      	mov	r4, r0
 800a7f2:	460d      	mov	r5, r1
 800a7f4:	ec45 4b10 	vmov	d0, r4, r5
 800a7f8:	4616      	mov	r6, r2
 800a7fa:	f7ff feb7 	bl	800a56c <__ulp>
 800a7fe:	ec51 0b10 	vmov	r0, r1, d0
 800a802:	b17e      	cbz	r6, 800a824 <sulp+0x36>
 800a804:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a808:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	dd09      	ble.n	800a824 <sulp+0x36>
 800a810:	051b      	lsls	r3, r3, #20
 800a812:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a816:	2400      	movs	r4, #0
 800a818:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a81c:	4622      	mov	r2, r4
 800a81e:	462b      	mov	r3, r5
 800a820:	f7f5 feea 	bl	80005f8 <__aeabi_dmul>
 800a824:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a828 <_strtod_l>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	ed2d 8b02 	vpush	{d8}
 800a830:	b09b      	sub	sp, #108	; 0x6c
 800a832:	4604      	mov	r4, r0
 800a834:	9213      	str	r2, [sp, #76]	; 0x4c
 800a836:	2200      	movs	r2, #0
 800a838:	9216      	str	r2, [sp, #88]	; 0x58
 800a83a:	460d      	mov	r5, r1
 800a83c:	f04f 0800 	mov.w	r8, #0
 800a840:	f04f 0900 	mov.w	r9, #0
 800a844:	460a      	mov	r2, r1
 800a846:	9215      	str	r2, [sp, #84]	; 0x54
 800a848:	7811      	ldrb	r1, [r2, #0]
 800a84a:	292b      	cmp	r1, #43	; 0x2b
 800a84c:	d04c      	beq.n	800a8e8 <_strtod_l+0xc0>
 800a84e:	d83a      	bhi.n	800a8c6 <_strtod_l+0x9e>
 800a850:	290d      	cmp	r1, #13
 800a852:	d834      	bhi.n	800a8be <_strtod_l+0x96>
 800a854:	2908      	cmp	r1, #8
 800a856:	d834      	bhi.n	800a8c2 <_strtod_l+0x9a>
 800a858:	2900      	cmp	r1, #0
 800a85a:	d03d      	beq.n	800a8d8 <_strtod_l+0xb0>
 800a85c:	2200      	movs	r2, #0
 800a85e:	920a      	str	r2, [sp, #40]	; 0x28
 800a860:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a862:	7832      	ldrb	r2, [r6, #0]
 800a864:	2a30      	cmp	r2, #48	; 0x30
 800a866:	f040 80b4 	bne.w	800a9d2 <_strtod_l+0x1aa>
 800a86a:	7872      	ldrb	r2, [r6, #1]
 800a86c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a870:	2a58      	cmp	r2, #88	; 0x58
 800a872:	d170      	bne.n	800a956 <_strtod_l+0x12e>
 800a874:	9302      	str	r3, [sp, #8]
 800a876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a878:	9301      	str	r3, [sp, #4]
 800a87a:	ab16      	add	r3, sp, #88	; 0x58
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	4a8e      	ldr	r2, [pc, #568]	; (800aab8 <_strtod_l+0x290>)
 800a880:	ab17      	add	r3, sp, #92	; 0x5c
 800a882:	a915      	add	r1, sp, #84	; 0x54
 800a884:	4620      	mov	r0, r4
 800a886:	f001 f92f 	bl	800bae8 <__gethex>
 800a88a:	f010 070f 	ands.w	r7, r0, #15
 800a88e:	4605      	mov	r5, r0
 800a890:	d005      	beq.n	800a89e <_strtod_l+0x76>
 800a892:	2f06      	cmp	r7, #6
 800a894:	d12a      	bne.n	800a8ec <_strtod_l+0xc4>
 800a896:	3601      	adds	r6, #1
 800a898:	2300      	movs	r3, #0
 800a89a:	9615      	str	r6, [sp, #84]	; 0x54
 800a89c:	930a      	str	r3, [sp, #40]	; 0x28
 800a89e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	f040 857f 	bne.w	800b3a4 <_strtod_l+0xb7c>
 800a8a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8a8:	b1db      	cbz	r3, 800a8e2 <_strtod_l+0xba>
 800a8aa:	4642      	mov	r2, r8
 800a8ac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a8b0:	ec43 2b10 	vmov	d0, r2, r3
 800a8b4:	b01b      	add	sp, #108	; 0x6c
 800a8b6:	ecbd 8b02 	vpop	{d8}
 800a8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8be:	2920      	cmp	r1, #32
 800a8c0:	d1cc      	bne.n	800a85c <_strtod_l+0x34>
 800a8c2:	3201      	adds	r2, #1
 800a8c4:	e7bf      	b.n	800a846 <_strtod_l+0x1e>
 800a8c6:	292d      	cmp	r1, #45	; 0x2d
 800a8c8:	d1c8      	bne.n	800a85c <_strtod_l+0x34>
 800a8ca:	2101      	movs	r1, #1
 800a8cc:	910a      	str	r1, [sp, #40]	; 0x28
 800a8ce:	1c51      	adds	r1, r2, #1
 800a8d0:	9115      	str	r1, [sp, #84]	; 0x54
 800a8d2:	7852      	ldrb	r2, [r2, #1]
 800a8d4:	2a00      	cmp	r2, #0
 800a8d6:	d1c3      	bne.n	800a860 <_strtod_l+0x38>
 800a8d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8da:	9515      	str	r5, [sp, #84]	; 0x54
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	f040 855f 	bne.w	800b3a0 <_strtod_l+0xb78>
 800a8e2:	4642      	mov	r2, r8
 800a8e4:	464b      	mov	r3, r9
 800a8e6:	e7e3      	b.n	800a8b0 <_strtod_l+0x88>
 800a8e8:	2100      	movs	r1, #0
 800a8ea:	e7ef      	b.n	800a8cc <_strtod_l+0xa4>
 800a8ec:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8ee:	b13a      	cbz	r2, 800a900 <_strtod_l+0xd8>
 800a8f0:	2135      	movs	r1, #53	; 0x35
 800a8f2:	a818      	add	r0, sp, #96	; 0x60
 800a8f4:	f7ff ff37 	bl	800a766 <__copybits>
 800a8f8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f7ff fb0a 	bl	8009f14 <_Bfree>
 800a900:	3f01      	subs	r7, #1
 800a902:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a904:	2f04      	cmp	r7, #4
 800a906:	d806      	bhi.n	800a916 <_strtod_l+0xee>
 800a908:	e8df f007 	tbb	[pc, r7]
 800a90c:	201d0314 	.word	0x201d0314
 800a910:	14          	.byte	0x14
 800a911:	00          	.byte	0x00
 800a912:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a916:	05e9      	lsls	r1, r5, #23
 800a918:	bf48      	it	mi
 800a91a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a91e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a922:	0d1b      	lsrs	r3, r3, #20
 800a924:	051b      	lsls	r3, r3, #20
 800a926:	2b00      	cmp	r3, #0
 800a928:	d1b9      	bne.n	800a89e <_strtod_l+0x76>
 800a92a:	f7fe fbb7 	bl	800909c <__errno>
 800a92e:	2322      	movs	r3, #34	; 0x22
 800a930:	6003      	str	r3, [r0, #0]
 800a932:	e7b4      	b.n	800a89e <_strtod_l+0x76>
 800a934:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a938:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a93c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a940:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a944:	e7e7      	b.n	800a916 <_strtod_l+0xee>
 800a946:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aac0 <_strtod_l+0x298>
 800a94a:	e7e4      	b.n	800a916 <_strtod_l+0xee>
 800a94c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a950:	f04f 38ff 	mov.w	r8, #4294967295
 800a954:	e7df      	b.n	800a916 <_strtod_l+0xee>
 800a956:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a958:	1c5a      	adds	r2, r3, #1
 800a95a:	9215      	str	r2, [sp, #84]	; 0x54
 800a95c:	785b      	ldrb	r3, [r3, #1]
 800a95e:	2b30      	cmp	r3, #48	; 0x30
 800a960:	d0f9      	beq.n	800a956 <_strtod_l+0x12e>
 800a962:	2b00      	cmp	r3, #0
 800a964:	d09b      	beq.n	800a89e <_strtod_l+0x76>
 800a966:	2301      	movs	r3, #1
 800a968:	f04f 0a00 	mov.w	sl, #0
 800a96c:	9304      	str	r3, [sp, #16]
 800a96e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a970:	930b      	str	r3, [sp, #44]	; 0x2c
 800a972:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a976:	46d3      	mov	fp, sl
 800a978:	220a      	movs	r2, #10
 800a97a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a97c:	7806      	ldrb	r6, [r0, #0]
 800a97e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a982:	b2d9      	uxtb	r1, r3
 800a984:	2909      	cmp	r1, #9
 800a986:	d926      	bls.n	800a9d6 <_strtod_l+0x1ae>
 800a988:	494c      	ldr	r1, [pc, #304]	; (800aabc <_strtod_l+0x294>)
 800a98a:	2201      	movs	r2, #1
 800a98c:	f000 ffe6 	bl	800b95c <strncmp>
 800a990:	2800      	cmp	r0, #0
 800a992:	d030      	beq.n	800a9f6 <_strtod_l+0x1ce>
 800a994:	2000      	movs	r0, #0
 800a996:	4632      	mov	r2, r6
 800a998:	9005      	str	r0, [sp, #20]
 800a99a:	465e      	mov	r6, fp
 800a99c:	4603      	mov	r3, r0
 800a99e:	2a65      	cmp	r2, #101	; 0x65
 800a9a0:	d001      	beq.n	800a9a6 <_strtod_l+0x17e>
 800a9a2:	2a45      	cmp	r2, #69	; 0x45
 800a9a4:	d113      	bne.n	800a9ce <_strtod_l+0x1a6>
 800a9a6:	b91e      	cbnz	r6, 800a9b0 <_strtod_l+0x188>
 800a9a8:	9a04      	ldr	r2, [sp, #16]
 800a9aa:	4302      	orrs	r2, r0
 800a9ac:	d094      	beq.n	800a8d8 <_strtod_l+0xb0>
 800a9ae:	2600      	movs	r6, #0
 800a9b0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a9b2:	1c6a      	adds	r2, r5, #1
 800a9b4:	9215      	str	r2, [sp, #84]	; 0x54
 800a9b6:	786a      	ldrb	r2, [r5, #1]
 800a9b8:	2a2b      	cmp	r2, #43	; 0x2b
 800a9ba:	d074      	beq.n	800aaa6 <_strtod_l+0x27e>
 800a9bc:	2a2d      	cmp	r2, #45	; 0x2d
 800a9be:	d078      	beq.n	800aab2 <_strtod_l+0x28a>
 800a9c0:	f04f 0c00 	mov.w	ip, #0
 800a9c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a9c8:	2909      	cmp	r1, #9
 800a9ca:	d97f      	bls.n	800aacc <_strtod_l+0x2a4>
 800a9cc:	9515      	str	r5, [sp, #84]	; 0x54
 800a9ce:	2700      	movs	r7, #0
 800a9d0:	e09e      	b.n	800ab10 <_strtod_l+0x2e8>
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	e7c8      	b.n	800a968 <_strtod_l+0x140>
 800a9d6:	f1bb 0f08 	cmp.w	fp, #8
 800a9da:	bfd8      	it	le
 800a9dc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a9de:	f100 0001 	add.w	r0, r0, #1
 800a9e2:	bfda      	itte	le
 800a9e4:	fb02 3301 	mlale	r3, r2, r1, r3
 800a9e8:	9309      	strle	r3, [sp, #36]	; 0x24
 800a9ea:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a9ee:	f10b 0b01 	add.w	fp, fp, #1
 800a9f2:	9015      	str	r0, [sp, #84]	; 0x54
 800a9f4:	e7c1      	b.n	800a97a <_strtod_l+0x152>
 800a9f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	9215      	str	r2, [sp, #84]	; 0x54
 800a9fc:	785a      	ldrb	r2, [r3, #1]
 800a9fe:	f1bb 0f00 	cmp.w	fp, #0
 800aa02:	d037      	beq.n	800aa74 <_strtod_l+0x24c>
 800aa04:	9005      	str	r0, [sp, #20]
 800aa06:	465e      	mov	r6, fp
 800aa08:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aa0c:	2b09      	cmp	r3, #9
 800aa0e:	d912      	bls.n	800aa36 <_strtod_l+0x20e>
 800aa10:	2301      	movs	r3, #1
 800aa12:	e7c4      	b.n	800a99e <_strtod_l+0x176>
 800aa14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	9215      	str	r2, [sp, #84]	; 0x54
 800aa1a:	785a      	ldrb	r2, [r3, #1]
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	2a30      	cmp	r2, #48	; 0x30
 800aa20:	d0f8      	beq.n	800aa14 <_strtod_l+0x1ec>
 800aa22:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800aa26:	2b08      	cmp	r3, #8
 800aa28:	f200 84c1 	bhi.w	800b3ae <_strtod_l+0xb86>
 800aa2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aa2e:	9005      	str	r0, [sp, #20]
 800aa30:	2000      	movs	r0, #0
 800aa32:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa34:	4606      	mov	r6, r0
 800aa36:	3a30      	subs	r2, #48	; 0x30
 800aa38:	f100 0301 	add.w	r3, r0, #1
 800aa3c:	d014      	beq.n	800aa68 <_strtod_l+0x240>
 800aa3e:	9905      	ldr	r1, [sp, #20]
 800aa40:	4419      	add	r1, r3
 800aa42:	9105      	str	r1, [sp, #20]
 800aa44:	4633      	mov	r3, r6
 800aa46:	eb00 0c06 	add.w	ip, r0, r6
 800aa4a:	210a      	movs	r1, #10
 800aa4c:	4563      	cmp	r3, ip
 800aa4e:	d113      	bne.n	800aa78 <_strtod_l+0x250>
 800aa50:	1833      	adds	r3, r6, r0
 800aa52:	2b08      	cmp	r3, #8
 800aa54:	f106 0601 	add.w	r6, r6, #1
 800aa58:	4406      	add	r6, r0
 800aa5a:	dc1a      	bgt.n	800aa92 <_strtod_l+0x26a>
 800aa5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa5e:	230a      	movs	r3, #10
 800aa60:	fb03 2301 	mla	r3, r3, r1, r2
 800aa64:	9309      	str	r3, [sp, #36]	; 0x24
 800aa66:	2300      	movs	r3, #0
 800aa68:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa6a:	1c51      	adds	r1, r2, #1
 800aa6c:	9115      	str	r1, [sp, #84]	; 0x54
 800aa6e:	7852      	ldrb	r2, [r2, #1]
 800aa70:	4618      	mov	r0, r3
 800aa72:	e7c9      	b.n	800aa08 <_strtod_l+0x1e0>
 800aa74:	4658      	mov	r0, fp
 800aa76:	e7d2      	b.n	800aa1e <_strtod_l+0x1f6>
 800aa78:	2b08      	cmp	r3, #8
 800aa7a:	f103 0301 	add.w	r3, r3, #1
 800aa7e:	dc03      	bgt.n	800aa88 <_strtod_l+0x260>
 800aa80:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa82:	434f      	muls	r7, r1
 800aa84:	9709      	str	r7, [sp, #36]	; 0x24
 800aa86:	e7e1      	b.n	800aa4c <_strtod_l+0x224>
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	bfd8      	it	le
 800aa8c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800aa90:	e7dc      	b.n	800aa4c <_strtod_l+0x224>
 800aa92:	2e10      	cmp	r6, #16
 800aa94:	bfdc      	itt	le
 800aa96:	230a      	movle	r3, #10
 800aa98:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800aa9c:	e7e3      	b.n	800aa66 <_strtod_l+0x23e>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	9305      	str	r3, [sp, #20]
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	e780      	b.n	800a9a8 <_strtod_l+0x180>
 800aaa6:	f04f 0c00 	mov.w	ip, #0
 800aaaa:	1caa      	adds	r2, r5, #2
 800aaac:	9215      	str	r2, [sp, #84]	; 0x54
 800aaae:	78aa      	ldrb	r2, [r5, #2]
 800aab0:	e788      	b.n	800a9c4 <_strtod_l+0x19c>
 800aab2:	f04f 0c01 	mov.w	ip, #1
 800aab6:	e7f8      	b.n	800aaaa <_strtod_l+0x282>
 800aab8:	0800e9e0 	.word	0x0800e9e0
 800aabc:	0800e9dc 	.word	0x0800e9dc
 800aac0:	7ff00000 	.word	0x7ff00000
 800aac4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aac6:	1c51      	adds	r1, r2, #1
 800aac8:	9115      	str	r1, [sp, #84]	; 0x54
 800aaca:	7852      	ldrb	r2, [r2, #1]
 800aacc:	2a30      	cmp	r2, #48	; 0x30
 800aace:	d0f9      	beq.n	800aac4 <_strtod_l+0x29c>
 800aad0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aad4:	2908      	cmp	r1, #8
 800aad6:	f63f af7a 	bhi.w	800a9ce <_strtod_l+0x1a6>
 800aada:	3a30      	subs	r2, #48	; 0x30
 800aadc:	9208      	str	r2, [sp, #32]
 800aade:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aae0:	920c      	str	r2, [sp, #48]	; 0x30
 800aae2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aae4:	1c57      	adds	r7, r2, #1
 800aae6:	9715      	str	r7, [sp, #84]	; 0x54
 800aae8:	7852      	ldrb	r2, [r2, #1]
 800aaea:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aaee:	f1be 0f09 	cmp.w	lr, #9
 800aaf2:	d938      	bls.n	800ab66 <_strtod_l+0x33e>
 800aaf4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aaf6:	1a7f      	subs	r7, r7, r1
 800aaf8:	2f08      	cmp	r7, #8
 800aafa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800aafe:	dc03      	bgt.n	800ab08 <_strtod_l+0x2e0>
 800ab00:	9908      	ldr	r1, [sp, #32]
 800ab02:	428f      	cmp	r7, r1
 800ab04:	bfa8      	it	ge
 800ab06:	460f      	movge	r7, r1
 800ab08:	f1bc 0f00 	cmp.w	ip, #0
 800ab0c:	d000      	beq.n	800ab10 <_strtod_l+0x2e8>
 800ab0e:	427f      	negs	r7, r7
 800ab10:	2e00      	cmp	r6, #0
 800ab12:	d14f      	bne.n	800abb4 <_strtod_l+0x38c>
 800ab14:	9904      	ldr	r1, [sp, #16]
 800ab16:	4301      	orrs	r1, r0
 800ab18:	f47f aec1 	bne.w	800a89e <_strtod_l+0x76>
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f47f aedb 	bne.w	800a8d8 <_strtod_l+0xb0>
 800ab22:	2a69      	cmp	r2, #105	; 0x69
 800ab24:	d029      	beq.n	800ab7a <_strtod_l+0x352>
 800ab26:	dc26      	bgt.n	800ab76 <_strtod_l+0x34e>
 800ab28:	2a49      	cmp	r2, #73	; 0x49
 800ab2a:	d026      	beq.n	800ab7a <_strtod_l+0x352>
 800ab2c:	2a4e      	cmp	r2, #78	; 0x4e
 800ab2e:	f47f aed3 	bne.w	800a8d8 <_strtod_l+0xb0>
 800ab32:	499b      	ldr	r1, [pc, #620]	; (800ada0 <_strtod_l+0x578>)
 800ab34:	a815      	add	r0, sp, #84	; 0x54
 800ab36:	f001 fa17 	bl	800bf68 <__match>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	f43f aecc 	beq.w	800a8d8 <_strtod_l+0xb0>
 800ab40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	2b28      	cmp	r3, #40	; 0x28
 800ab46:	d12f      	bne.n	800aba8 <_strtod_l+0x380>
 800ab48:	4996      	ldr	r1, [pc, #600]	; (800ada4 <_strtod_l+0x57c>)
 800ab4a:	aa18      	add	r2, sp, #96	; 0x60
 800ab4c:	a815      	add	r0, sp, #84	; 0x54
 800ab4e:	f001 fa1f 	bl	800bf90 <__hexnan>
 800ab52:	2805      	cmp	r0, #5
 800ab54:	d128      	bne.n	800aba8 <_strtod_l+0x380>
 800ab56:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ab5c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ab60:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ab64:	e69b      	b.n	800a89e <_strtod_l+0x76>
 800ab66:	9f08      	ldr	r7, [sp, #32]
 800ab68:	210a      	movs	r1, #10
 800ab6a:	fb01 2107 	mla	r1, r1, r7, r2
 800ab6e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800ab72:	9208      	str	r2, [sp, #32]
 800ab74:	e7b5      	b.n	800aae2 <_strtod_l+0x2ba>
 800ab76:	2a6e      	cmp	r2, #110	; 0x6e
 800ab78:	e7d9      	b.n	800ab2e <_strtod_l+0x306>
 800ab7a:	498b      	ldr	r1, [pc, #556]	; (800ada8 <_strtod_l+0x580>)
 800ab7c:	a815      	add	r0, sp, #84	; 0x54
 800ab7e:	f001 f9f3 	bl	800bf68 <__match>
 800ab82:	2800      	cmp	r0, #0
 800ab84:	f43f aea8 	beq.w	800a8d8 <_strtod_l+0xb0>
 800ab88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab8a:	4988      	ldr	r1, [pc, #544]	; (800adac <_strtod_l+0x584>)
 800ab8c:	3b01      	subs	r3, #1
 800ab8e:	a815      	add	r0, sp, #84	; 0x54
 800ab90:	9315      	str	r3, [sp, #84]	; 0x54
 800ab92:	f001 f9e9 	bl	800bf68 <__match>
 800ab96:	b910      	cbnz	r0, 800ab9e <_strtod_l+0x376>
 800ab98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab9e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800adbc <_strtod_l+0x594>
 800aba2:	f04f 0800 	mov.w	r8, #0
 800aba6:	e67a      	b.n	800a89e <_strtod_l+0x76>
 800aba8:	4881      	ldr	r0, [pc, #516]	; (800adb0 <_strtod_l+0x588>)
 800abaa:	f000 fef9 	bl	800b9a0 <nan>
 800abae:	ec59 8b10 	vmov	r8, r9, d0
 800abb2:	e674      	b.n	800a89e <_strtod_l+0x76>
 800abb4:	9b05      	ldr	r3, [sp, #20]
 800abb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abb8:	1afb      	subs	r3, r7, r3
 800abba:	f1bb 0f00 	cmp.w	fp, #0
 800abbe:	bf08      	it	eq
 800abc0:	46b3      	moveq	fp, r6
 800abc2:	2e10      	cmp	r6, #16
 800abc4:	9308      	str	r3, [sp, #32]
 800abc6:	4635      	mov	r5, r6
 800abc8:	bfa8      	it	ge
 800abca:	2510      	movge	r5, #16
 800abcc:	f7f5 fc9a 	bl	8000504 <__aeabi_ui2d>
 800abd0:	2e09      	cmp	r6, #9
 800abd2:	4680      	mov	r8, r0
 800abd4:	4689      	mov	r9, r1
 800abd6:	dd13      	ble.n	800ac00 <_strtod_l+0x3d8>
 800abd8:	4b76      	ldr	r3, [pc, #472]	; (800adb4 <_strtod_l+0x58c>)
 800abda:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800abde:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800abe2:	f7f5 fd09 	bl	80005f8 <__aeabi_dmul>
 800abe6:	4680      	mov	r8, r0
 800abe8:	4650      	mov	r0, sl
 800abea:	4689      	mov	r9, r1
 800abec:	f7f5 fc8a 	bl	8000504 <__aeabi_ui2d>
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	4640      	mov	r0, r8
 800abf6:	4649      	mov	r1, r9
 800abf8:	f7f5 fb48 	bl	800028c <__adddf3>
 800abfc:	4680      	mov	r8, r0
 800abfe:	4689      	mov	r9, r1
 800ac00:	2e0f      	cmp	r6, #15
 800ac02:	dc38      	bgt.n	800ac76 <_strtod_l+0x44e>
 800ac04:	9b08      	ldr	r3, [sp, #32]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f43f ae49 	beq.w	800a89e <_strtod_l+0x76>
 800ac0c:	dd24      	ble.n	800ac58 <_strtod_l+0x430>
 800ac0e:	2b16      	cmp	r3, #22
 800ac10:	dc0b      	bgt.n	800ac2a <_strtod_l+0x402>
 800ac12:	4968      	ldr	r1, [pc, #416]	; (800adb4 <_strtod_l+0x58c>)
 800ac14:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac1c:	4642      	mov	r2, r8
 800ac1e:	464b      	mov	r3, r9
 800ac20:	f7f5 fcea 	bl	80005f8 <__aeabi_dmul>
 800ac24:	4680      	mov	r8, r0
 800ac26:	4689      	mov	r9, r1
 800ac28:	e639      	b.n	800a89e <_strtod_l+0x76>
 800ac2a:	9a08      	ldr	r2, [sp, #32]
 800ac2c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800ac30:	4293      	cmp	r3, r2
 800ac32:	db20      	blt.n	800ac76 <_strtod_l+0x44e>
 800ac34:	4c5f      	ldr	r4, [pc, #380]	; (800adb4 <_strtod_l+0x58c>)
 800ac36:	f1c6 060f 	rsb	r6, r6, #15
 800ac3a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800ac3e:	4642      	mov	r2, r8
 800ac40:	464b      	mov	r3, r9
 800ac42:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac46:	f7f5 fcd7 	bl	80005f8 <__aeabi_dmul>
 800ac4a:	9b08      	ldr	r3, [sp, #32]
 800ac4c:	1b9e      	subs	r6, r3, r6
 800ac4e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800ac52:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac56:	e7e3      	b.n	800ac20 <_strtod_l+0x3f8>
 800ac58:	9b08      	ldr	r3, [sp, #32]
 800ac5a:	3316      	adds	r3, #22
 800ac5c:	db0b      	blt.n	800ac76 <_strtod_l+0x44e>
 800ac5e:	9b05      	ldr	r3, [sp, #20]
 800ac60:	1bdf      	subs	r7, r3, r7
 800ac62:	4b54      	ldr	r3, [pc, #336]	; (800adb4 <_strtod_l+0x58c>)
 800ac64:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ac68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	f7f5 fdec 	bl	800084c <__aeabi_ddiv>
 800ac74:	e7d6      	b.n	800ac24 <_strtod_l+0x3fc>
 800ac76:	9b08      	ldr	r3, [sp, #32]
 800ac78:	1b75      	subs	r5, r6, r5
 800ac7a:	441d      	add	r5, r3
 800ac7c:	2d00      	cmp	r5, #0
 800ac7e:	dd70      	ble.n	800ad62 <_strtod_l+0x53a>
 800ac80:	f015 030f 	ands.w	r3, r5, #15
 800ac84:	d00a      	beq.n	800ac9c <_strtod_l+0x474>
 800ac86:	494b      	ldr	r1, [pc, #300]	; (800adb4 <_strtod_l+0x58c>)
 800ac88:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	464b      	mov	r3, r9
 800ac90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac94:	f7f5 fcb0 	bl	80005f8 <__aeabi_dmul>
 800ac98:	4680      	mov	r8, r0
 800ac9a:	4689      	mov	r9, r1
 800ac9c:	f035 050f 	bics.w	r5, r5, #15
 800aca0:	d04d      	beq.n	800ad3e <_strtod_l+0x516>
 800aca2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800aca6:	dd22      	ble.n	800acee <_strtod_l+0x4c6>
 800aca8:	2500      	movs	r5, #0
 800acaa:	46ab      	mov	fp, r5
 800acac:	9509      	str	r5, [sp, #36]	; 0x24
 800acae:	9505      	str	r5, [sp, #20]
 800acb0:	2322      	movs	r3, #34	; 0x22
 800acb2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800adbc <_strtod_l+0x594>
 800acb6:	6023      	str	r3, [r4, #0]
 800acb8:	f04f 0800 	mov.w	r8, #0
 800acbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	f43f aded 	beq.w	800a89e <_strtod_l+0x76>
 800acc4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800acc6:	4620      	mov	r0, r4
 800acc8:	f7ff f924 	bl	8009f14 <_Bfree>
 800accc:	9905      	ldr	r1, [sp, #20]
 800acce:	4620      	mov	r0, r4
 800acd0:	f7ff f920 	bl	8009f14 <_Bfree>
 800acd4:	4659      	mov	r1, fp
 800acd6:	4620      	mov	r0, r4
 800acd8:	f7ff f91c 	bl	8009f14 <_Bfree>
 800acdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acde:	4620      	mov	r0, r4
 800ace0:	f7ff f918 	bl	8009f14 <_Bfree>
 800ace4:	4629      	mov	r1, r5
 800ace6:	4620      	mov	r0, r4
 800ace8:	f7ff f914 	bl	8009f14 <_Bfree>
 800acec:	e5d7      	b.n	800a89e <_strtod_l+0x76>
 800acee:	4b32      	ldr	r3, [pc, #200]	; (800adb8 <_strtod_l+0x590>)
 800acf0:	9304      	str	r3, [sp, #16]
 800acf2:	2300      	movs	r3, #0
 800acf4:	112d      	asrs	r5, r5, #4
 800acf6:	4640      	mov	r0, r8
 800acf8:	4649      	mov	r1, r9
 800acfa:	469a      	mov	sl, r3
 800acfc:	2d01      	cmp	r5, #1
 800acfe:	dc21      	bgt.n	800ad44 <_strtod_l+0x51c>
 800ad00:	b10b      	cbz	r3, 800ad06 <_strtod_l+0x4de>
 800ad02:	4680      	mov	r8, r0
 800ad04:	4689      	mov	r9, r1
 800ad06:	492c      	ldr	r1, [pc, #176]	; (800adb8 <_strtod_l+0x590>)
 800ad08:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ad0c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ad10:	4642      	mov	r2, r8
 800ad12:	464b      	mov	r3, r9
 800ad14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad18:	f7f5 fc6e 	bl	80005f8 <__aeabi_dmul>
 800ad1c:	4b27      	ldr	r3, [pc, #156]	; (800adbc <_strtod_l+0x594>)
 800ad1e:	460a      	mov	r2, r1
 800ad20:	400b      	ands	r3, r1
 800ad22:	4927      	ldr	r1, [pc, #156]	; (800adc0 <_strtod_l+0x598>)
 800ad24:	428b      	cmp	r3, r1
 800ad26:	4680      	mov	r8, r0
 800ad28:	d8be      	bhi.n	800aca8 <_strtod_l+0x480>
 800ad2a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad2e:	428b      	cmp	r3, r1
 800ad30:	bf86      	itte	hi
 800ad32:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800adc4 <_strtod_l+0x59c>
 800ad36:	f04f 38ff 	movhi.w	r8, #4294967295
 800ad3a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ad3e:	2300      	movs	r3, #0
 800ad40:	9304      	str	r3, [sp, #16]
 800ad42:	e07b      	b.n	800ae3c <_strtod_l+0x614>
 800ad44:	07ea      	lsls	r2, r5, #31
 800ad46:	d505      	bpl.n	800ad54 <_strtod_l+0x52c>
 800ad48:	9b04      	ldr	r3, [sp, #16]
 800ad4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4e:	f7f5 fc53 	bl	80005f8 <__aeabi_dmul>
 800ad52:	2301      	movs	r3, #1
 800ad54:	9a04      	ldr	r2, [sp, #16]
 800ad56:	3208      	adds	r2, #8
 800ad58:	f10a 0a01 	add.w	sl, sl, #1
 800ad5c:	106d      	asrs	r5, r5, #1
 800ad5e:	9204      	str	r2, [sp, #16]
 800ad60:	e7cc      	b.n	800acfc <_strtod_l+0x4d4>
 800ad62:	d0ec      	beq.n	800ad3e <_strtod_l+0x516>
 800ad64:	426d      	negs	r5, r5
 800ad66:	f015 020f 	ands.w	r2, r5, #15
 800ad6a:	d00a      	beq.n	800ad82 <_strtod_l+0x55a>
 800ad6c:	4b11      	ldr	r3, [pc, #68]	; (800adb4 <_strtod_l+0x58c>)
 800ad6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad72:	4640      	mov	r0, r8
 800ad74:	4649      	mov	r1, r9
 800ad76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7a:	f7f5 fd67 	bl	800084c <__aeabi_ddiv>
 800ad7e:	4680      	mov	r8, r0
 800ad80:	4689      	mov	r9, r1
 800ad82:	112d      	asrs	r5, r5, #4
 800ad84:	d0db      	beq.n	800ad3e <_strtod_l+0x516>
 800ad86:	2d1f      	cmp	r5, #31
 800ad88:	dd1e      	ble.n	800adc8 <_strtod_l+0x5a0>
 800ad8a:	2500      	movs	r5, #0
 800ad8c:	46ab      	mov	fp, r5
 800ad8e:	9509      	str	r5, [sp, #36]	; 0x24
 800ad90:	9505      	str	r5, [sp, #20]
 800ad92:	2322      	movs	r3, #34	; 0x22
 800ad94:	f04f 0800 	mov.w	r8, #0
 800ad98:	f04f 0900 	mov.w	r9, #0
 800ad9c:	6023      	str	r3, [r4, #0]
 800ad9e:	e78d      	b.n	800acbc <_strtod_l+0x494>
 800ada0:	0800e7cd 	.word	0x0800e7cd
 800ada4:	0800e9f4 	.word	0x0800e9f4
 800ada8:	0800e7c5 	.word	0x0800e7c5
 800adac:	0800e7fc 	.word	0x0800e7fc
 800adb0:	0800eb85 	.word	0x0800eb85
 800adb4:	0800e908 	.word	0x0800e908
 800adb8:	0800e8e0 	.word	0x0800e8e0
 800adbc:	7ff00000 	.word	0x7ff00000
 800adc0:	7ca00000 	.word	0x7ca00000
 800adc4:	7fefffff 	.word	0x7fefffff
 800adc8:	f015 0310 	ands.w	r3, r5, #16
 800adcc:	bf18      	it	ne
 800adce:	236a      	movne	r3, #106	; 0x6a
 800add0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b174 <_strtod_l+0x94c>
 800add4:	9304      	str	r3, [sp, #16]
 800add6:	4640      	mov	r0, r8
 800add8:	4649      	mov	r1, r9
 800adda:	2300      	movs	r3, #0
 800addc:	07ea      	lsls	r2, r5, #31
 800adde:	d504      	bpl.n	800adea <_strtod_l+0x5c2>
 800ade0:	e9da 2300 	ldrd	r2, r3, [sl]
 800ade4:	f7f5 fc08 	bl	80005f8 <__aeabi_dmul>
 800ade8:	2301      	movs	r3, #1
 800adea:	106d      	asrs	r5, r5, #1
 800adec:	f10a 0a08 	add.w	sl, sl, #8
 800adf0:	d1f4      	bne.n	800addc <_strtod_l+0x5b4>
 800adf2:	b10b      	cbz	r3, 800adf8 <_strtod_l+0x5d0>
 800adf4:	4680      	mov	r8, r0
 800adf6:	4689      	mov	r9, r1
 800adf8:	9b04      	ldr	r3, [sp, #16]
 800adfa:	b1bb      	cbz	r3, 800ae2c <_strtod_l+0x604>
 800adfc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ae00:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	4649      	mov	r1, r9
 800ae08:	dd10      	ble.n	800ae2c <_strtod_l+0x604>
 800ae0a:	2b1f      	cmp	r3, #31
 800ae0c:	f340 811e 	ble.w	800b04c <_strtod_l+0x824>
 800ae10:	2b34      	cmp	r3, #52	; 0x34
 800ae12:	bfde      	ittt	le
 800ae14:	f04f 33ff 	movle.w	r3, #4294967295
 800ae18:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ae1c:	4093      	lslle	r3, r2
 800ae1e:	f04f 0800 	mov.w	r8, #0
 800ae22:	bfcc      	ite	gt
 800ae24:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ae28:	ea03 0901 	andle.w	r9, r3, r1
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	2300      	movs	r3, #0
 800ae30:	4640      	mov	r0, r8
 800ae32:	4649      	mov	r1, r9
 800ae34:	f7f5 fe48 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	d1a6      	bne.n	800ad8a <_strtod_l+0x562>
 800ae3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae3e:	9300      	str	r3, [sp, #0]
 800ae40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ae42:	4633      	mov	r3, r6
 800ae44:	465a      	mov	r2, fp
 800ae46:	4620      	mov	r0, r4
 800ae48:	f7ff f8cc 	bl	8009fe4 <__s2b>
 800ae4c:	9009      	str	r0, [sp, #36]	; 0x24
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	f43f af2a 	beq.w	800aca8 <_strtod_l+0x480>
 800ae54:	9a08      	ldr	r2, [sp, #32]
 800ae56:	9b05      	ldr	r3, [sp, #20]
 800ae58:	2a00      	cmp	r2, #0
 800ae5a:	eba3 0307 	sub.w	r3, r3, r7
 800ae5e:	bfa8      	it	ge
 800ae60:	2300      	movge	r3, #0
 800ae62:	930c      	str	r3, [sp, #48]	; 0x30
 800ae64:	2500      	movs	r5, #0
 800ae66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae6a:	9312      	str	r3, [sp, #72]	; 0x48
 800ae6c:	46ab      	mov	fp, r5
 800ae6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae70:	4620      	mov	r0, r4
 800ae72:	6859      	ldr	r1, [r3, #4]
 800ae74:	f7ff f80e 	bl	8009e94 <_Balloc>
 800ae78:	9005      	str	r0, [sp, #20]
 800ae7a:	2800      	cmp	r0, #0
 800ae7c:	f43f af18 	beq.w	800acb0 <_strtod_l+0x488>
 800ae80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae82:	691a      	ldr	r2, [r3, #16]
 800ae84:	3202      	adds	r2, #2
 800ae86:	f103 010c 	add.w	r1, r3, #12
 800ae8a:	0092      	lsls	r2, r2, #2
 800ae8c:	300c      	adds	r0, #12
 800ae8e:	f000 fd77 	bl	800b980 <memcpy>
 800ae92:	ec49 8b10 	vmov	d0, r8, r9
 800ae96:	aa18      	add	r2, sp, #96	; 0x60
 800ae98:	a917      	add	r1, sp, #92	; 0x5c
 800ae9a:	4620      	mov	r0, r4
 800ae9c:	f7ff fbd6 	bl	800a64c <__d2b>
 800aea0:	ec49 8b18 	vmov	d8, r8, r9
 800aea4:	9016      	str	r0, [sp, #88]	; 0x58
 800aea6:	2800      	cmp	r0, #0
 800aea8:	f43f af02 	beq.w	800acb0 <_strtod_l+0x488>
 800aeac:	2101      	movs	r1, #1
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f7ff f930 	bl	800a114 <__i2b>
 800aeb4:	4683      	mov	fp, r0
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	f43f aefa 	beq.w	800acb0 <_strtod_l+0x488>
 800aebc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800aebe:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aec0:	2e00      	cmp	r6, #0
 800aec2:	bfab      	itete	ge
 800aec4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800aec6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800aec8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800aeca:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800aece:	bfac      	ite	ge
 800aed0:	eb06 0a03 	addge.w	sl, r6, r3
 800aed4:	1b9f      	sublt	r7, r3, r6
 800aed6:	9b04      	ldr	r3, [sp, #16]
 800aed8:	1af6      	subs	r6, r6, r3
 800aeda:	4416      	add	r6, r2
 800aedc:	4ba0      	ldr	r3, [pc, #640]	; (800b160 <_strtod_l+0x938>)
 800aede:	3e01      	subs	r6, #1
 800aee0:	429e      	cmp	r6, r3
 800aee2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aee6:	f280 80c4 	bge.w	800b072 <_strtod_l+0x84a>
 800aeea:	1b9b      	subs	r3, r3, r6
 800aeec:	2b1f      	cmp	r3, #31
 800aeee:	eba2 0203 	sub.w	r2, r2, r3
 800aef2:	f04f 0101 	mov.w	r1, #1
 800aef6:	f300 80b0 	bgt.w	800b05a <_strtod_l+0x832>
 800aefa:	fa01 f303 	lsl.w	r3, r1, r3
 800aefe:	930e      	str	r3, [sp, #56]	; 0x38
 800af00:	2300      	movs	r3, #0
 800af02:	930d      	str	r3, [sp, #52]	; 0x34
 800af04:	eb0a 0602 	add.w	r6, sl, r2
 800af08:	9b04      	ldr	r3, [sp, #16]
 800af0a:	45b2      	cmp	sl, r6
 800af0c:	4417      	add	r7, r2
 800af0e:	441f      	add	r7, r3
 800af10:	4653      	mov	r3, sl
 800af12:	bfa8      	it	ge
 800af14:	4633      	movge	r3, r6
 800af16:	42bb      	cmp	r3, r7
 800af18:	bfa8      	it	ge
 800af1a:	463b      	movge	r3, r7
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	bfc2      	ittt	gt
 800af20:	1af6      	subgt	r6, r6, r3
 800af22:	1aff      	subgt	r7, r7, r3
 800af24:	ebaa 0a03 	subgt.w	sl, sl, r3
 800af28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	dd17      	ble.n	800af5e <_strtod_l+0x736>
 800af2e:	4659      	mov	r1, fp
 800af30:	461a      	mov	r2, r3
 800af32:	4620      	mov	r0, r4
 800af34:	f7ff f9ae 	bl	800a294 <__pow5mult>
 800af38:	4683      	mov	fp, r0
 800af3a:	2800      	cmp	r0, #0
 800af3c:	f43f aeb8 	beq.w	800acb0 <_strtod_l+0x488>
 800af40:	4601      	mov	r1, r0
 800af42:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af44:	4620      	mov	r0, r4
 800af46:	f7ff f8fb 	bl	800a140 <__multiply>
 800af4a:	900b      	str	r0, [sp, #44]	; 0x2c
 800af4c:	2800      	cmp	r0, #0
 800af4e:	f43f aeaf 	beq.w	800acb0 <_strtod_l+0x488>
 800af52:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af54:	4620      	mov	r0, r4
 800af56:	f7fe ffdd 	bl	8009f14 <_Bfree>
 800af5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af5c:	9316      	str	r3, [sp, #88]	; 0x58
 800af5e:	2e00      	cmp	r6, #0
 800af60:	f300 808c 	bgt.w	800b07c <_strtod_l+0x854>
 800af64:	9b08      	ldr	r3, [sp, #32]
 800af66:	2b00      	cmp	r3, #0
 800af68:	dd08      	ble.n	800af7c <_strtod_l+0x754>
 800af6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af6c:	9905      	ldr	r1, [sp, #20]
 800af6e:	4620      	mov	r0, r4
 800af70:	f7ff f990 	bl	800a294 <__pow5mult>
 800af74:	9005      	str	r0, [sp, #20]
 800af76:	2800      	cmp	r0, #0
 800af78:	f43f ae9a 	beq.w	800acb0 <_strtod_l+0x488>
 800af7c:	2f00      	cmp	r7, #0
 800af7e:	dd08      	ble.n	800af92 <_strtod_l+0x76a>
 800af80:	9905      	ldr	r1, [sp, #20]
 800af82:	463a      	mov	r2, r7
 800af84:	4620      	mov	r0, r4
 800af86:	f7ff f9df 	bl	800a348 <__lshift>
 800af8a:	9005      	str	r0, [sp, #20]
 800af8c:	2800      	cmp	r0, #0
 800af8e:	f43f ae8f 	beq.w	800acb0 <_strtod_l+0x488>
 800af92:	f1ba 0f00 	cmp.w	sl, #0
 800af96:	dd08      	ble.n	800afaa <_strtod_l+0x782>
 800af98:	4659      	mov	r1, fp
 800af9a:	4652      	mov	r2, sl
 800af9c:	4620      	mov	r0, r4
 800af9e:	f7ff f9d3 	bl	800a348 <__lshift>
 800afa2:	4683      	mov	fp, r0
 800afa4:	2800      	cmp	r0, #0
 800afa6:	f43f ae83 	beq.w	800acb0 <_strtod_l+0x488>
 800afaa:	9a05      	ldr	r2, [sp, #20]
 800afac:	9916      	ldr	r1, [sp, #88]	; 0x58
 800afae:	4620      	mov	r0, r4
 800afb0:	f7ff fa52 	bl	800a458 <__mdiff>
 800afb4:	4605      	mov	r5, r0
 800afb6:	2800      	cmp	r0, #0
 800afb8:	f43f ae7a 	beq.w	800acb0 <_strtod_l+0x488>
 800afbc:	68c3      	ldr	r3, [r0, #12]
 800afbe:	930b      	str	r3, [sp, #44]	; 0x2c
 800afc0:	2300      	movs	r3, #0
 800afc2:	60c3      	str	r3, [r0, #12]
 800afc4:	4659      	mov	r1, fp
 800afc6:	f7ff fa2b 	bl	800a420 <__mcmp>
 800afca:	2800      	cmp	r0, #0
 800afcc:	da60      	bge.n	800b090 <_strtod_l+0x868>
 800afce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afd0:	ea53 0308 	orrs.w	r3, r3, r8
 800afd4:	f040 8084 	bne.w	800b0e0 <_strtod_l+0x8b8>
 800afd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d17f      	bne.n	800b0e0 <_strtod_l+0x8b8>
 800afe0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afe4:	0d1b      	lsrs	r3, r3, #20
 800afe6:	051b      	lsls	r3, r3, #20
 800afe8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800afec:	d978      	bls.n	800b0e0 <_strtod_l+0x8b8>
 800afee:	696b      	ldr	r3, [r5, #20]
 800aff0:	b913      	cbnz	r3, 800aff8 <_strtod_l+0x7d0>
 800aff2:	692b      	ldr	r3, [r5, #16]
 800aff4:	2b01      	cmp	r3, #1
 800aff6:	dd73      	ble.n	800b0e0 <_strtod_l+0x8b8>
 800aff8:	4629      	mov	r1, r5
 800affa:	2201      	movs	r2, #1
 800affc:	4620      	mov	r0, r4
 800affe:	f7ff f9a3 	bl	800a348 <__lshift>
 800b002:	4659      	mov	r1, fp
 800b004:	4605      	mov	r5, r0
 800b006:	f7ff fa0b 	bl	800a420 <__mcmp>
 800b00a:	2800      	cmp	r0, #0
 800b00c:	dd68      	ble.n	800b0e0 <_strtod_l+0x8b8>
 800b00e:	9904      	ldr	r1, [sp, #16]
 800b010:	4a54      	ldr	r2, [pc, #336]	; (800b164 <_strtod_l+0x93c>)
 800b012:	464b      	mov	r3, r9
 800b014:	2900      	cmp	r1, #0
 800b016:	f000 8084 	beq.w	800b122 <_strtod_l+0x8fa>
 800b01a:	ea02 0109 	and.w	r1, r2, r9
 800b01e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b022:	dc7e      	bgt.n	800b122 <_strtod_l+0x8fa>
 800b024:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b028:	f77f aeb3 	ble.w	800ad92 <_strtod_l+0x56a>
 800b02c:	4b4e      	ldr	r3, [pc, #312]	; (800b168 <_strtod_l+0x940>)
 800b02e:	4640      	mov	r0, r8
 800b030:	4649      	mov	r1, r9
 800b032:	2200      	movs	r2, #0
 800b034:	f7f5 fae0 	bl	80005f8 <__aeabi_dmul>
 800b038:	4b4a      	ldr	r3, [pc, #296]	; (800b164 <_strtod_l+0x93c>)
 800b03a:	400b      	ands	r3, r1
 800b03c:	4680      	mov	r8, r0
 800b03e:	4689      	mov	r9, r1
 800b040:	2b00      	cmp	r3, #0
 800b042:	f47f ae3f 	bne.w	800acc4 <_strtod_l+0x49c>
 800b046:	2322      	movs	r3, #34	; 0x22
 800b048:	6023      	str	r3, [r4, #0]
 800b04a:	e63b      	b.n	800acc4 <_strtod_l+0x49c>
 800b04c:	f04f 32ff 	mov.w	r2, #4294967295
 800b050:	fa02 f303 	lsl.w	r3, r2, r3
 800b054:	ea03 0808 	and.w	r8, r3, r8
 800b058:	e6e8      	b.n	800ae2c <_strtod_l+0x604>
 800b05a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b05e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b062:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b066:	36e2      	adds	r6, #226	; 0xe2
 800b068:	fa01 f306 	lsl.w	r3, r1, r6
 800b06c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b070:	e748      	b.n	800af04 <_strtod_l+0x6dc>
 800b072:	2100      	movs	r1, #0
 800b074:	2301      	movs	r3, #1
 800b076:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b07a:	e743      	b.n	800af04 <_strtod_l+0x6dc>
 800b07c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b07e:	4632      	mov	r2, r6
 800b080:	4620      	mov	r0, r4
 800b082:	f7ff f961 	bl	800a348 <__lshift>
 800b086:	9016      	str	r0, [sp, #88]	; 0x58
 800b088:	2800      	cmp	r0, #0
 800b08a:	f47f af6b 	bne.w	800af64 <_strtod_l+0x73c>
 800b08e:	e60f      	b.n	800acb0 <_strtod_l+0x488>
 800b090:	46ca      	mov	sl, r9
 800b092:	d171      	bne.n	800b178 <_strtod_l+0x950>
 800b094:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b096:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b09a:	b352      	cbz	r2, 800b0f2 <_strtod_l+0x8ca>
 800b09c:	4a33      	ldr	r2, [pc, #204]	; (800b16c <_strtod_l+0x944>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d12a      	bne.n	800b0f8 <_strtod_l+0x8d0>
 800b0a2:	9b04      	ldr	r3, [sp, #16]
 800b0a4:	4641      	mov	r1, r8
 800b0a6:	b1fb      	cbz	r3, 800b0e8 <_strtod_l+0x8c0>
 800b0a8:	4b2e      	ldr	r3, [pc, #184]	; (800b164 <_strtod_l+0x93c>)
 800b0aa:	ea09 0303 	and.w	r3, r9, r3
 800b0ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b0b2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0b6:	d81a      	bhi.n	800b0ee <_strtod_l+0x8c6>
 800b0b8:	0d1b      	lsrs	r3, r3, #20
 800b0ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b0be:	fa02 f303 	lsl.w	r3, r2, r3
 800b0c2:	4299      	cmp	r1, r3
 800b0c4:	d118      	bne.n	800b0f8 <_strtod_l+0x8d0>
 800b0c6:	4b2a      	ldr	r3, [pc, #168]	; (800b170 <_strtod_l+0x948>)
 800b0c8:	459a      	cmp	sl, r3
 800b0ca:	d102      	bne.n	800b0d2 <_strtod_l+0x8aa>
 800b0cc:	3101      	adds	r1, #1
 800b0ce:	f43f adef 	beq.w	800acb0 <_strtod_l+0x488>
 800b0d2:	4b24      	ldr	r3, [pc, #144]	; (800b164 <_strtod_l+0x93c>)
 800b0d4:	ea0a 0303 	and.w	r3, sl, r3
 800b0d8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b0dc:	f04f 0800 	mov.w	r8, #0
 800b0e0:	9b04      	ldr	r3, [sp, #16]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d1a2      	bne.n	800b02c <_strtod_l+0x804>
 800b0e6:	e5ed      	b.n	800acc4 <_strtod_l+0x49c>
 800b0e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b0ec:	e7e9      	b.n	800b0c2 <_strtod_l+0x89a>
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	e7e7      	b.n	800b0c2 <_strtod_l+0x89a>
 800b0f2:	ea53 0308 	orrs.w	r3, r3, r8
 800b0f6:	d08a      	beq.n	800b00e <_strtod_l+0x7e6>
 800b0f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0fa:	b1e3      	cbz	r3, 800b136 <_strtod_l+0x90e>
 800b0fc:	ea13 0f0a 	tst.w	r3, sl
 800b100:	d0ee      	beq.n	800b0e0 <_strtod_l+0x8b8>
 800b102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b104:	9a04      	ldr	r2, [sp, #16]
 800b106:	4640      	mov	r0, r8
 800b108:	4649      	mov	r1, r9
 800b10a:	b1c3      	cbz	r3, 800b13e <_strtod_l+0x916>
 800b10c:	f7ff fb6f 	bl	800a7ee <sulp>
 800b110:	4602      	mov	r2, r0
 800b112:	460b      	mov	r3, r1
 800b114:	ec51 0b18 	vmov	r0, r1, d8
 800b118:	f7f5 f8b8 	bl	800028c <__adddf3>
 800b11c:	4680      	mov	r8, r0
 800b11e:	4689      	mov	r9, r1
 800b120:	e7de      	b.n	800b0e0 <_strtod_l+0x8b8>
 800b122:	4013      	ands	r3, r2
 800b124:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b128:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b12c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b130:	f04f 38ff 	mov.w	r8, #4294967295
 800b134:	e7d4      	b.n	800b0e0 <_strtod_l+0x8b8>
 800b136:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b138:	ea13 0f08 	tst.w	r3, r8
 800b13c:	e7e0      	b.n	800b100 <_strtod_l+0x8d8>
 800b13e:	f7ff fb56 	bl	800a7ee <sulp>
 800b142:	4602      	mov	r2, r0
 800b144:	460b      	mov	r3, r1
 800b146:	ec51 0b18 	vmov	r0, r1, d8
 800b14a:	f7f5 f89d 	bl	8000288 <__aeabi_dsub>
 800b14e:	2200      	movs	r2, #0
 800b150:	2300      	movs	r3, #0
 800b152:	4680      	mov	r8, r0
 800b154:	4689      	mov	r9, r1
 800b156:	f7f5 fcb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b15a:	2800      	cmp	r0, #0
 800b15c:	d0c0      	beq.n	800b0e0 <_strtod_l+0x8b8>
 800b15e:	e618      	b.n	800ad92 <_strtod_l+0x56a>
 800b160:	fffffc02 	.word	0xfffffc02
 800b164:	7ff00000 	.word	0x7ff00000
 800b168:	39500000 	.word	0x39500000
 800b16c:	000fffff 	.word	0x000fffff
 800b170:	7fefffff 	.word	0x7fefffff
 800b174:	0800ea08 	.word	0x0800ea08
 800b178:	4659      	mov	r1, fp
 800b17a:	4628      	mov	r0, r5
 800b17c:	f7ff fac0 	bl	800a700 <__ratio>
 800b180:	ec57 6b10 	vmov	r6, r7, d0
 800b184:	ee10 0a10 	vmov	r0, s0
 800b188:	2200      	movs	r2, #0
 800b18a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b18e:	4639      	mov	r1, r7
 800b190:	f7f5 fcae 	bl	8000af0 <__aeabi_dcmple>
 800b194:	2800      	cmp	r0, #0
 800b196:	d071      	beq.n	800b27c <_strtod_l+0xa54>
 800b198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d17c      	bne.n	800b298 <_strtod_l+0xa70>
 800b19e:	f1b8 0f00 	cmp.w	r8, #0
 800b1a2:	d15a      	bne.n	800b25a <_strtod_l+0xa32>
 800b1a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d15d      	bne.n	800b268 <_strtod_l+0xa40>
 800b1ac:	4b90      	ldr	r3, [pc, #576]	; (800b3f0 <_strtod_l+0xbc8>)
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	4630      	mov	r0, r6
 800b1b2:	4639      	mov	r1, r7
 800b1b4:	f7f5 fc92 	bl	8000adc <__aeabi_dcmplt>
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	d15c      	bne.n	800b276 <_strtod_l+0xa4e>
 800b1bc:	4630      	mov	r0, r6
 800b1be:	4639      	mov	r1, r7
 800b1c0:	4b8c      	ldr	r3, [pc, #560]	; (800b3f4 <_strtod_l+0xbcc>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f7f5 fa18 	bl	80005f8 <__aeabi_dmul>
 800b1c8:	4606      	mov	r6, r0
 800b1ca:	460f      	mov	r7, r1
 800b1cc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b1d0:	9606      	str	r6, [sp, #24]
 800b1d2:	9307      	str	r3, [sp, #28]
 800b1d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1d8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b1dc:	4b86      	ldr	r3, [pc, #536]	; (800b3f8 <_strtod_l+0xbd0>)
 800b1de:	ea0a 0303 	and.w	r3, sl, r3
 800b1e2:	930d      	str	r3, [sp, #52]	; 0x34
 800b1e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1e6:	4b85      	ldr	r3, [pc, #532]	; (800b3fc <_strtod_l+0xbd4>)
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	f040 8090 	bne.w	800b30e <_strtod_l+0xae6>
 800b1ee:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b1f2:	ec49 8b10 	vmov	d0, r8, r9
 800b1f6:	f7ff f9b9 	bl	800a56c <__ulp>
 800b1fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1fe:	ec51 0b10 	vmov	r0, r1, d0
 800b202:	f7f5 f9f9 	bl	80005f8 <__aeabi_dmul>
 800b206:	4642      	mov	r2, r8
 800b208:	464b      	mov	r3, r9
 800b20a:	f7f5 f83f 	bl	800028c <__adddf3>
 800b20e:	460b      	mov	r3, r1
 800b210:	4979      	ldr	r1, [pc, #484]	; (800b3f8 <_strtod_l+0xbd0>)
 800b212:	4a7b      	ldr	r2, [pc, #492]	; (800b400 <_strtod_l+0xbd8>)
 800b214:	4019      	ands	r1, r3
 800b216:	4291      	cmp	r1, r2
 800b218:	4680      	mov	r8, r0
 800b21a:	d944      	bls.n	800b2a6 <_strtod_l+0xa7e>
 800b21c:	ee18 2a90 	vmov	r2, s17
 800b220:	4b78      	ldr	r3, [pc, #480]	; (800b404 <_strtod_l+0xbdc>)
 800b222:	429a      	cmp	r2, r3
 800b224:	d104      	bne.n	800b230 <_strtod_l+0xa08>
 800b226:	ee18 3a10 	vmov	r3, s16
 800b22a:	3301      	adds	r3, #1
 800b22c:	f43f ad40 	beq.w	800acb0 <_strtod_l+0x488>
 800b230:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b404 <_strtod_l+0xbdc>
 800b234:	f04f 38ff 	mov.w	r8, #4294967295
 800b238:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b23a:	4620      	mov	r0, r4
 800b23c:	f7fe fe6a 	bl	8009f14 <_Bfree>
 800b240:	9905      	ldr	r1, [sp, #20]
 800b242:	4620      	mov	r0, r4
 800b244:	f7fe fe66 	bl	8009f14 <_Bfree>
 800b248:	4659      	mov	r1, fp
 800b24a:	4620      	mov	r0, r4
 800b24c:	f7fe fe62 	bl	8009f14 <_Bfree>
 800b250:	4629      	mov	r1, r5
 800b252:	4620      	mov	r0, r4
 800b254:	f7fe fe5e 	bl	8009f14 <_Bfree>
 800b258:	e609      	b.n	800ae6e <_strtod_l+0x646>
 800b25a:	f1b8 0f01 	cmp.w	r8, #1
 800b25e:	d103      	bne.n	800b268 <_strtod_l+0xa40>
 800b260:	f1b9 0f00 	cmp.w	r9, #0
 800b264:	f43f ad95 	beq.w	800ad92 <_strtod_l+0x56a>
 800b268:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b3c0 <_strtod_l+0xb98>
 800b26c:	4f60      	ldr	r7, [pc, #384]	; (800b3f0 <_strtod_l+0xbc8>)
 800b26e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b272:	2600      	movs	r6, #0
 800b274:	e7ae      	b.n	800b1d4 <_strtod_l+0x9ac>
 800b276:	4f5f      	ldr	r7, [pc, #380]	; (800b3f4 <_strtod_l+0xbcc>)
 800b278:	2600      	movs	r6, #0
 800b27a:	e7a7      	b.n	800b1cc <_strtod_l+0x9a4>
 800b27c:	4b5d      	ldr	r3, [pc, #372]	; (800b3f4 <_strtod_l+0xbcc>)
 800b27e:	4630      	mov	r0, r6
 800b280:	4639      	mov	r1, r7
 800b282:	2200      	movs	r2, #0
 800b284:	f7f5 f9b8 	bl	80005f8 <__aeabi_dmul>
 800b288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b28a:	4606      	mov	r6, r0
 800b28c:	460f      	mov	r7, r1
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d09c      	beq.n	800b1cc <_strtod_l+0x9a4>
 800b292:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b296:	e79d      	b.n	800b1d4 <_strtod_l+0x9ac>
 800b298:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b3c8 <_strtod_l+0xba0>
 800b29c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2a0:	ec57 6b17 	vmov	r6, r7, d7
 800b2a4:	e796      	b.n	800b1d4 <_strtod_l+0x9ac>
 800b2a6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b2aa:	9b04      	ldr	r3, [sp, #16]
 800b2ac:	46ca      	mov	sl, r9
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d1c2      	bne.n	800b238 <_strtod_l+0xa10>
 800b2b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b2b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2b8:	0d1b      	lsrs	r3, r3, #20
 800b2ba:	051b      	lsls	r3, r3, #20
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d1bb      	bne.n	800b238 <_strtod_l+0xa10>
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	f7f5 fcf8 	bl	8000cb8 <__aeabi_d2lz>
 800b2c8:	f7f5 f968 	bl	800059c <__aeabi_l2d>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	460b      	mov	r3, r1
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	4639      	mov	r1, r7
 800b2d4:	f7f4 ffd8 	bl	8000288 <__aeabi_dsub>
 800b2d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2de:	ea43 0308 	orr.w	r3, r3, r8
 800b2e2:	4313      	orrs	r3, r2
 800b2e4:	4606      	mov	r6, r0
 800b2e6:	460f      	mov	r7, r1
 800b2e8:	d054      	beq.n	800b394 <_strtod_l+0xb6c>
 800b2ea:	a339      	add	r3, pc, #228	; (adr r3, 800b3d0 <_strtod_l+0xba8>)
 800b2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f0:	f7f5 fbf4 	bl	8000adc <__aeabi_dcmplt>
 800b2f4:	2800      	cmp	r0, #0
 800b2f6:	f47f ace5 	bne.w	800acc4 <_strtod_l+0x49c>
 800b2fa:	a337      	add	r3, pc, #220	; (adr r3, 800b3d8 <_strtod_l+0xbb0>)
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	4630      	mov	r0, r6
 800b302:	4639      	mov	r1, r7
 800b304:	f7f5 fc08 	bl	8000b18 <__aeabi_dcmpgt>
 800b308:	2800      	cmp	r0, #0
 800b30a:	d095      	beq.n	800b238 <_strtod_l+0xa10>
 800b30c:	e4da      	b.n	800acc4 <_strtod_l+0x49c>
 800b30e:	9b04      	ldr	r3, [sp, #16]
 800b310:	b333      	cbz	r3, 800b360 <_strtod_l+0xb38>
 800b312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b314:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b318:	d822      	bhi.n	800b360 <_strtod_l+0xb38>
 800b31a:	a331      	add	r3, pc, #196	; (adr r3, 800b3e0 <_strtod_l+0xbb8>)
 800b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b320:	4630      	mov	r0, r6
 800b322:	4639      	mov	r1, r7
 800b324:	f7f5 fbe4 	bl	8000af0 <__aeabi_dcmple>
 800b328:	b1a0      	cbz	r0, 800b354 <_strtod_l+0xb2c>
 800b32a:	4639      	mov	r1, r7
 800b32c:	4630      	mov	r0, r6
 800b32e:	f7f5 fc3b 	bl	8000ba8 <__aeabi_d2uiz>
 800b332:	2801      	cmp	r0, #1
 800b334:	bf38      	it	cc
 800b336:	2001      	movcc	r0, #1
 800b338:	f7f5 f8e4 	bl	8000504 <__aeabi_ui2d>
 800b33c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b33e:	4606      	mov	r6, r0
 800b340:	460f      	mov	r7, r1
 800b342:	bb23      	cbnz	r3, 800b38e <_strtod_l+0xb66>
 800b344:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b348:	9010      	str	r0, [sp, #64]	; 0x40
 800b34a:	9311      	str	r3, [sp, #68]	; 0x44
 800b34c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b350:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b354:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b356:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b358:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b35c:	1a9b      	subs	r3, r3, r2
 800b35e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b360:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b364:	eeb0 0a48 	vmov.f32	s0, s16
 800b368:	eef0 0a68 	vmov.f32	s1, s17
 800b36c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b370:	f7ff f8fc 	bl	800a56c <__ulp>
 800b374:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b378:	ec53 2b10 	vmov	r2, r3, d0
 800b37c:	f7f5 f93c 	bl	80005f8 <__aeabi_dmul>
 800b380:	ec53 2b18 	vmov	r2, r3, d8
 800b384:	f7f4 ff82 	bl	800028c <__adddf3>
 800b388:	4680      	mov	r8, r0
 800b38a:	4689      	mov	r9, r1
 800b38c:	e78d      	b.n	800b2aa <_strtod_l+0xa82>
 800b38e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b392:	e7db      	b.n	800b34c <_strtod_l+0xb24>
 800b394:	a314      	add	r3, pc, #80	; (adr r3, 800b3e8 <_strtod_l+0xbc0>)
 800b396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b39a:	f7f5 fb9f 	bl	8000adc <__aeabi_dcmplt>
 800b39e:	e7b3      	b.n	800b308 <_strtod_l+0xae0>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	930a      	str	r3, [sp, #40]	; 0x28
 800b3a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3a8:	6013      	str	r3, [r2, #0]
 800b3aa:	f7ff ba7c 	b.w	800a8a6 <_strtod_l+0x7e>
 800b3ae:	2a65      	cmp	r2, #101	; 0x65
 800b3b0:	f43f ab75 	beq.w	800aa9e <_strtod_l+0x276>
 800b3b4:	2a45      	cmp	r2, #69	; 0x45
 800b3b6:	f43f ab72 	beq.w	800aa9e <_strtod_l+0x276>
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	f7ff bbaa 	b.w	800ab14 <_strtod_l+0x2ec>
 800b3c0:	00000000 	.word	0x00000000
 800b3c4:	bff00000 	.word	0xbff00000
 800b3c8:	00000000 	.word	0x00000000
 800b3cc:	3ff00000 	.word	0x3ff00000
 800b3d0:	94a03595 	.word	0x94a03595
 800b3d4:	3fdfffff 	.word	0x3fdfffff
 800b3d8:	35afe535 	.word	0x35afe535
 800b3dc:	3fe00000 	.word	0x3fe00000
 800b3e0:	ffc00000 	.word	0xffc00000
 800b3e4:	41dfffff 	.word	0x41dfffff
 800b3e8:	94a03595 	.word	0x94a03595
 800b3ec:	3fcfffff 	.word	0x3fcfffff
 800b3f0:	3ff00000 	.word	0x3ff00000
 800b3f4:	3fe00000 	.word	0x3fe00000
 800b3f8:	7ff00000 	.word	0x7ff00000
 800b3fc:	7fe00000 	.word	0x7fe00000
 800b400:	7c9fffff 	.word	0x7c9fffff
 800b404:	7fefffff 	.word	0x7fefffff

0800b408 <_strtod_r>:
 800b408:	4b01      	ldr	r3, [pc, #4]	; (800b410 <_strtod_r+0x8>)
 800b40a:	f7ff ba0d 	b.w	800a828 <_strtod_l>
 800b40e:	bf00      	nop
 800b410:	20000068 	.word	0x20000068

0800b414 <_strtol_l.constprop.0>:
 800b414:	2b01      	cmp	r3, #1
 800b416:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b41a:	d001      	beq.n	800b420 <_strtol_l.constprop.0+0xc>
 800b41c:	2b24      	cmp	r3, #36	; 0x24
 800b41e:	d906      	bls.n	800b42e <_strtol_l.constprop.0+0x1a>
 800b420:	f7fd fe3c 	bl	800909c <__errno>
 800b424:	2316      	movs	r3, #22
 800b426:	6003      	str	r3, [r0, #0]
 800b428:	2000      	movs	r0, #0
 800b42a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b42e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b514 <_strtol_l.constprop.0+0x100>
 800b432:	460d      	mov	r5, r1
 800b434:	462e      	mov	r6, r5
 800b436:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b43a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b43e:	f017 0708 	ands.w	r7, r7, #8
 800b442:	d1f7      	bne.n	800b434 <_strtol_l.constprop.0+0x20>
 800b444:	2c2d      	cmp	r4, #45	; 0x2d
 800b446:	d132      	bne.n	800b4ae <_strtol_l.constprop.0+0x9a>
 800b448:	782c      	ldrb	r4, [r5, #0]
 800b44a:	2701      	movs	r7, #1
 800b44c:	1cb5      	adds	r5, r6, #2
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d05b      	beq.n	800b50a <_strtol_l.constprop.0+0xf6>
 800b452:	2b10      	cmp	r3, #16
 800b454:	d109      	bne.n	800b46a <_strtol_l.constprop.0+0x56>
 800b456:	2c30      	cmp	r4, #48	; 0x30
 800b458:	d107      	bne.n	800b46a <_strtol_l.constprop.0+0x56>
 800b45a:	782c      	ldrb	r4, [r5, #0]
 800b45c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b460:	2c58      	cmp	r4, #88	; 0x58
 800b462:	d14d      	bne.n	800b500 <_strtol_l.constprop.0+0xec>
 800b464:	786c      	ldrb	r4, [r5, #1]
 800b466:	2310      	movs	r3, #16
 800b468:	3502      	adds	r5, #2
 800b46a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b46e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b472:	f04f 0e00 	mov.w	lr, #0
 800b476:	fbb8 f9f3 	udiv	r9, r8, r3
 800b47a:	4676      	mov	r6, lr
 800b47c:	fb03 8a19 	mls	sl, r3, r9, r8
 800b480:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b484:	f1bc 0f09 	cmp.w	ip, #9
 800b488:	d816      	bhi.n	800b4b8 <_strtol_l.constprop.0+0xa4>
 800b48a:	4664      	mov	r4, ip
 800b48c:	42a3      	cmp	r3, r4
 800b48e:	dd24      	ble.n	800b4da <_strtol_l.constprop.0+0xc6>
 800b490:	f1be 3fff 	cmp.w	lr, #4294967295
 800b494:	d008      	beq.n	800b4a8 <_strtol_l.constprop.0+0x94>
 800b496:	45b1      	cmp	r9, r6
 800b498:	d31c      	bcc.n	800b4d4 <_strtol_l.constprop.0+0xc0>
 800b49a:	d101      	bne.n	800b4a0 <_strtol_l.constprop.0+0x8c>
 800b49c:	45a2      	cmp	sl, r4
 800b49e:	db19      	blt.n	800b4d4 <_strtol_l.constprop.0+0xc0>
 800b4a0:	fb06 4603 	mla	r6, r6, r3, r4
 800b4a4:	f04f 0e01 	mov.w	lr, #1
 800b4a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4ac:	e7e8      	b.n	800b480 <_strtol_l.constprop.0+0x6c>
 800b4ae:	2c2b      	cmp	r4, #43	; 0x2b
 800b4b0:	bf04      	itt	eq
 800b4b2:	782c      	ldrbeq	r4, [r5, #0]
 800b4b4:	1cb5      	addeq	r5, r6, #2
 800b4b6:	e7ca      	b.n	800b44e <_strtol_l.constprop.0+0x3a>
 800b4b8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b4bc:	f1bc 0f19 	cmp.w	ip, #25
 800b4c0:	d801      	bhi.n	800b4c6 <_strtol_l.constprop.0+0xb2>
 800b4c2:	3c37      	subs	r4, #55	; 0x37
 800b4c4:	e7e2      	b.n	800b48c <_strtol_l.constprop.0+0x78>
 800b4c6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b4ca:	f1bc 0f19 	cmp.w	ip, #25
 800b4ce:	d804      	bhi.n	800b4da <_strtol_l.constprop.0+0xc6>
 800b4d0:	3c57      	subs	r4, #87	; 0x57
 800b4d2:	e7db      	b.n	800b48c <_strtol_l.constprop.0+0x78>
 800b4d4:	f04f 3eff 	mov.w	lr, #4294967295
 800b4d8:	e7e6      	b.n	800b4a8 <_strtol_l.constprop.0+0x94>
 800b4da:	f1be 3fff 	cmp.w	lr, #4294967295
 800b4de:	d105      	bne.n	800b4ec <_strtol_l.constprop.0+0xd8>
 800b4e0:	2322      	movs	r3, #34	; 0x22
 800b4e2:	6003      	str	r3, [r0, #0]
 800b4e4:	4646      	mov	r6, r8
 800b4e6:	b942      	cbnz	r2, 800b4fa <_strtol_l.constprop.0+0xe6>
 800b4e8:	4630      	mov	r0, r6
 800b4ea:	e79e      	b.n	800b42a <_strtol_l.constprop.0+0x16>
 800b4ec:	b107      	cbz	r7, 800b4f0 <_strtol_l.constprop.0+0xdc>
 800b4ee:	4276      	negs	r6, r6
 800b4f0:	2a00      	cmp	r2, #0
 800b4f2:	d0f9      	beq.n	800b4e8 <_strtol_l.constprop.0+0xd4>
 800b4f4:	f1be 0f00 	cmp.w	lr, #0
 800b4f8:	d000      	beq.n	800b4fc <_strtol_l.constprop.0+0xe8>
 800b4fa:	1e69      	subs	r1, r5, #1
 800b4fc:	6011      	str	r1, [r2, #0]
 800b4fe:	e7f3      	b.n	800b4e8 <_strtol_l.constprop.0+0xd4>
 800b500:	2430      	movs	r4, #48	; 0x30
 800b502:	2b00      	cmp	r3, #0
 800b504:	d1b1      	bne.n	800b46a <_strtol_l.constprop.0+0x56>
 800b506:	2308      	movs	r3, #8
 800b508:	e7af      	b.n	800b46a <_strtol_l.constprop.0+0x56>
 800b50a:	2c30      	cmp	r4, #48	; 0x30
 800b50c:	d0a5      	beq.n	800b45a <_strtol_l.constprop.0+0x46>
 800b50e:	230a      	movs	r3, #10
 800b510:	e7ab      	b.n	800b46a <_strtol_l.constprop.0+0x56>
 800b512:	bf00      	nop
 800b514:	0800ea31 	.word	0x0800ea31

0800b518 <_strtol_r>:
 800b518:	f7ff bf7c 	b.w	800b414 <_strtol_l.constprop.0>

0800b51c <__ssputs_r>:
 800b51c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b520:	688e      	ldr	r6, [r1, #8]
 800b522:	461f      	mov	r7, r3
 800b524:	42be      	cmp	r6, r7
 800b526:	680b      	ldr	r3, [r1, #0]
 800b528:	4682      	mov	sl, r0
 800b52a:	460c      	mov	r4, r1
 800b52c:	4690      	mov	r8, r2
 800b52e:	d82c      	bhi.n	800b58a <__ssputs_r+0x6e>
 800b530:	898a      	ldrh	r2, [r1, #12]
 800b532:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b536:	d026      	beq.n	800b586 <__ssputs_r+0x6a>
 800b538:	6965      	ldr	r5, [r4, #20]
 800b53a:	6909      	ldr	r1, [r1, #16]
 800b53c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b540:	eba3 0901 	sub.w	r9, r3, r1
 800b544:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b548:	1c7b      	adds	r3, r7, #1
 800b54a:	444b      	add	r3, r9
 800b54c:	106d      	asrs	r5, r5, #1
 800b54e:	429d      	cmp	r5, r3
 800b550:	bf38      	it	cc
 800b552:	461d      	movcc	r5, r3
 800b554:	0553      	lsls	r3, r2, #21
 800b556:	d527      	bpl.n	800b5a8 <__ssputs_r+0x8c>
 800b558:	4629      	mov	r1, r5
 800b55a:	f7fc fd15 	bl	8007f88 <_malloc_r>
 800b55e:	4606      	mov	r6, r0
 800b560:	b360      	cbz	r0, 800b5bc <__ssputs_r+0xa0>
 800b562:	6921      	ldr	r1, [r4, #16]
 800b564:	464a      	mov	r2, r9
 800b566:	f000 fa0b 	bl	800b980 <memcpy>
 800b56a:	89a3      	ldrh	r3, [r4, #12]
 800b56c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b574:	81a3      	strh	r3, [r4, #12]
 800b576:	6126      	str	r6, [r4, #16]
 800b578:	6165      	str	r5, [r4, #20]
 800b57a:	444e      	add	r6, r9
 800b57c:	eba5 0509 	sub.w	r5, r5, r9
 800b580:	6026      	str	r6, [r4, #0]
 800b582:	60a5      	str	r5, [r4, #8]
 800b584:	463e      	mov	r6, r7
 800b586:	42be      	cmp	r6, r7
 800b588:	d900      	bls.n	800b58c <__ssputs_r+0x70>
 800b58a:	463e      	mov	r6, r7
 800b58c:	6820      	ldr	r0, [r4, #0]
 800b58e:	4632      	mov	r2, r6
 800b590:	4641      	mov	r1, r8
 800b592:	f000 f9c9 	bl	800b928 <memmove>
 800b596:	68a3      	ldr	r3, [r4, #8]
 800b598:	1b9b      	subs	r3, r3, r6
 800b59a:	60a3      	str	r3, [r4, #8]
 800b59c:	6823      	ldr	r3, [r4, #0]
 800b59e:	4433      	add	r3, r6
 800b5a0:	6023      	str	r3, [r4, #0]
 800b5a2:	2000      	movs	r0, #0
 800b5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a8:	462a      	mov	r2, r5
 800b5aa:	f000 fd9e 	bl	800c0ea <_realloc_r>
 800b5ae:	4606      	mov	r6, r0
 800b5b0:	2800      	cmp	r0, #0
 800b5b2:	d1e0      	bne.n	800b576 <__ssputs_r+0x5a>
 800b5b4:	6921      	ldr	r1, [r4, #16]
 800b5b6:	4650      	mov	r0, sl
 800b5b8:	f7fe fc20 	bl	8009dfc <_free_r>
 800b5bc:	230c      	movs	r3, #12
 800b5be:	f8ca 3000 	str.w	r3, [sl]
 800b5c2:	89a3      	ldrh	r3, [r4, #12]
 800b5c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5c8:	81a3      	strh	r3, [r4, #12]
 800b5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ce:	e7e9      	b.n	800b5a4 <__ssputs_r+0x88>

0800b5d0 <_svfiprintf_r>:
 800b5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d4:	4698      	mov	r8, r3
 800b5d6:	898b      	ldrh	r3, [r1, #12]
 800b5d8:	061b      	lsls	r3, r3, #24
 800b5da:	b09d      	sub	sp, #116	; 0x74
 800b5dc:	4607      	mov	r7, r0
 800b5de:	460d      	mov	r5, r1
 800b5e0:	4614      	mov	r4, r2
 800b5e2:	d50e      	bpl.n	800b602 <_svfiprintf_r+0x32>
 800b5e4:	690b      	ldr	r3, [r1, #16]
 800b5e6:	b963      	cbnz	r3, 800b602 <_svfiprintf_r+0x32>
 800b5e8:	2140      	movs	r1, #64	; 0x40
 800b5ea:	f7fc fccd 	bl	8007f88 <_malloc_r>
 800b5ee:	6028      	str	r0, [r5, #0]
 800b5f0:	6128      	str	r0, [r5, #16]
 800b5f2:	b920      	cbnz	r0, 800b5fe <_svfiprintf_r+0x2e>
 800b5f4:	230c      	movs	r3, #12
 800b5f6:	603b      	str	r3, [r7, #0]
 800b5f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5fc:	e0d0      	b.n	800b7a0 <_svfiprintf_r+0x1d0>
 800b5fe:	2340      	movs	r3, #64	; 0x40
 800b600:	616b      	str	r3, [r5, #20]
 800b602:	2300      	movs	r3, #0
 800b604:	9309      	str	r3, [sp, #36]	; 0x24
 800b606:	2320      	movs	r3, #32
 800b608:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b60c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b610:	2330      	movs	r3, #48	; 0x30
 800b612:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b7b8 <_svfiprintf_r+0x1e8>
 800b616:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b61a:	f04f 0901 	mov.w	r9, #1
 800b61e:	4623      	mov	r3, r4
 800b620:	469a      	mov	sl, r3
 800b622:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b626:	b10a      	cbz	r2, 800b62c <_svfiprintf_r+0x5c>
 800b628:	2a25      	cmp	r2, #37	; 0x25
 800b62a:	d1f9      	bne.n	800b620 <_svfiprintf_r+0x50>
 800b62c:	ebba 0b04 	subs.w	fp, sl, r4
 800b630:	d00b      	beq.n	800b64a <_svfiprintf_r+0x7a>
 800b632:	465b      	mov	r3, fp
 800b634:	4622      	mov	r2, r4
 800b636:	4629      	mov	r1, r5
 800b638:	4638      	mov	r0, r7
 800b63a:	f7ff ff6f 	bl	800b51c <__ssputs_r>
 800b63e:	3001      	adds	r0, #1
 800b640:	f000 80a9 	beq.w	800b796 <_svfiprintf_r+0x1c6>
 800b644:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b646:	445a      	add	r2, fp
 800b648:	9209      	str	r2, [sp, #36]	; 0x24
 800b64a:	f89a 3000 	ldrb.w	r3, [sl]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	f000 80a1 	beq.w	800b796 <_svfiprintf_r+0x1c6>
 800b654:	2300      	movs	r3, #0
 800b656:	f04f 32ff 	mov.w	r2, #4294967295
 800b65a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b65e:	f10a 0a01 	add.w	sl, sl, #1
 800b662:	9304      	str	r3, [sp, #16]
 800b664:	9307      	str	r3, [sp, #28]
 800b666:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b66a:	931a      	str	r3, [sp, #104]	; 0x68
 800b66c:	4654      	mov	r4, sl
 800b66e:	2205      	movs	r2, #5
 800b670:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b674:	4850      	ldr	r0, [pc, #320]	; (800b7b8 <_svfiprintf_r+0x1e8>)
 800b676:	f7f4 fdab 	bl	80001d0 <memchr>
 800b67a:	9a04      	ldr	r2, [sp, #16]
 800b67c:	b9d8      	cbnz	r0, 800b6b6 <_svfiprintf_r+0xe6>
 800b67e:	06d0      	lsls	r0, r2, #27
 800b680:	bf44      	itt	mi
 800b682:	2320      	movmi	r3, #32
 800b684:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b688:	0711      	lsls	r1, r2, #28
 800b68a:	bf44      	itt	mi
 800b68c:	232b      	movmi	r3, #43	; 0x2b
 800b68e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b692:	f89a 3000 	ldrb.w	r3, [sl]
 800b696:	2b2a      	cmp	r3, #42	; 0x2a
 800b698:	d015      	beq.n	800b6c6 <_svfiprintf_r+0xf6>
 800b69a:	9a07      	ldr	r2, [sp, #28]
 800b69c:	4654      	mov	r4, sl
 800b69e:	2000      	movs	r0, #0
 800b6a0:	f04f 0c0a 	mov.w	ip, #10
 800b6a4:	4621      	mov	r1, r4
 800b6a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6aa:	3b30      	subs	r3, #48	; 0x30
 800b6ac:	2b09      	cmp	r3, #9
 800b6ae:	d94d      	bls.n	800b74c <_svfiprintf_r+0x17c>
 800b6b0:	b1b0      	cbz	r0, 800b6e0 <_svfiprintf_r+0x110>
 800b6b2:	9207      	str	r2, [sp, #28]
 800b6b4:	e014      	b.n	800b6e0 <_svfiprintf_r+0x110>
 800b6b6:	eba0 0308 	sub.w	r3, r0, r8
 800b6ba:	fa09 f303 	lsl.w	r3, r9, r3
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	9304      	str	r3, [sp, #16]
 800b6c2:	46a2      	mov	sl, r4
 800b6c4:	e7d2      	b.n	800b66c <_svfiprintf_r+0x9c>
 800b6c6:	9b03      	ldr	r3, [sp, #12]
 800b6c8:	1d19      	adds	r1, r3, #4
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	9103      	str	r1, [sp, #12]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	bfbb      	ittet	lt
 800b6d2:	425b      	neglt	r3, r3
 800b6d4:	f042 0202 	orrlt.w	r2, r2, #2
 800b6d8:	9307      	strge	r3, [sp, #28]
 800b6da:	9307      	strlt	r3, [sp, #28]
 800b6dc:	bfb8      	it	lt
 800b6de:	9204      	strlt	r2, [sp, #16]
 800b6e0:	7823      	ldrb	r3, [r4, #0]
 800b6e2:	2b2e      	cmp	r3, #46	; 0x2e
 800b6e4:	d10c      	bne.n	800b700 <_svfiprintf_r+0x130>
 800b6e6:	7863      	ldrb	r3, [r4, #1]
 800b6e8:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ea:	d134      	bne.n	800b756 <_svfiprintf_r+0x186>
 800b6ec:	9b03      	ldr	r3, [sp, #12]
 800b6ee:	1d1a      	adds	r2, r3, #4
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	9203      	str	r2, [sp, #12]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	bfb8      	it	lt
 800b6f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b6fc:	3402      	adds	r4, #2
 800b6fe:	9305      	str	r3, [sp, #20]
 800b700:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b7c8 <_svfiprintf_r+0x1f8>
 800b704:	7821      	ldrb	r1, [r4, #0]
 800b706:	2203      	movs	r2, #3
 800b708:	4650      	mov	r0, sl
 800b70a:	f7f4 fd61 	bl	80001d0 <memchr>
 800b70e:	b138      	cbz	r0, 800b720 <_svfiprintf_r+0x150>
 800b710:	9b04      	ldr	r3, [sp, #16]
 800b712:	eba0 000a 	sub.w	r0, r0, sl
 800b716:	2240      	movs	r2, #64	; 0x40
 800b718:	4082      	lsls	r2, r0
 800b71a:	4313      	orrs	r3, r2
 800b71c:	3401      	adds	r4, #1
 800b71e:	9304      	str	r3, [sp, #16]
 800b720:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b724:	4825      	ldr	r0, [pc, #148]	; (800b7bc <_svfiprintf_r+0x1ec>)
 800b726:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b72a:	2206      	movs	r2, #6
 800b72c:	f7f4 fd50 	bl	80001d0 <memchr>
 800b730:	2800      	cmp	r0, #0
 800b732:	d038      	beq.n	800b7a6 <_svfiprintf_r+0x1d6>
 800b734:	4b22      	ldr	r3, [pc, #136]	; (800b7c0 <_svfiprintf_r+0x1f0>)
 800b736:	bb1b      	cbnz	r3, 800b780 <_svfiprintf_r+0x1b0>
 800b738:	9b03      	ldr	r3, [sp, #12]
 800b73a:	3307      	adds	r3, #7
 800b73c:	f023 0307 	bic.w	r3, r3, #7
 800b740:	3308      	adds	r3, #8
 800b742:	9303      	str	r3, [sp, #12]
 800b744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b746:	4433      	add	r3, r6
 800b748:	9309      	str	r3, [sp, #36]	; 0x24
 800b74a:	e768      	b.n	800b61e <_svfiprintf_r+0x4e>
 800b74c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b750:	460c      	mov	r4, r1
 800b752:	2001      	movs	r0, #1
 800b754:	e7a6      	b.n	800b6a4 <_svfiprintf_r+0xd4>
 800b756:	2300      	movs	r3, #0
 800b758:	3401      	adds	r4, #1
 800b75a:	9305      	str	r3, [sp, #20]
 800b75c:	4619      	mov	r1, r3
 800b75e:	f04f 0c0a 	mov.w	ip, #10
 800b762:	4620      	mov	r0, r4
 800b764:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b768:	3a30      	subs	r2, #48	; 0x30
 800b76a:	2a09      	cmp	r2, #9
 800b76c:	d903      	bls.n	800b776 <_svfiprintf_r+0x1a6>
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d0c6      	beq.n	800b700 <_svfiprintf_r+0x130>
 800b772:	9105      	str	r1, [sp, #20]
 800b774:	e7c4      	b.n	800b700 <_svfiprintf_r+0x130>
 800b776:	fb0c 2101 	mla	r1, ip, r1, r2
 800b77a:	4604      	mov	r4, r0
 800b77c:	2301      	movs	r3, #1
 800b77e:	e7f0      	b.n	800b762 <_svfiprintf_r+0x192>
 800b780:	ab03      	add	r3, sp, #12
 800b782:	9300      	str	r3, [sp, #0]
 800b784:	462a      	mov	r2, r5
 800b786:	4b0f      	ldr	r3, [pc, #60]	; (800b7c4 <_svfiprintf_r+0x1f4>)
 800b788:	a904      	add	r1, sp, #16
 800b78a:	4638      	mov	r0, r7
 800b78c:	f7fc fd28 	bl	80081e0 <_printf_float>
 800b790:	1c42      	adds	r2, r0, #1
 800b792:	4606      	mov	r6, r0
 800b794:	d1d6      	bne.n	800b744 <_svfiprintf_r+0x174>
 800b796:	89ab      	ldrh	r3, [r5, #12]
 800b798:	065b      	lsls	r3, r3, #25
 800b79a:	f53f af2d 	bmi.w	800b5f8 <_svfiprintf_r+0x28>
 800b79e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7a0:	b01d      	add	sp, #116	; 0x74
 800b7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a6:	ab03      	add	r3, sp, #12
 800b7a8:	9300      	str	r3, [sp, #0]
 800b7aa:	462a      	mov	r2, r5
 800b7ac:	4b05      	ldr	r3, [pc, #20]	; (800b7c4 <_svfiprintf_r+0x1f4>)
 800b7ae:	a904      	add	r1, sp, #16
 800b7b0:	4638      	mov	r0, r7
 800b7b2:	f7fc ffb9 	bl	8008728 <_printf_i>
 800b7b6:	e7eb      	b.n	800b790 <_svfiprintf_r+0x1c0>
 800b7b8:	0800eb31 	.word	0x0800eb31
 800b7bc:	0800eb3b 	.word	0x0800eb3b
 800b7c0:	080081e1 	.word	0x080081e1
 800b7c4:	0800b51d 	.word	0x0800b51d
 800b7c8:	0800eb37 	.word	0x0800eb37

0800b7cc <__sflush_r>:
 800b7cc:	898a      	ldrh	r2, [r1, #12]
 800b7ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	0710      	lsls	r0, r2, #28
 800b7d6:	460c      	mov	r4, r1
 800b7d8:	d458      	bmi.n	800b88c <__sflush_r+0xc0>
 800b7da:	684b      	ldr	r3, [r1, #4]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	dc05      	bgt.n	800b7ec <__sflush_r+0x20>
 800b7e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	dc02      	bgt.n	800b7ec <__sflush_r+0x20>
 800b7e6:	2000      	movs	r0, #0
 800b7e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7ee:	2e00      	cmp	r6, #0
 800b7f0:	d0f9      	beq.n	800b7e6 <__sflush_r+0x1a>
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b7f8:	682f      	ldr	r7, [r5, #0]
 800b7fa:	6a21      	ldr	r1, [r4, #32]
 800b7fc:	602b      	str	r3, [r5, #0]
 800b7fe:	d032      	beq.n	800b866 <__sflush_r+0x9a>
 800b800:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b802:	89a3      	ldrh	r3, [r4, #12]
 800b804:	075a      	lsls	r2, r3, #29
 800b806:	d505      	bpl.n	800b814 <__sflush_r+0x48>
 800b808:	6863      	ldr	r3, [r4, #4]
 800b80a:	1ac0      	subs	r0, r0, r3
 800b80c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b80e:	b10b      	cbz	r3, 800b814 <__sflush_r+0x48>
 800b810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b812:	1ac0      	subs	r0, r0, r3
 800b814:	2300      	movs	r3, #0
 800b816:	4602      	mov	r2, r0
 800b818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b81a:	6a21      	ldr	r1, [r4, #32]
 800b81c:	4628      	mov	r0, r5
 800b81e:	47b0      	blx	r6
 800b820:	1c43      	adds	r3, r0, #1
 800b822:	89a3      	ldrh	r3, [r4, #12]
 800b824:	d106      	bne.n	800b834 <__sflush_r+0x68>
 800b826:	6829      	ldr	r1, [r5, #0]
 800b828:	291d      	cmp	r1, #29
 800b82a:	d82b      	bhi.n	800b884 <__sflush_r+0xb8>
 800b82c:	4a29      	ldr	r2, [pc, #164]	; (800b8d4 <__sflush_r+0x108>)
 800b82e:	410a      	asrs	r2, r1
 800b830:	07d6      	lsls	r6, r2, #31
 800b832:	d427      	bmi.n	800b884 <__sflush_r+0xb8>
 800b834:	2200      	movs	r2, #0
 800b836:	6062      	str	r2, [r4, #4]
 800b838:	04d9      	lsls	r1, r3, #19
 800b83a:	6922      	ldr	r2, [r4, #16]
 800b83c:	6022      	str	r2, [r4, #0]
 800b83e:	d504      	bpl.n	800b84a <__sflush_r+0x7e>
 800b840:	1c42      	adds	r2, r0, #1
 800b842:	d101      	bne.n	800b848 <__sflush_r+0x7c>
 800b844:	682b      	ldr	r3, [r5, #0]
 800b846:	b903      	cbnz	r3, 800b84a <__sflush_r+0x7e>
 800b848:	6560      	str	r0, [r4, #84]	; 0x54
 800b84a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b84c:	602f      	str	r7, [r5, #0]
 800b84e:	2900      	cmp	r1, #0
 800b850:	d0c9      	beq.n	800b7e6 <__sflush_r+0x1a>
 800b852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b856:	4299      	cmp	r1, r3
 800b858:	d002      	beq.n	800b860 <__sflush_r+0x94>
 800b85a:	4628      	mov	r0, r5
 800b85c:	f7fe face 	bl	8009dfc <_free_r>
 800b860:	2000      	movs	r0, #0
 800b862:	6360      	str	r0, [r4, #52]	; 0x34
 800b864:	e7c0      	b.n	800b7e8 <__sflush_r+0x1c>
 800b866:	2301      	movs	r3, #1
 800b868:	4628      	mov	r0, r5
 800b86a:	47b0      	blx	r6
 800b86c:	1c41      	adds	r1, r0, #1
 800b86e:	d1c8      	bne.n	800b802 <__sflush_r+0x36>
 800b870:	682b      	ldr	r3, [r5, #0]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d0c5      	beq.n	800b802 <__sflush_r+0x36>
 800b876:	2b1d      	cmp	r3, #29
 800b878:	d001      	beq.n	800b87e <__sflush_r+0xb2>
 800b87a:	2b16      	cmp	r3, #22
 800b87c:	d101      	bne.n	800b882 <__sflush_r+0xb6>
 800b87e:	602f      	str	r7, [r5, #0]
 800b880:	e7b1      	b.n	800b7e6 <__sflush_r+0x1a>
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b888:	81a3      	strh	r3, [r4, #12]
 800b88a:	e7ad      	b.n	800b7e8 <__sflush_r+0x1c>
 800b88c:	690f      	ldr	r7, [r1, #16]
 800b88e:	2f00      	cmp	r7, #0
 800b890:	d0a9      	beq.n	800b7e6 <__sflush_r+0x1a>
 800b892:	0793      	lsls	r3, r2, #30
 800b894:	680e      	ldr	r6, [r1, #0]
 800b896:	bf08      	it	eq
 800b898:	694b      	ldreq	r3, [r1, #20]
 800b89a:	600f      	str	r7, [r1, #0]
 800b89c:	bf18      	it	ne
 800b89e:	2300      	movne	r3, #0
 800b8a0:	eba6 0807 	sub.w	r8, r6, r7
 800b8a4:	608b      	str	r3, [r1, #8]
 800b8a6:	f1b8 0f00 	cmp.w	r8, #0
 800b8aa:	dd9c      	ble.n	800b7e6 <__sflush_r+0x1a>
 800b8ac:	6a21      	ldr	r1, [r4, #32]
 800b8ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b8b0:	4643      	mov	r3, r8
 800b8b2:	463a      	mov	r2, r7
 800b8b4:	4628      	mov	r0, r5
 800b8b6:	47b0      	blx	r6
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	dc06      	bgt.n	800b8ca <__sflush_r+0xfe>
 800b8bc:	89a3      	ldrh	r3, [r4, #12]
 800b8be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8c2:	81a3      	strh	r3, [r4, #12]
 800b8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c8:	e78e      	b.n	800b7e8 <__sflush_r+0x1c>
 800b8ca:	4407      	add	r7, r0
 800b8cc:	eba8 0800 	sub.w	r8, r8, r0
 800b8d0:	e7e9      	b.n	800b8a6 <__sflush_r+0xda>
 800b8d2:	bf00      	nop
 800b8d4:	dfbffffe 	.word	0xdfbffffe

0800b8d8 <_fflush_r>:
 800b8d8:	b538      	push	{r3, r4, r5, lr}
 800b8da:	690b      	ldr	r3, [r1, #16]
 800b8dc:	4605      	mov	r5, r0
 800b8de:	460c      	mov	r4, r1
 800b8e0:	b913      	cbnz	r3, 800b8e8 <_fflush_r+0x10>
 800b8e2:	2500      	movs	r5, #0
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	bd38      	pop	{r3, r4, r5, pc}
 800b8e8:	b118      	cbz	r0, 800b8f2 <_fflush_r+0x1a>
 800b8ea:	6a03      	ldr	r3, [r0, #32]
 800b8ec:	b90b      	cbnz	r3, 800b8f2 <_fflush_r+0x1a>
 800b8ee:	f7fd fad9 	bl	8008ea4 <__sinit>
 800b8f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d0f3      	beq.n	800b8e2 <_fflush_r+0xa>
 800b8fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8fc:	07d0      	lsls	r0, r2, #31
 800b8fe:	d404      	bmi.n	800b90a <_fflush_r+0x32>
 800b900:	0599      	lsls	r1, r3, #22
 800b902:	d402      	bmi.n	800b90a <_fflush_r+0x32>
 800b904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b906:	f7fd fbf4 	bl	80090f2 <__retarget_lock_acquire_recursive>
 800b90a:	4628      	mov	r0, r5
 800b90c:	4621      	mov	r1, r4
 800b90e:	f7ff ff5d 	bl	800b7cc <__sflush_r>
 800b912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b914:	07da      	lsls	r2, r3, #31
 800b916:	4605      	mov	r5, r0
 800b918:	d4e4      	bmi.n	800b8e4 <_fflush_r+0xc>
 800b91a:	89a3      	ldrh	r3, [r4, #12]
 800b91c:	059b      	lsls	r3, r3, #22
 800b91e:	d4e1      	bmi.n	800b8e4 <_fflush_r+0xc>
 800b920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b922:	f7fd fbe7 	bl	80090f4 <__retarget_lock_release_recursive>
 800b926:	e7dd      	b.n	800b8e4 <_fflush_r+0xc>

0800b928 <memmove>:
 800b928:	4288      	cmp	r0, r1
 800b92a:	b510      	push	{r4, lr}
 800b92c:	eb01 0402 	add.w	r4, r1, r2
 800b930:	d902      	bls.n	800b938 <memmove+0x10>
 800b932:	4284      	cmp	r4, r0
 800b934:	4623      	mov	r3, r4
 800b936:	d807      	bhi.n	800b948 <memmove+0x20>
 800b938:	1e43      	subs	r3, r0, #1
 800b93a:	42a1      	cmp	r1, r4
 800b93c:	d008      	beq.n	800b950 <memmove+0x28>
 800b93e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b942:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b946:	e7f8      	b.n	800b93a <memmove+0x12>
 800b948:	4402      	add	r2, r0
 800b94a:	4601      	mov	r1, r0
 800b94c:	428a      	cmp	r2, r1
 800b94e:	d100      	bne.n	800b952 <memmove+0x2a>
 800b950:	bd10      	pop	{r4, pc}
 800b952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b956:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b95a:	e7f7      	b.n	800b94c <memmove+0x24>

0800b95c <strncmp>:
 800b95c:	b510      	push	{r4, lr}
 800b95e:	b16a      	cbz	r2, 800b97c <strncmp+0x20>
 800b960:	3901      	subs	r1, #1
 800b962:	1884      	adds	r4, r0, r2
 800b964:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b968:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d103      	bne.n	800b978 <strncmp+0x1c>
 800b970:	42a0      	cmp	r0, r4
 800b972:	d001      	beq.n	800b978 <strncmp+0x1c>
 800b974:	2a00      	cmp	r2, #0
 800b976:	d1f5      	bne.n	800b964 <strncmp+0x8>
 800b978:	1ad0      	subs	r0, r2, r3
 800b97a:	bd10      	pop	{r4, pc}
 800b97c:	4610      	mov	r0, r2
 800b97e:	e7fc      	b.n	800b97a <strncmp+0x1e>

0800b980 <memcpy>:
 800b980:	440a      	add	r2, r1
 800b982:	4291      	cmp	r1, r2
 800b984:	f100 33ff 	add.w	r3, r0, #4294967295
 800b988:	d100      	bne.n	800b98c <memcpy+0xc>
 800b98a:	4770      	bx	lr
 800b98c:	b510      	push	{r4, lr}
 800b98e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b992:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b996:	4291      	cmp	r1, r2
 800b998:	d1f9      	bne.n	800b98e <memcpy+0xe>
 800b99a:	bd10      	pop	{r4, pc}
 800b99c:	0000      	movs	r0, r0
	...

0800b9a0 <nan>:
 800b9a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b9a8 <nan+0x8>
 800b9a4:	4770      	bx	lr
 800b9a6:	bf00      	nop
 800b9a8:	00000000 	.word	0x00000000
 800b9ac:	7ff80000 	.word	0x7ff80000

0800b9b0 <__assert_func>:
 800b9b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b9b2:	4614      	mov	r4, r2
 800b9b4:	461a      	mov	r2, r3
 800b9b6:	4b09      	ldr	r3, [pc, #36]	; (800b9dc <__assert_func+0x2c>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	4605      	mov	r5, r0
 800b9bc:	68d8      	ldr	r0, [r3, #12]
 800b9be:	b14c      	cbz	r4, 800b9d4 <__assert_func+0x24>
 800b9c0:	4b07      	ldr	r3, [pc, #28]	; (800b9e0 <__assert_func+0x30>)
 800b9c2:	9100      	str	r1, [sp, #0]
 800b9c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b9c8:	4906      	ldr	r1, [pc, #24]	; (800b9e4 <__assert_func+0x34>)
 800b9ca:	462b      	mov	r3, r5
 800b9cc:	f000 fbca 	bl	800c164 <fiprintf>
 800b9d0:	f000 fbda 	bl	800c188 <abort>
 800b9d4:	4b04      	ldr	r3, [pc, #16]	; (800b9e8 <__assert_func+0x38>)
 800b9d6:	461c      	mov	r4, r3
 800b9d8:	e7f3      	b.n	800b9c2 <__assert_func+0x12>
 800b9da:	bf00      	nop
 800b9dc:	20000064 	.word	0x20000064
 800b9e0:	0800eb4a 	.word	0x0800eb4a
 800b9e4:	0800eb57 	.word	0x0800eb57
 800b9e8:	0800eb85 	.word	0x0800eb85

0800b9ec <_calloc_r>:
 800b9ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9ee:	fba1 2402 	umull	r2, r4, r1, r2
 800b9f2:	b94c      	cbnz	r4, 800ba08 <_calloc_r+0x1c>
 800b9f4:	4611      	mov	r1, r2
 800b9f6:	9201      	str	r2, [sp, #4]
 800b9f8:	f7fc fac6 	bl	8007f88 <_malloc_r>
 800b9fc:	9a01      	ldr	r2, [sp, #4]
 800b9fe:	4605      	mov	r5, r0
 800ba00:	b930      	cbnz	r0, 800ba10 <_calloc_r+0x24>
 800ba02:	4628      	mov	r0, r5
 800ba04:	b003      	add	sp, #12
 800ba06:	bd30      	pop	{r4, r5, pc}
 800ba08:	220c      	movs	r2, #12
 800ba0a:	6002      	str	r2, [r0, #0]
 800ba0c:	2500      	movs	r5, #0
 800ba0e:	e7f8      	b.n	800ba02 <_calloc_r+0x16>
 800ba10:	4621      	mov	r1, r4
 800ba12:	f7fd fae0 	bl	8008fd6 <memset>
 800ba16:	e7f4      	b.n	800ba02 <_calloc_r+0x16>

0800ba18 <rshift>:
 800ba18:	6903      	ldr	r3, [r0, #16]
 800ba1a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ba1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba22:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ba26:	f100 0414 	add.w	r4, r0, #20
 800ba2a:	dd45      	ble.n	800bab8 <rshift+0xa0>
 800ba2c:	f011 011f 	ands.w	r1, r1, #31
 800ba30:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ba34:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ba38:	d10c      	bne.n	800ba54 <rshift+0x3c>
 800ba3a:	f100 0710 	add.w	r7, r0, #16
 800ba3e:	4629      	mov	r1, r5
 800ba40:	42b1      	cmp	r1, r6
 800ba42:	d334      	bcc.n	800baae <rshift+0x96>
 800ba44:	1a9b      	subs	r3, r3, r2
 800ba46:	009b      	lsls	r3, r3, #2
 800ba48:	1eea      	subs	r2, r5, #3
 800ba4a:	4296      	cmp	r6, r2
 800ba4c:	bf38      	it	cc
 800ba4e:	2300      	movcc	r3, #0
 800ba50:	4423      	add	r3, r4
 800ba52:	e015      	b.n	800ba80 <rshift+0x68>
 800ba54:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba58:	f1c1 0820 	rsb	r8, r1, #32
 800ba5c:	40cf      	lsrs	r7, r1
 800ba5e:	f105 0e04 	add.w	lr, r5, #4
 800ba62:	46a1      	mov	r9, r4
 800ba64:	4576      	cmp	r6, lr
 800ba66:	46f4      	mov	ip, lr
 800ba68:	d815      	bhi.n	800ba96 <rshift+0x7e>
 800ba6a:	1a9a      	subs	r2, r3, r2
 800ba6c:	0092      	lsls	r2, r2, #2
 800ba6e:	3a04      	subs	r2, #4
 800ba70:	3501      	adds	r5, #1
 800ba72:	42ae      	cmp	r6, r5
 800ba74:	bf38      	it	cc
 800ba76:	2200      	movcc	r2, #0
 800ba78:	18a3      	adds	r3, r4, r2
 800ba7a:	50a7      	str	r7, [r4, r2]
 800ba7c:	b107      	cbz	r7, 800ba80 <rshift+0x68>
 800ba7e:	3304      	adds	r3, #4
 800ba80:	1b1a      	subs	r2, r3, r4
 800ba82:	42a3      	cmp	r3, r4
 800ba84:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba88:	bf08      	it	eq
 800ba8a:	2300      	moveq	r3, #0
 800ba8c:	6102      	str	r2, [r0, #16]
 800ba8e:	bf08      	it	eq
 800ba90:	6143      	streq	r3, [r0, #20]
 800ba92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba96:	f8dc c000 	ldr.w	ip, [ip]
 800ba9a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba9e:	ea4c 0707 	orr.w	r7, ip, r7
 800baa2:	f849 7b04 	str.w	r7, [r9], #4
 800baa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800baaa:	40cf      	lsrs	r7, r1
 800baac:	e7da      	b.n	800ba64 <rshift+0x4c>
 800baae:	f851 cb04 	ldr.w	ip, [r1], #4
 800bab2:	f847 cf04 	str.w	ip, [r7, #4]!
 800bab6:	e7c3      	b.n	800ba40 <rshift+0x28>
 800bab8:	4623      	mov	r3, r4
 800baba:	e7e1      	b.n	800ba80 <rshift+0x68>

0800babc <__hexdig_fun>:
 800babc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bac0:	2b09      	cmp	r3, #9
 800bac2:	d802      	bhi.n	800baca <__hexdig_fun+0xe>
 800bac4:	3820      	subs	r0, #32
 800bac6:	b2c0      	uxtb	r0, r0
 800bac8:	4770      	bx	lr
 800baca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bace:	2b05      	cmp	r3, #5
 800bad0:	d801      	bhi.n	800bad6 <__hexdig_fun+0x1a>
 800bad2:	3847      	subs	r0, #71	; 0x47
 800bad4:	e7f7      	b.n	800bac6 <__hexdig_fun+0xa>
 800bad6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bada:	2b05      	cmp	r3, #5
 800badc:	d801      	bhi.n	800bae2 <__hexdig_fun+0x26>
 800bade:	3827      	subs	r0, #39	; 0x27
 800bae0:	e7f1      	b.n	800bac6 <__hexdig_fun+0xa>
 800bae2:	2000      	movs	r0, #0
 800bae4:	4770      	bx	lr
	...

0800bae8 <__gethex>:
 800bae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baec:	4617      	mov	r7, r2
 800baee:	680a      	ldr	r2, [r1, #0]
 800baf0:	b085      	sub	sp, #20
 800baf2:	f102 0b02 	add.w	fp, r2, #2
 800baf6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bafa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bafe:	4681      	mov	r9, r0
 800bb00:	468a      	mov	sl, r1
 800bb02:	9302      	str	r3, [sp, #8]
 800bb04:	32fe      	adds	r2, #254	; 0xfe
 800bb06:	eb02 030b 	add.w	r3, r2, fp
 800bb0a:	46d8      	mov	r8, fp
 800bb0c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bb10:	9301      	str	r3, [sp, #4]
 800bb12:	2830      	cmp	r0, #48	; 0x30
 800bb14:	d0f7      	beq.n	800bb06 <__gethex+0x1e>
 800bb16:	f7ff ffd1 	bl	800babc <__hexdig_fun>
 800bb1a:	4604      	mov	r4, r0
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d138      	bne.n	800bb92 <__gethex+0xaa>
 800bb20:	49a7      	ldr	r1, [pc, #668]	; (800bdc0 <__gethex+0x2d8>)
 800bb22:	2201      	movs	r2, #1
 800bb24:	4640      	mov	r0, r8
 800bb26:	f7ff ff19 	bl	800b95c <strncmp>
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	2800      	cmp	r0, #0
 800bb2e:	d169      	bne.n	800bc04 <__gethex+0x11c>
 800bb30:	f898 0001 	ldrb.w	r0, [r8, #1]
 800bb34:	465d      	mov	r5, fp
 800bb36:	f7ff ffc1 	bl	800babc <__hexdig_fun>
 800bb3a:	2800      	cmp	r0, #0
 800bb3c:	d064      	beq.n	800bc08 <__gethex+0x120>
 800bb3e:	465a      	mov	r2, fp
 800bb40:	7810      	ldrb	r0, [r2, #0]
 800bb42:	2830      	cmp	r0, #48	; 0x30
 800bb44:	4690      	mov	r8, r2
 800bb46:	f102 0201 	add.w	r2, r2, #1
 800bb4a:	d0f9      	beq.n	800bb40 <__gethex+0x58>
 800bb4c:	f7ff ffb6 	bl	800babc <__hexdig_fun>
 800bb50:	2301      	movs	r3, #1
 800bb52:	fab0 f480 	clz	r4, r0
 800bb56:	0964      	lsrs	r4, r4, #5
 800bb58:	465e      	mov	r6, fp
 800bb5a:	9301      	str	r3, [sp, #4]
 800bb5c:	4642      	mov	r2, r8
 800bb5e:	4615      	mov	r5, r2
 800bb60:	3201      	adds	r2, #1
 800bb62:	7828      	ldrb	r0, [r5, #0]
 800bb64:	f7ff ffaa 	bl	800babc <__hexdig_fun>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	d1f8      	bne.n	800bb5e <__gethex+0x76>
 800bb6c:	4994      	ldr	r1, [pc, #592]	; (800bdc0 <__gethex+0x2d8>)
 800bb6e:	2201      	movs	r2, #1
 800bb70:	4628      	mov	r0, r5
 800bb72:	f7ff fef3 	bl	800b95c <strncmp>
 800bb76:	b978      	cbnz	r0, 800bb98 <__gethex+0xb0>
 800bb78:	b946      	cbnz	r6, 800bb8c <__gethex+0xa4>
 800bb7a:	1c6e      	adds	r6, r5, #1
 800bb7c:	4632      	mov	r2, r6
 800bb7e:	4615      	mov	r5, r2
 800bb80:	3201      	adds	r2, #1
 800bb82:	7828      	ldrb	r0, [r5, #0]
 800bb84:	f7ff ff9a 	bl	800babc <__hexdig_fun>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d1f8      	bne.n	800bb7e <__gethex+0x96>
 800bb8c:	1b73      	subs	r3, r6, r5
 800bb8e:	009e      	lsls	r6, r3, #2
 800bb90:	e004      	b.n	800bb9c <__gethex+0xb4>
 800bb92:	2400      	movs	r4, #0
 800bb94:	4626      	mov	r6, r4
 800bb96:	e7e1      	b.n	800bb5c <__gethex+0x74>
 800bb98:	2e00      	cmp	r6, #0
 800bb9a:	d1f7      	bne.n	800bb8c <__gethex+0xa4>
 800bb9c:	782b      	ldrb	r3, [r5, #0]
 800bb9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bba2:	2b50      	cmp	r3, #80	; 0x50
 800bba4:	d13d      	bne.n	800bc22 <__gethex+0x13a>
 800bba6:	786b      	ldrb	r3, [r5, #1]
 800bba8:	2b2b      	cmp	r3, #43	; 0x2b
 800bbaa:	d02f      	beq.n	800bc0c <__gethex+0x124>
 800bbac:	2b2d      	cmp	r3, #45	; 0x2d
 800bbae:	d031      	beq.n	800bc14 <__gethex+0x12c>
 800bbb0:	1c69      	adds	r1, r5, #1
 800bbb2:	f04f 0b00 	mov.w	fp, #0
 800bbb6:	7808      	ldrb	r0, [r1, #0]
 800bbb8:	f7ff ff80 	bl	800babc <__hexdig_fun>
 800bbbc:	1e42      	subs	r2, r0, #1
 800bbbe:	b2d2      	uxtb	r2, r2
 800bbc0:	2a18      	cmp	r2, #24
 800bbc2:	d82e      	bhi.n	800bc22 <__gethex+0x13a>
 800bbc4:	f1a0 0210 	sub.w	r2, r0, #16
 800bbc8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bbcc:	f7ff ff76 	bl	800babc <__hexdig_fun>
 800bbd0:	f100 3cff 	add.w	ip, r0, #4294967295
 800bbd4:	fa5f fc8c 	uxtb.w	ip, ip
 800bbd8:	f1bc 0f18 	cmp.w	ip, #24
 800bbdc:	d91d      	bls.n	800bc1a <__gethex+0x132>
 800bbde:	f1bb 0f00 	cmp.w	fp, #0
 800bbe2:	d000      	beq.n	800bbe6 <__gethex+0xfe>
 800bbe4:	4252      	negs	r2, r2
 800bbe6:	4416      	add	r6, r2
 800bbe8:	f8ca 1000 	str.w	r1, [sl]
 800bbec:	b1dc      	cbz	r4, 800bc26 <__gethex+0x13e>
 800bbee:	9b01      	ldr	r3, [sp, #4]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	bf14      	ite	ne
 800bbf4:	f04f 0800 	movne.w	r8, #0
 800bbf8:	f04f 0806 	moveq.w	r8, #6
 800bbfc:	4640      	mov	r0, r8
 800bbfe:	b005      	add	sp, #20
 800bc00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc04:	4645      	mov	r5, r8
 800bc06:	4626      	mov	r6, r4
 800bc08:	2401      	movs	r4, #1
 800bc0a:	e7c7      	b.n	800bb9c <__gethex+0xb4>
 800bc0c:	f04f 0b00 	mov.w	fp, #0
 800bc10:	1ca9      	adds	r1, r5, #2
 800bc12:	e7d0      	b.n	800bbb6 <__gethex+0xce>
 800bc14:	f04f 0b01 	mov.w	fp, #1
 800bc18:	e7fa      	b.n	800bc10 <__gethex+0x128>
 800bc1a:	230a      	movs	r3, #10
 800bc1c:	fb03 0002 	mla	r0, r3, r2, r0
 800bc20:	e7d0      	b.n	800bbc4 <__gethex+0xdc>
 800bc22:	4629      	mov	r1, r5
 800bc24:	e7e0      	b.n	800bbe8 <__gethex+0x100>
 800bc26:	eba5 0308 	sub.w	r3, r5, r8
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	4621      	mov	r1, r4
 800bc2e:	2b07      	cmp	r3, #7
 800bc30:	dc0a      	bgt.n	800bc48 <__gethex+0x160>
 800bc32:	4648      	mov	r0, r9
 800bc34:	f7fe f92e 	bl	8009e94 <_Balloc>
 800bc38:	4604      	mov	r4, r0
 800bc3a:	b940      	cbnz	r0, 800bc4e <__gethex+0x166>
 800bc3c:	4b61      	ldr	r3, [pc, #388]	; (800bdc4 <__gethex+0x2dc>)
 800bc3e:	4602      	mov	r2, r0
 800bc40:	21e4      	movs	r1, #228	; 0xe4
 800bc42:	4861      	ldr	r0, [pc, #388]	; (800bdc8 <__gethex+0x2e0>)
 800bc44:	f7ff feb4 	bl	800b9b0 <__assert_func>
 800bc48:	3101      	adds	r1, #1
 800bc4a:	105b      	asrs	r3, r3, #1
 800bc4c:	e7ef      	b.n	800bc2e <__gethex+0x146>
 800bc4e:	f100 0a14 	add.w	sl, r0, #20
 800bc52:	2300      	movs	r3, #0
 800bc54:	495a      	ldr	r1, [pc, #360]	; (800bdc0 <__gethex+0x2d8>)
 800bc56:	f8cd a004 	str.w	sl, [sp, #4]
 800bc5a:	469b      	mov	fp, r3
 800bc5c:	45a8      	cmp	r8, r5
 800bc5e:	d342      	bcc.n	800bce6 <__gethex+0x1fe>
 800bc60:	9801      	ldr	r0, [sp, #4]
 800bc62:	f840 bb04 	str.w	fp, [r0], #4
 800bc66:	eba0 000a 	sub.w	r0, r0, sl
 800bc6a:	1080      	asrs	r0, r0, #2
 800bc6c:	6120      	str	r0, [r4, #16]
 800bc6e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800bc72:	4658      	mov	r0, fp
 800bc74:	f7fe fa00 	bl	800a078 <__hi0bits>
 800bc78:	683d      	ldr	r5, [r7, #0]
 800bc7a:	eba8 0000 	sub.w	r0, r8, r0
 800bc7e:	42a8      	cmp	r0, r5
 800bc80:	dd59      	ble.n	800bd36 <__gethex+0x24e>
 800bc82:	eba0 0805 	sub.w	r8, r0, r5
 800bc86:	4641      	mov	r1, r8
 800bc88:	4620      	mov	r0, r4
 800bc8a:	f7fe fd8f 	bl	800a7ac <__any_on>
 800bc8e:	4683      	mov	fp, r0
 800bc90:	b1b8      	cbz	r0, 800bcc2 <__gethex+0x1da>
 800bc92:	f108 33ff 	add.w	r3, r8, #4294967295
 800bc96:	1159      	asrs	r1, r3, #5
 800bc98:	f003 021f 	and.w	r2, r3, #31
 800bc9c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bca0:	f04f 0b01 	mov.w	fp, #1
 800bca4:	fa0b f202 	lsl.w	r2, fp, r2
 800bca8:	420a      	tst	r2, r1
 800bcaa:	d00a      	beq.n	800bcc2 <__gethex+0x1da>
 800bcac:	455b      	cmp	r3, fp
 800bcae:	dd06      	ble.n	800bcbe <__gethex+0x1d6>
 800bcb0:	f1a8 0102 	sub.w	r1, r8, #2
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	f7fe fd79 	bl	800a7ac <__any_on>
 800bcba:	2800      	cmp	r0, #0
 800bcbc:	d138      	bne.n	800bd30 <__gethex+0x248>
 800bcbe:	f04f 0b02 	mov.w	fp, #2
 800bcc2:	4641      	mov	r1, r8
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f7ff fea7 	bl	800ba18 <rshift>
 800bcca:	4446      	add	r6, r8
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	42b3      	cmp	r3, r6
 800bcd0:	da41      	bge.n	800bd56 <__gethex+0x26e>
 800bcd2:	4621      	mov	r1, r4
 800bcd4:	4648      	mov	r0, r9
 800bcd6:	f7fe f91d 	bl	8009f14 <_Bfree>
 800bcda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bcdc:	2300      	movs	r3, #0
 800bcde:	6013      	str	r3, [r2, #0]
 800bce0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800bce4:	e78a      	b.n	800bbfc <__gethex+0x114>
 800bce6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800bcea:	2a2e      	cmp	r2, #46	; 0x2e
 800bcec:	d014      	beq.n	800bd18 <__gethex+0x230>
 800bcee:	2b20      	cmp	r3, #32
 800bcf0:	d106      	bne.n	800bd00 <__gethex+0x218>
 800bcf2:	9b01      	ldr	r3, [sp, #4]
 800bcf4:	f843 bb04 	str.w	fp, [r3], #4
 800bcf8:	f04f 0b00 	mov.w	fp, #0
 800bcfc:	9301      	str	r3, [sp, #4]
 800bcfe:	465b      	mov	r3, fp
 800bd00:	7828      	ldrb	r0, [r5, #0]
 800bd02:	9303      	str	r3, [sp, #12]
 800bd04:	f7ff feda 	bl	800babc <__hexdig_fun>
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	f000 000f 	and.w	r0, r0, #15
 800bd0e:	4098      	lsls	r0, r3
 800bd10:	ea4b 0b00 	orr.w	fp, fp, r0
 800bd14:	3304      	adds	r3, #4
 800bd16:	e7a1      	b.n	800bc5c <__gethex+0x174>
 800bd18:	45a8      	cmp	r8, r5
 800bd1a:	d8e8      	bhi.n	800bcee <__gethex+0x206>
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	4628      	mov	r0, r5
 800bd20:	9303      	str	r3, [sp, #12]
 800bd22:	f7ff fe1b 	bl	800b95c <strncmp>
 800bd26:	4926      	ldr	r1, [pc, #152]	; (800bdc0 <__gethex+0x2d8>)
 800bd28:	9b03      	ldr	r3, [sp, #12]
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	d1df      	bne.n	800bcee <__gethex+0x206>
 800bd2e:	e795      	b.n	800bc5c <__gethex+0x174>
 800bd30:	f04f 0b03 	mov.w	fp, #3
 800bd34:	e7c5      	b.n	800bcc2 <__gethex+0x1da>
 800bd36:	da0b      	bge.n	800bd50 <__gethex+0x268>
 800bd38:	eba5 0800 	sub.w	r8, r5, r0
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	4642      	mov	r2, r8
 800bd40:	4648      	mov	r0, r9
 800bd42:	f7fe fb01 	bl	800a348 <__lshift>
 800bd46:	eba6 0608 	sub.w	r6, r6, r8
 800bd4a:	4604      	mov	r4, r0
 800bd4c:	f100 0a14 	add.w	sl, r0, #20
 800bd50:	f04f 0b00 	mov.w	fp, #0
 800bd54:	e7ba      	b.n	800bccc <__gethex+0x1e4>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	42b3      	cmp	r3, r6
 800bd5a:	dd73      	ble.n	800be44 <__gethex+0x35c>
 800bd5c:	1b9e      	subs	r6, r3, r6
 800bd5e:	42b5      	cmp	r5, r6
 800bd60:	dc34      	bgt.n	800bdcc <__gethex+0x2e4>
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b02      	cmp	r3, #2
 800bd66:	d023      	beq.n	800bdb0 <__gethex+0x2c8>
 800bd68:	2b03      	cmp	r3, #3
 800bd6a:	d025      	beq.n	800bdb8 <__gethex+0x2d0>
 800bd6c:	2b01      	cmp	r3, #1
 800bd6e:	d115      	bne.n	800bd9c <__gethex+0x2b4>
 800bd70:	42b5      	cmp	r5, r6
 800bd72:	d113      	bne.n	800bd9c <__gethex+0x2b4>
 800bd74:	2d01      	cmp	r5, #1
 800bd76:	d10b      	bne.n	800bd90 <__gethex+0x2a8>
 800bd78:	9a02      	ldr	r2, [sp, #8]
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	6013      	str	r3, [r2, #0]
 800bd7e:	2301      	movs	r3, #1
 800bd80:	6123      	str	r3, [r4, #16]
 800bd82:	f8ca 3000 	str.w	r3, [sl]
 800bd86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd88:	f04f 0862 	mov.w	r8, #98	; 0x62
 800bd8c:	601c      	str	r4, [r3, #0]
 800bd8e:	e735      	b.n	800bbfc <__gethex+0x114>
 800bd90:	1e69      	subs	r1, r5, #1
 800bd92:	4620      	mov	r0, r4
 800bd94:	f7fe fd0a 	bl	800a7ac <__any_on>
 800bd98:	2800      	cmp	r0, #0
 800bd9a:	d1ed      	bne.n	800bd78 <__gethex+0x290>
 800bd9c:	4621      	mov	r1, r4
 800bd9e:	4648      	mov	r0, r9
 800bda0:	f7fe f8b8 	bl	8009f14 <_Bfree>
 800bda4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bda6:	2300      	movs	r3, #0
 800bda8:	6013      	str	r3, [r2, #0]
 800bdaa:	f04f 0850 	mov.w	r8, #80	; 0x50
 800bdae:	e725      	b.n	800bbfc <__gethex+0x114>
 800bdb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d1f2      	bne.n	800bd9c <__gethex+0x2b4>
 800bdb6:	e7df      	b.n	800bd78 <__gethex+0x290>
 800bdb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d1dc      	bne.n	800bd78 <__gethex+0x290>
 800bdbe:	e7ed      	b.n	800bd9c <__gethex+0x2b4>
 800bdc0:	0800e9dc 	.word	0x0800e9dc
 800bdc4:	0800e875 	.word	0x0800e875
 800bdc8:	0800eb86 	.word	0x0800eb86
 800bdcc:	f106 38ff 	add.w	r8, r6, #4294967295
 800bdd0:	f1bb 0f00 	cmp.w	fp, #0
 800bdd4:	d133      	bne.n	800be3e <__gethex+0x356>
 800bdd6:	f1b8 0f00 	cmp.w	r8, #0
 800bdda:	d004      	beq.n	800bde6 <__gethex+0x2fe>
 800bddc:	4641      	mov	r1, r8
 800bdde:	4620      	mov	r0, r4
 800bde0:	f7fe fce4 	bl	800a7ac <__any_on>
 800bde4:	4683      	mov	fp, r0
 800bde6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800bdea:	2301      	movs	r3, #1
 800bdec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bdf0:	f008 081f 	and.w	r8, r8, #31
 800bdf4:	fa03 f308 	lsl.w	r3, r3, r8
 800bdf8:	4213      	tst	r3, r2
 800bdfa:	4631      	mov	r1, r6
 800bdfc:	4620      	mov	r0, r4
 800bdfe:	bf18      	it	ne
 800be00:	f04b 0b02 	orrne.w	fp, fp, #2
 800be04:	1bad      	subs	r5, r5, r6
 800be06:	f7ff fe07 	bl	800ba18 <rshift>
 800be0a:	687e      	ldr	r6, [r7, #4]
 800be0c:	f04f 0802 	mov.w	r8, #2
 800be10:	f1bb 0f00 	cmp.w	fp, #0
 800be14:	d04a      	beq.n	800beac <__gethex+0x3c4>
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2b02      	cmp	r3, #2
 800be1a:	d016      	beq.n	800be4a <__gethex+0x362>
 800be1c:	2b03      	cmp	r3, #3
 800be1e:	d018      	beq.n	800be52 <__gethex+0x36a>
 800be20:	2b01      	cmp	r3, #1
 800be22:	d109      	bne.n	800be38 <__gethex+0x350>
 800be24:	f01b 0f02 	tst.w	fp, #2
 800be28:	d006      	beq.n	800be38 <__gethex+0x350>
 800be2a:	f8da 3000 	ldr.w	r3, [sl]
 800be2e:	ea4b 0b03 	orr.w	fp, fp, r3
 800be32:	f01b 0f01 	tst.w	fp, #1
 800be36:	d10f      	bne.n	800be58 <__gethex+0x370>
 800be38:	f048 0810 	orr.w	r8, r8, #16
 800be3c:	e036      	b.n	800beac <__gethex+0x3c4>
 800be3e:	f04f 0b01 	mov.w	fp, #1
 800be42:	e7d0      	b.n	800bde6 <__gethex+0x2fe>
 800be44:	f04f 0801 	mov.w	r8, #1
 800be48:	e7e2      	b.n	800be10 <__gethex+0x328>
 800be4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be4c:	f1c3 0301 	rsb	r3, r3, #1
 800be50:	930f      	str	r3, [sp, #60]	; 0x3c
 800be52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be54:	2b00      	cmp	r3, #0
 800be56:	d0ef      	beq.n	800be38 <__gethex+0x350>
 800be58:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800be5c:	f104 0214 	add.w	r2, r4, #20
 800be60:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800be64:	9301      	str	r3, [sp, #4]
 800be66:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800be6a:	2300      	movs	r3, #0
 800be6c:	4694      	mov	ip, r2
 800be6e:	f852 1b04 	ldr.w	r1, [r2], #4
 800be72:	f1b1 3fff 	cmp.w	r1, #4294967295
 800be76:	d01e      	beq.n	800beb6 <__gethex+0x3ce>
 800be78:	3101      	adds	r1, #1
 800be7a:	f8cc 1000 	str.w	r1, [ip]
 800be7e:	f1b8 0f02 	cmp.w	r8, #2
 800be82:	f104 0214 	add.w	r2, r4, #20
 800be86:	d13d      	bne.n	800bf04 <__gethex+0x41c>
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	3b01      	subs	r3, #1
 800be8c:	42ab      	cmp	r3, r5
 800be8e:	d10b      	bne.n	800bea8 <__gethex+0x3c0>
 800be90:	1169      	asrs	r1, r5, #5
 800be92:	2301      	movs	r3, #1
 800be94:	f005 051f 	and.w	r5, r5, #31
 800be98:	fa03 f505 	lsl.w	r5, r3, r5
 800be9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bea0:	421d      	tst	r5, r3
 800bea2:	bf18      	it	ne
 800bea4:	f04f 0801 	movne.w	r8, #1
 800bea8:	f048 0820 	orr.w	r8, r8, #32
 800beac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800beae:	601c      	str	r4, [r3, #0]
 800beb0:	9b02      	ldr	r3, [sp, #8]
 800beb2:	601e      	str	r6, [r3, #0]
 800beb4:	e6a2      	b.n	800bbfc <__gethex+0x114>
 800beb6:	4290      	cmp	r0, r2
 800beb8:	f842 3c04 	str.w	r3, [r2, #-4]
 800bebc:	d8d6      	bhi.n	800be6c <__gethex+0x384>
 800bebe:	68a2      	ldr	r2, [r4, #8]
 800bec0:	4593      	cmp	fp, r2
 800bec2:	db17      	blt.n	800bef4 <__gethex+0x40c>
 800bec4:	6861      	ldr	r1, [r4, #4]
 800bec6:	4648      	mov	r0, r9
 800bec8:	3101      	adds	r1, #1
 800beca:	f7fd ffe3 	bl	8009e94 <_Balloc>
 800bece:	4682      	mov	sl, r0
 800bed0:	b918      	cbnz	r0, 800beda <__gethex+0x3f2>
 800bed2:	4b1b      	ldr	r3, [pc, #108]	; (800bf40 <__gethex+0x458>)
 800bed4:	4602      	mov	r2, r0
 800bed6:	2184      	movs	r1, #132	; 0x84
 800bed8:	e6b3      	b.n	800bc42 <__gethex+0x15a>
 800beda:	6922      	ldr	r2, [r4, #16]
 800bedc:	3202      	adds	r2, #2
 800bede:	f104 010c 	add.w	r1, r4, #12
 800bee2:	0092      	lsls	r2, r2, #2
 800bee4:	300c      	adds	r0, #12
 800bee6:	f7ff fd4b 	bl	800b980 <memcpy>
 800beea:	4621      	mov	r1, r4
 800beec:	4648      	mov	r0, r9
 800beee:	f7fe f811 	bl	8009f14 <_Bfree>
 800bef2:	4654      	mov	r4, sl
 800bef4:	6922      	ldr	r2, [r4, #16]
 800bef6:	1c51      	adds	r1, r2, #1
 800bef8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800befc:	6121      	str	r1, [r4, #16]
 800befe:	2101      	movs	r1, #1
 800bf00:	6151      	str	r1, [r2, #20]
 800bf02:	e7bc      	b.n	800be7e <__gethex+0x396>
 800bf04:	6921      	ldr	r1, [r4, #16]
 800bf06:	4559      	cmp	r1, fp
 800bf08:	dd0b      	ble.n	800bf22 <__gethex+0x43a>
 800bf0a:	2101      	movs	r1, #1
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	f7ff fd83 	bl	800ba18 <rshift>
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	3601      	adds	r6, #1
 800bf16:	42b3      	cmp	r3, r6
 800bf18:	f6ff aedb 	blt.w	800bcd2 <__gethex+0x1ea>
 800bf1c:	f04f 0801 	mov.w	r8, #1
 800bf20:	e7c2      	b.n	800bea8 <__gethex+0x3c0>
 800bf22:	f015 051f 	ands.w	r5, r5, #31
 800bf26:	d0f9      	beq.n	800bf1c <__gethex+0x434>
 800bf28:	9b01      	ldr	r3, [sp, #4]
 800bf2a:	441a      	add	r2, r3
 800bf2c:	f1c5 0520 	rsb	r5, r5, #32
 800bf30:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800bf34:	f7fe f8a0 	bl	800a078 <__hi0bits>
 800bf38:	42a8      	cmp	r0, r5
 800bf3a:	dbe6      	blt.n	800bf0a <__gethex+0x422>
 800bf3c:	e7ee      	b.n	800bf1c <__gethex+0x434>
 800bf3e:	bf00      	nop
 800bf40:	0800e875 	.word	0x0800e875

0800bf44 <L_shift>:
 800bf44:	f1c2 0208 	rsb	r2, r2, #8
 800bf48:	0092      	lsls	r2, r2, #2
 800bf4a:	b570      	push	{r4, r5, r6, lr}
 800bf4c:	f1c2 0620 	rsb	r6, r2, #32
 800bf50:	6843      	ldr	r3, [r0, #4]
 800bf52:	6804      	ldr	r4, [r0, #0]
 800bf54:	fa03 f506 	lsl.w	r5, r3, r6
 800bf58:	432c      	orrs	r4, r5
 800bf5a:	40d3      	lsrs	r3, r2
 800bf5c:	6004      	str	r4, [r0, #0]
 800bf5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bf62:	4288      	cmp	r0, r1
 800bf64:	d3f4      	bcc.n	800bf50 <L_shift+0xc>
 800bf66:	bd70      	pop	{r4, r5, r6, pc}

0800bf68 <__match>:
 800bf68:	b530      	push	{r4, r5, lr}
 800bf6a:	6803      	ldr	r3, [r0, #0]
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf72:	b914      	cbnz	r4, 800bf7a <__match+0x12>
 800bf74:	6003      	str	r3, [r0, #0]
 800bf76:	2001      	movs	r0, #1
 800bf78:	bd30      	pop	{r4, r5, pc}
 800bf7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf7e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bf82:	2d19      	cmp	r5, #25
 800bf84:	bf98      	it	ls
 800bf86:	3220      	addls	r2, #32
 800bf88:	42a2      	cmp	r2, r4
 800bf8a:	d0f0      	beq.n	800bf6e <__match+0x6>
 800bf8c:	2000      	movs	r0, #0
 800bf8e:	e7f3      	b.n	800bf78 <__match+0x10>

0800bf90 <__hexnan>:
 800bf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf94:	680b      	ldr	r3, [r1, #0]
 800bf96:	6801      	ldr	r1, [r0, #0]
 800bf98:	115e      	asrs	r6, r3, #5
 800bf9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf9e:	f013 031f 	ands.w	r3, r3, #31
 800bfa2:	b087      	sub	sp, #28
 800bfa4:	bf18      	it	ne
 800bfa6:	3604      	addne	r6, #4
 800bfa8:	2500      	movs	r5, #0
 800bfaa:	1f37      	subs	r7, r6, #4
 800bfac:	4682      	mov	sl, r0
 800bfae:	4690      	mov	r8, r2
 800bfb0:	9301      	str	r3, [sp, #4]
 800bfb2:	f846 5c04 	str.w	r5, [r6, #-4]
 800bfb6:	46b9      	mov	r9, r7
 800bfb8:	463c      	mov	r4, r7
 800bfba:	9502      	str	r5, [sp, #8]
 800bfbc:	46ab      	mov	fp, r5
 800bfbe:	784a      	ldrb	r2, [r1, #1]
 800bfc0:	1c4b      	adds	r3, r1, #1
 800bfc2:	9303      	str	r3, [sp, #12]
 800bfc4:	b342      	cbz	r2, 800c018 <__hexnan+0x88>
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	9105      	str	r1, [sp, #20]
 800bfca:	9204      	str	r2, [sp, #16]
 800bfcc:	f7ff fd76 	bl	800babc <__hexdig_fun>
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	d14f      	bne.n	800c074 <__hexnan+0xe4>
 800bfd4:	9a04      	ldr	r2, [sp, #16]
 800bfd6:	9905      	ldr	r1, [sp, #20]
 800bfd8:	2a20      	cmp	r2, #32
 800bfda:	d818      	bhi.n	800c00e <__hexnan+0x7e>
 800bfdc:	9b02      	ldr	r3, [sp, #8]
 800bfde:	459b      	cmp	fp, r3
 800bfe0:	dd13      	ble.n	800c00a <__hexnan+0x7a>
 800bfe2:	454c      	cmp	r4, r9
 800bfe4:	d206      	bcs.n	800bff4 <__hexnan+0x64>
 800bfe6:	2d07      	cmp	r5, #7
 800bfe8:	dc04      	bgt.n	800bff4 <__hexnan+0x64>
 800bfea:	462a      	mov	r2, r5
 800bfec:	4649      	mov	r1, r9
 800bfee:	4620      	mov	r0, r4
 800bff0:	f7ff ffa8 	bl	800bf44 <L_shift>
 800bff4:	4544      	cmp	r4, r8
 800bff6:	d950      	bls.n	800c09a <__hexnan+0x10a>
 800bff8:	2300      	movs	r3, #0
 800bffa:	f1a4 0904 	sub.w	r9, r4, #4
 800bffe:	f844 3c04 	str.w	r3, [r4, #-4]
 800c002:	f8cd b008 	str.w	fp, [sp, #8]
 800c006:	464c      	mov	r4, r9
 800c008:	461d      	mov	r5, r3
 800c00a:	9903      	ldr	r1, [sp, #12]
 800c00c:	e7d7      	b.n	800bfbe <__hexnan+0x2e>
 800c00e:	2a29      	cmp	r2, #41	; 0x29
 800c010:	d155      	bne.n	800c0be <__hexnan+0x12e>
 800c012:	3102      	adds	r1, #2
 800c014:	f8ca 1000 	str.w	r1, [sl]
 800c018:	f1bb 0f00 	cmp.w	fp, #0
 800c01c:	d04f      	beq.n	800c0be <__hexnan+0x12e>
 800c01e:	454c      	cmp	r4, r9
 800c020:	d206      	bcs.n	800c030 <__hexnan+0xa0>
 800c022:	2d07      	cmp	r5, #7
 800c024:	dc04      	bgt.n	800c030 <__hexnan+0xa0>
 800c026:	462a      	mov	r2, r5
 800c028:	4649      	mov	r1, r9
 800c02a:	4620      	mov	r0, r4
 800c02c:	f7ff ff8a 	bl	800bf44 <L_shift>
 800c030:	4544      	cmp	r4, r8
 800c032:	d934      	bls.n	800c09e <__hexnan+0x10e>
 800c034:	f1a8 0204 	sub.w	r2, r8, #4
 800c038:	4623      	mov	r3, r4
 800c03a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c03e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c042:	429f      	cmp	r7, r3
 800c044:	d2f9      	bcs.n	800c03a <__hexnan+0xaa>
 800c046:	1b3b      	subs	r3, r7, r4
 800c048:	f023 0303 	bic.w	r3, r3, #3
 800c04c:	3304      	adds	r3, #4
 800c04e:	3e03      	subs	r6, #3
 800c050:	3401      	adds	r4, #1
 800c052:	42a6      	cmp	r6, r4
 800c054:	bf38      	it	cc
 800c056:	2304      	movcc	r3, #4
 800c058:	4443      	add	r3, r8
 800c05a:	2200      	movs	r2, #0
 800c05c:	f843 2b04 	str.w	r2, [r3], #4
 800c060:	429f      	cmp	r7, r3
 800c062:	d2fb      	bcs.n	800c05c <__hexnan+0xcc>
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	b91b      	cbnz	r3, 800c070 <__hexnan+0xe0>
 800c068:	4547      	cmp	r7, r8
 800c06a:	d126      	bne.n	800c0ba <__hexnan+0x12a>
 800c06c:	2301      	movs	r3, #1
 800c06e:	603b      	str	r3, [r7, #0]
 800c070:	2005      	movs	r0, #5
 800c072:	e025      	b.n	800c0c0 <__hexnan+0x130>
 800c074:	3501      	adds	r5, #1
 800c076:	2d08      	cmp	r5, #8
 800c078:	f10b 0b01 	add.w	fp, fp, #1
 800c07c:	dd06      	ble.n	800c08c <__hexnan+0xfc>
 800c07e:	4544      	cmp	r4, r8
 800c080:	d9c3      	bls.n	800c00a <__hexnan+0x7a>
 800c082:	2300      	movs	r3, #0
 800c084:	f844 3c04 	str.w	r3, [r4, #-4]
 800c088:	2501      	movs	r5, #1
 800c08a:	3c04      	subs	r4, #4
 800c08c:	6822      	ldr	r2, [r4, #0]
 800c08e:	f000 000f 	and.w	r0, r0, #15
 800c092:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c096:	6020      	str	r0, [r4, #0]
 800c098:	e7b7      	b.n	800c00a <__hexnan+0x7a>
 800c09a:	2508      	movs	r5, #8
 800c09c:	e7b5      	b.n	800c00a <__hexnan+0x7a>
 800c09e:	9b01      	ldr	r3, [sp, #4]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d0df      	beq.n	800c064 <__hexnan+0xd4>
 800c0a4:	f1c3 0320 	rsb	r3, r3, #32
 800c0a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c0ac:	40da      	lsrs	r2, r3
 800c0ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c0b2:	4013      	ands	r3, r2
 800c0b4:	f846 3c04 	str.w	r3, [r6, #-4]
 800c0b8:	e7d4      	b.n	800c064 <__hexnan+0xd4>
 800c0ba:	3f04      	subs	r7, #4
 800c0bc:	e7d2      	b.n	800c064 <__hexnan+0xd4>
 800c0be:	2004      	movs	r0, #4
 800c0c0:	b007      	add	sp, #28
 800c0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0c6 <__ascii_mbtowc>:
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	b901      	cbnz	r1, 800c0cc <__ascii_mbtowc+0x6>
 800c0ca:	a901      	add	r1, sp, #4
 800c0cc:	b142      	cbz	r2, 800c0e0 <__ascii_mbtowc+0x1a>
 800c0ce:	b14b      	cbz	r3, 800c0e4 <__ascii_mbtowc+0x1e>
 800c0d0:	7813      	ldrb	r3, [r2, #0]
 800c0d2:	600b      	str	r3, [r1, #0]
 800c0d4:	7812      	ldrb	r2, [r2, #0]
 800c0d6:	1e10      	subs	r0, r2, #0
 800c0d8:	bf18      	it	ne
 800c0da:	2001      	movne	r0, #1
 800c0dc:	b002      	add	sp, #8
 800c0de:	4770      	bx	lr
 800c0e0:	4610      	mov	r0, r2
 800c0e2:	e7fb      	b.n	800c0dc <__ascii_mbtowc+0x16>
 800c0e4:	f06f 0001 	mvn.w	r0, #1
 800c0e8:	e7f8      	b.n	800c0dc <__ascii_mbtowc+0x16>

0800c0ea <_realloc_r>:
 800c0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0ee:	4680      	mov	r8, r0
 800c0f0:	4614      	mov	r4, r2
 800c0f2:	460e      	mov	r6, r1
 800c0f4:	b921      	cbnz	r1, 800c100 <_realloc_r+0x16>
 800c0f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0fa:	4611      	mov	r1, r2
 800c0fc:	f7fb bf44 	b.w	8007f88 <_malloc_r>
 800c100:	b92a      	cbnz	r2, 800c10e <_realloc_r+0x24>
 800c102:	f7fd fe7b 	bl	8009dfc <_free_r>
 800c106:	4625      	mov	r5, r4
 800c108:	4628      	mov	r0, r5
 800c10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c10e:	f000 f842 	bl	800c196 <_malloc_usable_size_r>
 800c112:	4284      	cmp	r4, r0
 800c114:	4607      	mov	r7, r0
 800c116:	d802      	bhi.n	800c11e <_realloc_r+0x34>
 800c118:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c11c:	d812      	bhi.n	800c144 <_realloc_r+0x5a>
 800c11e:	4621      	mov	r1, r4
 800c120:	4640      	mov	r0, r8
 800c122:	f7fb ff31 	bl	8007f88 <_malloc_r>
 800c126:	4605      	mov	r5, r0
 800c128:	2800      	cmp	r0, #0
 800c12a:	d0ed      	beq.n	800c108 <_realloc_r+0x1e>
 800c12c:	42bc      	cmp	r4, r7
 800c12e:	4622      	mov	r2, r4
 800c130:	4631      	mov	r1, r6
 800c132:	bf28      	it	cs
 800c134:	463a      	movcs	r2, r7
 800c136:	f7ff fc23 	bl	800b980 <memcpy>
 800c13a:	4631      	mov	r1, r6
 800c13c:	4640      	mov	r0, r8
 800c13e:	f7fd fe5d 	bl	8009dfc <_free_r>
 800c142:	e7e1      	b.n	800c108 <_realloc_r+0x1e>
 800c144:	4635      	mov	r5, r6
 800c146:	e7df      	b.n	800c108 <_realloc_r+0x1e>

0800c148 <__ascii_wctomb>:
 800c148:	b149      	cbz	r1, 800c15e <__ascii_wctomb+0x16>
 800c14a:	2aff      	cmp	r2, #255	; 0xff
 800c14c:	bf85      	ittet	hi
 800c14e:	238a      	movhi	r3, #138	; 0x8a
 800c150:	6003      	strhi	r3, [r0, #0]
 800c152:	700a      	strbls	r2, [r1, #0]
 800c154:	f04f 30ff 	movhi.w	r0, #4294967295
 800c158:	bf98      	it	ls
 800c15a:	2001      	movls	r0, #1
 800c15c:	4770      	bx	lr
 800c15e:	4608      	mov	r0, r1
 800c160:	4770      	bx	lr
	...

0800c164 <fiprintf>:
 800c164:	b40e      	push	{r1, r2, r3}
 800c166:	b503      	push	{r0, r1, lr}
 800c168:	4601      	mov	r1, r0
 800c16a:	ab03      	add	r3, sp, #12
 800c16c:	4805      	ldr	r0, [pc, #20]	; (800c184 <fiprintf+0x20>)
 800c16e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c172:	6800      	ldr	r0, [r0, #0]
 800c174:	9301      	str	r3, [sp, #4]
 800c176:	f000 f83f 	bl	800c1f8 <_vfiprintf_r>
 800c17a:	b002      	add	sp, #8
 800c17c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c180:	b003      	add	sp, #12
 800c182:	4770      	bx	lr
 800c184:	20000064 	.word	0x20000064

0800c188 <abort>:
 800c188:	b508      	push	{r3, lr}
 800c18a:	2006      	movs	r0, #6
 800c18c:	f000 fa0c 	bl	800c5a8 <raise>
 800c190:	2001      	movs	r0, #1
 800c192:	f7f7 fb4d 	bl	8003830 <_exit>

0800c196 <_malloc_usable_size_r>:
 800c196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c19a:	1f18      	subs	r0, r3, #4
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	bfbc      	itt	lt
 800c1a0:	580b      	ldrlt	r3, [r1, r0]
 800c1a2:	18c0      	addlt	r0, r0, r3
 800c1a4:	4770      	bx	lr

0800c1a6 <__sfputc_r>:
 800c1a6:	6893      	ldr	r3, [r2, #8]
 800c1a8:	3b01      	subs	r3, #1
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	b410      	push	{r4}
 800c1ae:	6093      	str	r3, [r2, #8]
 800c1b0:	da08      	bge.n	800c1c4 <__sfputc_r+0x1e>
 800c1b2:	6994      	ldr	r4, [r2, #24]
 800c1b4:	42a3      	cmp	r3, r4
 800c1b6:	db01      	blt.n	800c1bc <__sfputc_r+0x16>
 800c1b8:	290a      	cmp	r1, #10
 800c1ba:	d103      	bne.n	800c1c4 <__sfputc_r+0x1e>
 800c1bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1c0:	f000 b934 	b.w	800c42c <__swbuf_r>
 800c1c4:	6813      	ldr	r3, [r2, #0]
 800c1c6:	1c58      	adds	r0, r3, #1
 800c1c8:	6010      	str	r0, [r2, #0]
 800c1ca:	7019      	strb	r1, [r3, #0]
 800c1cc:	4608      	mov	r0, r1
 800c1ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1d2:	4770      	bx	lr

0800c1d4 <__sfputs_r>:
 800c1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1d6:	4606      	mov	r6, r0
 800c1d8:	460f      	mov	r7, r1
 800c1da:	4614      	mov	r4, r2
 800c1dc:	18d5      	adds	r5, r2, r3
 800c1de:	42ac      	cmp	r4, r5
 800c1e0:	d101      	bne.n	800c1e6 <__sfputs_r+0x12>
 800c1e2:	2000      	movs	r0, #0
 800c1e4:	e007      	b.n	800c1f6 <__sfputs_r+0x22>
 800c1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1ea:	463a      	mov	r2, r7
 800c1ec:	4630      	mov	r0, r6
 800c1ee:	f7ff ffda 	bl	800c1a6 <__sfputc_r>
 800c1f2:	1c43      	adds	r3, r0, #1
 800c1f4:	d1f3      	bne.n	800c1de <__sfputs_r+0xa>
 800c1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c1f8 <_vfiprintf_r>:
 800c1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fc:	460d      	mov	r5, r1
 800c1fe:	b09d      	sub	sp, #116	; 0x74
 800c200:	4614      	mov	r4, r2
 800c202:	4698      	mov	r8, r3
 800c204:	4606      	mov	r6, r0
 800c206:	b118      	cbz	r0, 800c210 <_vfiprintf_r+0x18>
 800c208:	6a03      	ldr	r3, [r0, #32]
 800c20a:	b90b      	cbnz	r3, 800c210 <_vfiprintf_r+0x18>
 800c20c:	f7fc fe4a 	bl	8008ea4 <__sinit>
 800c210:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c212:	07d9      	lsls	r1, r3, #31
 800c214:	d405      	bmi.n	800c222 <_vfiprintf_r+0x2a>
 800c216:	89ab      	ldrh	r3, [r5, #12]
 800c218:	059a      	lsls	r2, r3, #22
 800c21a:	d402      	bmi.n	800c222 <_vfiprintf_r+0x2a>
 800c21c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c21e:	f7fc ff68 	bl	80090f2 <__retarget_lock_acquire_recursive>
 800c222:	89ab      	ldrh	r3, [r5, #12]
 800c224:	071b      	lsls	r3, r3, #28
 800c226:	d501      	bpl.n	800c22c <_vfiprintf_r+0x34>
 800c228:	692b      	ldr	r3, [r5, #16]
 800c22a:	b99b      	cbnz	r3, 800c254 <_vfiprintf_r+0x5c>
 800c22c:	4629      	mov	r1, r5
 800c22e:	4630      	mov	r0, r6
 800c230:	f000 f93a 	bl	800c4a8 <__swsetup_r>
 800c234:	b170      	cbz	r0, 800c254 <_vfiprintf_r+0x5c>
 800c236:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c238:	07dc      	lsls	r4, r3, #31
 800c23a:	d504      	bpl.n	800c246 <_vfiprintf_r+0x4e>
 800c23c:	f04f 30ff 	mov.w	r0, #4294967295
 800c240:	b01d      	add	sp, #116	; 0x74
 800c242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c246:	89ab      	ldrh	r3, [r5, #12]
 800c248:	0598      	lsls	r0, r3, #22
 800c24a:	d4f7      	bmi.n	800c23c <_vfiprintf_r+0x44>
 800c24c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c24e:	f7fc ff51 	bl	80090f4 <__retarget_lock_release_recursive>
 800c252:	e7f3      	b.n	800c23c <_vfiprintf_r+0x44>
 800c254:	2300      	movs	r3, #0
 800c256:	9309      	str	r3, [sp, #36]	; 0x24
 800c258:	2320      	movs	r3, #32
 800c25a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c25e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c262:	2330      	movs	r3, #48	; 0x30
 800c264:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c418 <_vfiprintf_r+0x220>
 800c268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c26c:	f04f 0901 	mov.w	r9, #1
 800c270:	4623      	mov	r3, r4
 800c272:	469a      	mov	sl, r3
 800c274:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c278:	b10a      	cbz	r2, 800c27e <_vfiprintf_r+0x86>
 800c27a:	2a25      	cmp	r2, #37	; 0x25
 800c27c:	d1f9      	bne.n	800c272 <_vfiprintf_r+0x7a>
 800c27e:	ebba 0b04 	subs.w	fp, sl, r4
 800c282:	d00b      	beq.n	800c29c <_vfiprintf_r+0xa4>
 800c284:	465b      	mov	r3, fp
 800c286:	4622      	mov	r2, r4
 800c288:	4629      	mov	r1, r5
 800c28a:	4630      	mov	r0, r6
 800c28c:	f7ff ffa2 	bl	800c1d4 <__sfputs_r>
 800c290:	3001      	adds	r0, #1
 800c292:	f000 80a9 	beq.w	800c3e8 <_vfiprintf_r+0x1f0>
 800c296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c298:	445a      	add	r2, fp
 800c29a:	9209      	str	r2, [sp, #36]	; 0x24
 800c29c:	f89a 3000 	ldrb.w	r3, [sl]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 80a1 	beq.w	800c3e8 <_vfiprintf_r+0x1f0>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2b0:	f10a 0a01 	add.w	sl, sl, #1
 800c2b4:	9304      	str	r3, [sp, #16]
 800c2b6:	9307      	str	r3, [sp, #28]
 800c2b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2bc:	931a      	str	r3, [sp, #104]	; 0x68
 800c2be:	4654      	mov	r4, sl
 800c2c0:	2205      	movs	r2, #5
 800c2c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2c6:	4854      	ldr	r0, [pc, #336]	; (800c418 <_vfiprintf_r+0x220>)
 800c2c8:	f7f3 ff82 	bl	80001d0 <memchr>
 800c2cc:	9a04      	ldr	r2, [sp, #16]
 800c2ce:	b9d8      	cbnz	r0, 800c308 <_vfiprintf_r+0x110>
 800c2d0:	06d1      	lsls	r1, r2, #27
 800c2d2:	bf44      	itt	mi
 800c2d4:	2320      	movmi	r3, #32
 800c2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2da:	0713      	lsls	r3, r2, #28
 800c2dc:	bf44      	itt	mi
 800c2de:	232b      	movmi	r3, #43	; 0x2b
 800c2e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2e8:	2b2a      	cmp	r3, #42	; 0x2a
 800c2ea:	d015      	beq.n	800c318 <_vfiprintf_r+0x120>
 800c2ec:	9a07      	ldr	r2, [sp, #28]
 800c2ee:	4654      	mov	r4, sl
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	f04f 0c0a 	mov.w	ip, #10
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2fc:	3b30      	subs	r3, #48	; 0x30
 800c2fe:	2b09      	cmp	r3, #9
 800c300:	d94d      	bls.n	800c39e <_vfiprintf_r+0x1a6>
 800c302:	b1b0      	cbz	r0, 800c332 <_vfiprintf_r+0x13a>
 800c304:	9207      	str	r2, [sp, #28]
 800c306:	e014      	b.n	800c332 <_vfiprintf_r+0x13a>
 800c308:	eba0 0308 	sub.w	r3, r0, r8
 800c30c:	fa09 f303 	lsl.w	r3, r9, r3
 800c310:	4313      	orrs	r3, r2
 800c312:	9304      	str	r3, [sp, #16]
 800c314:	46a2      	mov	sl, r4
 800c316:	e7d2      	b.n	800c2be <_vfiprintf_r+0xc6>
 800c318:	9b03      	ldr	r3, [sp, #12]
 800c31a:	1d19      	adds	r1, r3, #4
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	9103      	str	r1, [sp, #12]
 800c320:	2b00      	cmp	r3, #0
 800c322:	bfbb      	ittet	lt
 800c324:	425b      	neglt	r3, r3
 800c326:	f042 0202 	orrlt.w	r2, r2, #2
 800c32a:	9307      	strge	r3, [sp, #28]
 800c32c:	9307      	strlt	r3, [sp, #28]
 800c32e:	bfb8      	it	lt
 800c330:	9204      	strlt	r2, [sp, #16]
 800c332:	7823      	ldrb	r3, [r4, #0]
 800c334:	2b2e      	cmp	r3, #46	; 0x2e
 800c336:	d10c      	bne.n	800c352 <_vfiprintf_r+0x15a>
 800c338:	7863      	ldrb	r3, [r4, #1]
 800c33a:	2b2a      	cmp	r3, #42	; 0x2a
 800c33c:	d134      	bne.n	800c3a8 <_vfiprintf_r+0x1b0>
 800c33e:	9b03      	ldr	r3, [sp, #12]
 800c340:	1d1a      	adds	r2, r3, #4
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	9203      	str	r2, [sp, #12]
 800c346:	2b00      	cmp	r3, #0
 800c348:	bfb8      	it	lt
 800c34a:	f04f 33ff 	movlt.w	r3, #4294967295
 800c34e:	3402      	adds	r4, #2
 800c350:	9305      	str	r3, [sp, #20]
 800c352:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c428 <_vfiprintf_r+0x230>
 800c356:	7821      	ldrb	r1, [r4, #0]
 800c358:	2203      	movs	r2, #3
 800c35a:	4650      	mov	r0, sl
 800c35c:	f7f3 ff38 	bl	80001d0 <memchr>
 800c360:	b138      	cbz	r0, 800c372 <_vfiprintf_r+0x17a>
 800c362:	9b04      	ldr	r3, [sp, #16]
 800c364:	eba0 000a 	sub.w	r0, r0, sl
 800c368:	2240      	movs	r2, #64	; 0x40
 800c36a:	4082      	lsls	r2, r0
 800c36c:	4313      	orrs	r3, r2
 800c36e:	3401      	adds	r4, #1
 800c370:	9304      	str	r3, [sp, #16]
 800c372:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c376:	4829      	ldr	r0, [pc, #164]	; (800c41c <_vfiprintf_r+0x224>)
 800c378:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c37c:	2206      	movs	r2, #6
 800c37e:	f7f3 ff27 	bl	80001d0 <memchr>
 800c382:	2800      	cmp	r0, #0
 800c384:	d03f      	beq.n	800c406 <_vfiprintf_r+0x20e>
 800c386:	4b26      	ldr	r3, [pc, #152]	; (800c420 <_vfiprintf_r+0x228>)
 800c388:	bb1b      	cbnz	r3, 800c3d2 <_vfiprintf_r+0x1da>
 800c38a:	9b03      	ldr	r3, [sp, #12]
 800c38c:	3307      	adds	r3, #7
 800c38e:	f023 0307 	bic.w	r3, r3, #7
 800c392:	3308      	adds	r3, #8
 800c394:	9303      	str	r3, [sp, #12]
 800c396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c398:	443b      	add	r3, r7
 800c39a:	9309      	str	r3, [sp, #36]	; 0x24
 800c39c:	e768      	b.n	800c270 <_vfiprintf_r+0x78>
 800c39e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3a2:	460c      	mov	r4, r1
 800c3a4:	2001      	movs	r0, #1
 800c3a6:	e7a6      	b.n	800c2f6 <_vfiprintf_r+0xfe>
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	3401      	adds	r4, #1
 800c3ac:	9305      	str	r3, [sp, #20]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	f04f 0c0a 	mov.w	ip, #10
 800c3b4:	4620      	mov	r0, r4
 800c3b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3ba:	3a30      	subs	r2, #48	; 0x30
 800c3bc:	2a09      	cmp	r2, #9
 800c3be:	d903      	bls.n	800c3c8 <_vfiprintf_r+0x1d0>
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d0c6      	beq.n	800c352 <_vfiprintf_r+0x15a>
 800c3c4:	9105      	str	r1, [sp, #20]
 800c3c6:	e7c4      	b.n	800c352 <_vfiprintf_r+0x15a>
 800c3c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3cc:	4604      	mov	r4, r0
 800c3ce:	2301      	movs	r3, #1
 800c3d0:	e7f0      	b.n	800c3b4 <_vfiprintf_r+0x1bc>
 800c3d2:	ab03      	add	r3, sp, #12
 800c3d4:	9300      	str	r3, [sp, #0]
 800c3d6:	462a      	mov	r2, r5
 800c3d8:	4b12      	ldr	r3, [pc, #72]	; (800c424 <_vfiprintf_r+0x22c>)
 800c3da:	a904      	add	r1, sp, #16
 800c3dc:	4630      	mov	r0, r6
 800c3de:	f7fb feff 	bl	80081e0 <_printf_float>
 800c3e2:	4607      	mov	r7, r0
 800c3e4:	1c78      	adds	r0, r7, #1
 800c3e6:	d1d6      	bne.n	800c396 <_vfiprintf_r+0x19e>
 800c3e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3ea:	07d9      	lsls	r1, r3, #31
 800c3ec:	d405      	bmi.n	800c3fa <_vfiprintf_r+0x202>
 800c3ee:	89ab      	ldrh	r3, [r5, #12]
 800c3f0:	059a      	lsls	r2, r3, #22
 800c3f2:	d402      	bmi.n	800c3fa <_vfiprintf_r+0x202>
 800c3f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c3f6:	f7fc fe7d 	bl	80090f4 <__retarget_lock_release_recursive>
 800c3fa:	89ab      	ldrh	r3, [r5, #12]
 800c3fc:	065b      	lsls	r3, r3, #25
 800c3fe:	f53f af1d 	bmi.w	800c23c <_vfiprintf_r+0x44>
 800c402:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c404:	e71c      	b.n	800c240 <_vfiprintf_r+0x48>
 800c406:	ab03      	add	r3, sp, #12
 800c408:	9300      	str	r3, [sp, #0]
 800c40a:	462a      	mov	r2, r5
 800c40c:	4b05      	ldr	r3, [pc, #20]	; (800c424 <_vfiprintf_r+0x22c>)
 800c40e:	a904      	add	r1, sp, #16
 800c410:	4630      	mov	r0, r6
 800c412:	f7fc f989 	bl	8008728 <_printf_i>
 800c416:	e7e4      	b.n	800c3e2 <_vfiprintf_r+0x1ea>
 800c418:	0800eb31 	.word	0x0800eb31
 800c41c:	0800eb3b 	.word	0x0800eb3b
 800c420:	080081e1 	.word	0x080081e1
 800c424:	0800c1d5 	.word	0x0800c1d5
 800c428:	0800eb37 	.word	0x0800eb37

0800c42c <__swbuf_r>:
 800c42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42e:	460e      	mov	r6, r1
 800c430:	4614      	mov	r4, r2
 800c432:	4605      	mov	r5, r0
 800c434:	b118      	cbz	r0, 800c43e <__swbuf_r+0x12>
 800c436:	6a03      	ldr	r3, [r0, #32]
 800c438:	b90b      	cbnz	r3, 800c43e <__swbuf_r+0x12>
 800c43a:	f7fc fd33 	bl	8008ea4 <__sinit>
 800c43e:	69a3      	ldr	r3, [r4, #24]
 800c440:	60a3      	str	r3, [r4, #8]
 800c442:	89a3      	ldrh	r3, [r4, #12]
 800c444:	071a      	lsls	r2, r3, #28
 800c446:	d525      	bpl.n	800c494 <__swbuf_r+0x68>
 800c448:	6923      	ldr	r3, [r4, #16]
 800c44a:	b31b      	cbz	r3, 800c494 <__swbuf_r+0x68>
 800c44c:	6823      	ldr	r3, [r4, #0]
 800c44e:	6922      	ldr	r2, [r4, #16]
 800c450:	1a98      	subs	r0, r3, r2
 800c452:	6963      	ldr	r3, [r4, #20]
 800c454:	b2f6      	uxtb	r6, r6
 800c456:	4283      	cmp	r3, r0
 800c458:	4637      	mov	r7, r6
 800c45a:	dc04      	bgt.n	800c466 <__swbuf_r+0x3a>
 800c45c:	4621      	mov	r1, r4
 800c45e:	4628      	mov	r0, r5
 800c460:	f7ff fa3a 	bl	800b8d8 <_fflush_r>
 800c464:	b9e0      	cbnz	r0, 800c4a0 <__swbuf_r+0x74>
 800c466:	68a3      	ldr	r3, [r4, #8]
 800c468:	3b01      	subs	r3, #1
 800c46a:	60a3      	str	r3, [r4, #8]
 800c46c:	6823      	ldr	r3, [r4, #0]
 800c46e:	1c5a      	adds	r2, r3, #1
 800c470:	6022      	str	r2, [r4, #0]
 800c472:	701e      	strb	r6, [r3, #0]
 800c474:	6962      	ldr	r2, [r4, #20]
 800c476:	1c43      	adds	r3, r0, #1
 800c478:	429a      	cmp	r2, r3
 800c47a:	d004      	beq.n	800c486 <__swbuf_r+0x5a>
 800c47c:	89a3      	ldrh	r3, [r4, #12]
 800c47e:	07db      	lsls	r3, r3, #31
 800c480:	d506      	bpl.n	800c490 <__swbuf_r+0x64>
 800c482:	2e0a      	cmp	r6, #10
 800c484:	d104      	bne.n	800c490 <__swbuf_r+0x64>
 800c486:	4621      	mov	r1, r4
 800c488:	4628      	mov	r0, r5
 800c48a:	f7ff fa25 	bl	800b8d8 <_fflush_r>
 800c48e:	b938      	cbnz	r0, 800c4a0 <__swbuf_r+0x74>
 800c490:	4638      	mov	r0, r7
 800c492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c494:	4621      	mov	r1, r4
 800c496:	4628      	mov	r0, r5
 800c498:	f000 f806 	bl	800c4a8 <__swsetup_r>
 800c49c:	2800      	cmp	r0, #0
 800c49e:	d0d5      	beq.n	800c44c <__swbuf_r+0x20>
 800c4a0:	f04f 37ff 	mov.w	r7, #4294967295
 800c4a4:	e7f4      	b.n	800c490 <__swbuf_r+0x64>
	...

0800c4a8 <__swsetup_r>:
 800c4a8:	b538      	push	{r3, r4, r5, lr}
 800c4aa:	4b2a      	ldr	r3, [pc, #168]	; (800c554 <__swsetup_r+0xac>)
 800c4ac:	4605      	mov	r5, r0
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	460c      	mov	r4, r1
 800c4b2:	b118      	cbz	r0, 800c4bc <__swsetup_r+0x14>
 800c4b4:	6a03      	ldr	r3, [r0, #32]
 800c4b6:	b90b      	cbnz	r3, 800c4bc <__swsetup_r+0x14>
 800c4b8:	f7fc fcf4 	bl	8008ea4 <__sinit>
 800c4bc:	89a3      	ldrh	r3, [r4, #12]
 800c4be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c4c2:	0718      	lsls	r0, r3, #28
 800c4c4:	d422      	bmi.n	800c50c <__swsetup_r+0x64>
 800c4c6:	06d9      	lsls	r1, r3, #27
 800c4c8:	d407      	bmi.n	800c4da <__swsetup_r+0x32>
 800c4ca:	2309      	movs	r3, #9
 800c4cc:	602b      	str	r3, [r5, #0]
 800c4ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c4d2:	81a3      	strh	r3, [r4, #12]
 800c4d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d8:	e034      	b.n	800c544 <__swsetup_r+0x9c>
 800c4da:	0758      	lsls	r0, r3, #29
 800c4dc:	d512      	bpl.n	800c504 <__swsetup_r+0x5c>
 800c4de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4e0:	b141      	cbz	r1, 800c4f4 <__swsetup_r+0x4c>
 800c4e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4e6:	4299      	cmp	r1, r3
 800c4e8:	d002      	beq.n	800c4f0 <__swsetup_r+0x48>
 800c4ea:	4628      	mov	r0, r5
 800c4ec:	f7fd fc86 	bl	8009dfc <_free_r>
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	6363      	str	r3, [r4, #52]	; 0x34
 800c4f4:	89a3      	ldrh	r3, [r4, #12]
 800c4f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c4fa:	81a3      	strh	r3, [r4, #12]
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	6063      	str	r3, [r4, #4]
 800c500:	6923      	ldr	r3, [r4, #16]
 800c502:	6023      	str	r3, [r4, #0]
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	f043 0308 	orr.w	r3, r3, #8
 800c50a:	81a3      	strh	r3, [r4, #12]
 800c50c:	6923      	ldr	r3, [r4, #16]
 800c50e:	b94b      	cbnz	r3, 800c524 <__swsetup_r+0x7c>
 800c510:	89a3      	ldrh	r3, [r4, #12]
 800c512:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c51a:	d003      	beq.n	800c524 <__swsetup_r+0x7c>
 800c51c:	4621      	mov	r1, r4
 800c51e:	4628      	mov	r0, r5
 800c520:	f000 f884 	bl	800c62c <__smakebuf_r>
 800c524:	89a0      	ldrh	r0, [r4, #12]
 800c526:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c52a:	f010 0301 	ands.w	r3, r0, #1
 800c52e:	d00a      	beq.n	800c546 <__swsetup_r+0x9e>
 800c530:	2300      	movs	r3, #0
 800c532:	60a3      	str	r3, [r4, #8]
 800c534:	6963      	ldr	r3, [r4, #20]
 800c536:	425b      	negs	r3, r3
 800c538:	61a3      	str	r3, [r4, #24]
 800c53a:	6923      	ldr	r3, [r4, #16]
 800c53c:	b943      	cbnz	r3, 800c550 <__swsetup_r+0xa8>
 800c53e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c542:	d1c4      	bne.n	800c4ce <__swsetup_r+0x26>
 800c544:	bd38      	pop	{r3, r4, r5, pc}
 800c546:	0781      	lsls	r1, r0, #30
 800c548:	bf58      	it	pl
 800c54a:	6963      	ldrpl	r3, [r4, #20]
 800c54c:	60a3      	str	r3, [r4, #8]
 800c54e:	e7f4      	b.n	800c53a <__swsetup_r+0x92>
 800c550:	2000      	movs	r0, #0
 800c552:	e7f7      	b.n	800c544 <__swsetup_r+0x9c>
 800c554:	20000064 	.word	0x20000064

0800c558 <_raise_r>:
 800c558:	291f      	cmp	r1, #31
 800c55a:	b538      	push	{r3, r4, r5, lr}
 800c55c:	4604      	mov	r4, r0
 800c55e:	460d      	mov	r5, r1
 800c560:	d904      	bls.n	800c56c <_raise_r+0x14>
 800c562:	2316      	movs	r3, #22
 800c564:	6003      	str	r3, [r0, #0]
 800c566:	f04f 30ff 	mov.w	r0, #4294967295
 800c56a:	bd38      	pop	{r3, r4, r5, pc}
 800c56c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c56e:	b112      	cbz	r2, 800c576 <_raise_r+0x1e>
 800c570:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c574:	b94b      	cbnz	r3, 800c58a <_raise_r+0x32>
 800c576:	4620      	mov	r0, r4
 800c578:	f000 f830 	bl	800c5dc <_getpid_r>
 800c57c:	462a      	mov	r2, r5
 800c57e:	4601      	mov	r1, r0
 800c580:	4620      	mov	r0, r4
 800c582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c586:	f000 b817 	b.w	800c5b8 <_kill_r>
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d00a      	beq.n	800c5a4 <_raise_r+0x4c>
 800c58e:	1c59      	adds	r1, r3, #1
 800c590:	d103      	bne.n	800c59a <_raise_r+0x42>
 800c592:	2316      	movs	r3, #22
 800c594:	6003      	str	r3, [r0, #0]
 800c596:	2001      	movs	r0, #1
 800c598:	e7e7      	b.n	800c56a <_raise_r+0x12>
 800c59a:	2400      	movs	r4, #0
 800c59c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	4798      	blx	r3
 800c5a4:	2000      	movs	r0, #0
 800c5a6:	e7e0      	b.n	800c56a <_raise_r+0x12>

0800c5a8 <raise>:
 800c5a8:	4b02      	ldr	r3, [pc, #8]	; (800c5b4 <raise+0xc>)
 800c5aa:	4601      	mov	r1, r0
 800c5ac:	6818      	ldr	r0, [r3, #0]
 800c5ae:	f7ff bfd3 	b.w	800c558 <_raise_r>
 800c5b2:	bf00      	nop
 800c5b4:	20000064 	.word	0x20000064

0800c5b8 <_kill_r>:
 800c5b8:	b538      	push	{r3, r4, r5, lr}
 800c5ba:	4d07      	ldr	r5, [pc, #28]	; (800c5d8 <_kill_r+0x20>)
 800c5bc:	2300      	movs	r3, #0
 800c5be:	4604      	mov	r4, r0
 800c5c0:	4608      	mov	r0, r1
 800c5c2:	4611      	mov	r1, r2
 800c5c4:	602b      	str	r3, [r5, #0]
 800c5c6:	f7f7 f923 	bl	8003810 <_kill>
 800c5ca:	1c43      	adds	r3, r0, #1
 800c5cc:	d102      	bne.n	800c5d4 <_kill_r+0x1c>
 800c5ce:	682b      	ldr	r3, [r5, #0]
 800c5d0:	b103      	cbz	r3, 800c5d4 <_kill_r+0x1c>
 800c5d2:	6023      	str	r3, [r4, #0]
 800c5d4:	bd38      	pop	{r3, r4, r5, pc}
 800c5d6:	bf00      	nop
 800c5d8:	200009f8 	.word	0x200009f8

0800c5dc <_getpid_r>:
 800c5dc:	f7f7 b910 	b.w	8003800 <_getpid>

0800c5e0 <__swhatbuf_r>:
 800c5e0:	b570      	push	{r4, r5, r6, lr}
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5e8:	2900      	cmp	r1, #0
 800c5ea:	b096      	sub	sp, #88	; 0x58
 800c5ec:	4615      	mov	r5, r2
 800c5ee:	461e      	mov	r6, r3
 800c5f0:	da0d      	bge.n	800c60e <__swhatbuf_r+0x2e>
 800c5f2:	89a3      	ldrh	r3, [r4, #12]
 800c5f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c5f8:	f04f 0100 	mov.w	r1, #0
 800c5fc:	bf0c      	ite	eq
 800c5fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c602:	2340      	movne	r3, #64	; 0x40
 800c604:	2000      	movs	r0, #0
 800c606:	6031      	str	r1, [r6, #0]
 800c608:	602b      	str	r3, [r5, #0]
 800c60a:	b016      	add	sp, #88	; 0x58
 800c60c:	bd70      	pop	{r4, r5, r6, pc}
 800c60e:	466a      	mov	r2, sp
 800c610:	f000 f848 	bl	800c6a4 <_fstat_r>
 800c614:	2800      	cmp	r0, #0
 800c616:	dbec      	blt.n	800c5f2 <__swhatbuf_r+0x12>
 800c618:	9901      	ldr	r1, [sp, #4]
 800c61a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c61e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c622:	4259      	negs	r1, r3
 800c624:	4159      	adcs	r1, r3
 800c626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c62a:	e7eb      	b.n	800c604 <__swhatbuf_r+0x24>

0800c62c <__smakebuf_r>:
 800c62c:	898b      	ldrh	r3, [r1, #12]
 800c62e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c630:	079d      	lsls	r5, r3, #30
 800c632:	4606      	mov	r6, r0
 800c634:	460c      	mov	r4, r1
 800c636:	d507      	bpl.n	800c648 <__smakebuf_r+0x1c>
 800c638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	6123      	str	r3, [r4, #16]
 800c640:	2301      	movs	r3, #1
 800c642:	6163      	str	r3, [r4, #20]
 800c644:	b002      	add	sp, #8
 800c646:	bd70      	pop	{r4, r5, r6, pc}
 800c648:	ab01      	add	r3, sp, #4
 800c64a:	466a      	mov	r2, sp
 800c64c:	f7ff ffc8 	bl	800c5e0 <__swhatbuf_r>
 800c650:	9900      	ldr	r1, [sp, #0]
 800c652:	4605      	mov	r5, r0
 800c654:	4630      	mov	r0, r6
 800c656:	f7fb fc97 	bl	8007f88 <_malloc_r>
 800c65a:	b948      	cbnz	r0, 800c670 <__smakebuf_r+0x44>
 800c65c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c660:	059a      	lsls	r2, r3, #22
 800c662:	d4ef      	bmi.n	800c644 <__smakebuf_r+0x18>
 800c664:	f023 0303 	bic.w	r3, r3, #3
 800c668:	f043 0302 	orr.w	r3, r3, #2
 800c66c:	81a3      	strh	r3, [r4, #12]
 800c66e:	e7e3      	b.n	800c638 <__smakebuf_r+0xc>
 800c670:	89a3      	ldrh	r3, [r4, #12]
 800c672:	6020      	str	r0, [r4, #0]
 800c674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c678:	81a3      	strh	r3, [r4, #12]
 800c67a:	9b00      	ldr	r3, [sp, #0]
 800c67c:	6163      	str	r3, [r4, #20]
 800c67e:	9b01      	ldr	r3, [sp, #4]
 800c680:	6120      	str	r0, [r4, #16]
 800c682:	b15b      	cbz	r3, 800c69c <__smakebuf_r+0x70>
 800c684:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c688:	4630      	mov	r0, r6
 800c68a:	f000 f81d 	bl	800c6c8 <_isatty_r>
 800c68e:	b128      	cbz	r0, 800c69c <__smakebuf_r+0x70>
 800c690:	89a3      	ldrh	r3, [r4, #12]
 800c692:	f023 0303 	bic.w	r3, r3, #3
 800c696:	f043 0301 	orr.w	r3, r3, #1
 800c69a:	81a3      	strh	r3, [r4, #12]
 800c69c:	89a3      	ldrh	r3, [r4, #12]
 800c69e:	431d      	orrs	r5, r3
 800c6a0:	81a5      	strh	r5, [r4, #12]
 800c6a2:	e7cf      	b.n	800c644 <__smakebuf_r+0x18>

0800c6a4 <_fstat_r>:
 800c6a4:	b538      	push	{r3, r4, r5, lr}
 800c6a6:	4d07      	ldr	r5, [pc, #28]	; (800c6c4 <_fstat_r+0x20>)
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	4608      	mov	r0, r1
 800c6ae:	4611      	mov	r1, r2
 800c6b0:	602b      	str	r3, [r5, #0]
 800c6b2:	f7f7 f90c 	bl	80038ce <_fstat>
 800c6b6:	1c43      	adds	r3, r0, #1
 800c6b8:	d102      	bne.n	800c6c0 <_fstat_r+0x1c>
 800c6ba:	682b      	ldr	r3, [r5, #0]
 800c6bc:	b103      	cbz	r3, 800c6c0 <_fstat_r+0x1c>
 800c6be:	6023      	str	r3, [r4, #0]
 800c6c0:	bd38      	pop	{r3, r4, r5, pc}
 800c6c2:	bf00      	nop
 800c6c4:	200009f8 	.word	0x200009f8

0800c6c8 <_isatty_r>:
 800c6c8:	b538      	push	{r3, r4, r5, lr}
 800c6ca:	4d06      	ldr	r5, [pc, #24]	; (800c6e4 <_isatty_r+0x1c>)
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	4604      	mov	r4, r0
 800c6d0:	4608      	mov	r0, r1
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	f7f7 f90b 	bl	80038ee <_isatty>
 800c6d8:	1c43      	adds	r3, r0, #1
 800c6da:	d102      	bne.n	800c6e2 <_isatty_r+0x1a>
 800c6dc:	682b      	ldr	r3, [r5, #0]
 800c6de:	b103      	cbz	r3, 800c6e2 <_isatty_r+0x1a>
 800c6e0:	6023      	str	r3, [r4, #0]
 800c6e2:	bd38      	pop	{r3, r4, r5, pc}
 800c6e4:	200009f8 	.word	0x200009f8

0800c6e8 <atan2>:
 800c6e8:	f000 ba42 	b.w	800cb70 <__ieee754_atan2>
 800c6ec:	0000      	movs	r0, r0
	...

0800c6f0 <tan>:
 800c6f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c6f2:	ec53 2b10 	vmov	r2, r3, d0
 800c6f6:	4816      	ldr	r0, [pc, #88]	; (800c750 <tan+0x60>)
 800c6f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c6fc:	4281      	cmp	r1, r0
 800c6fe:	dc07      	bgt.n	800c710 <tan+0x20>
 800c700:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800c748 <tan+0x58>
 800c704:	2001      	movs	r0, #1
 800c706:	b005      	add	sp, #20
 800c708:	f85d eb04 	ldr.w	lr, [sp], #4
 800c70c:	f000 b824 	b.w	800c758 <__kernel_tan>
 800c710:	4810      	ldr	r0, [pc, #64]	; (800c754 <tan+0x64>)
 800c712:	4281      	cmp	r1, r0
 800c714:	dd09      	ble.n	800c72a <tan+0x3a>
 800c716:	ee10 0a10 	vmov	r0, s0
 800c71a:	4619      	mov	r1, r3
 800c71c:	f7f3 fdb4 	bl	8000288 <__aeabi_dsub>
 800c720:	ec41 0b10 	vmov	d0, r0, r1
 800c724:	b005      	add	sp, #20
 800c726:	f85d fb04 	ldr.w	pc, [sp], #4
 800c72a:	4668      	mov	r0, sp
 800c72c:	f000 fae8 	bl	800cd00 <__ieee754_rem_pio2>
 800c730:	0040      	lsls	r0, r0, #1
 800c732:	f000 0002 	and.w	r0, r0, #2
 800c736:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c73a:	ed9d 0b00 	vldr	d0, [sp]
 800c73e:	f1c0 0001 	rsb	r0, r0, #1
 800c742:	f000 f809 	bl	800c758 <__kernel_tan>
 800c746:	e7ed      	b.n	800c724 <tan+0x34>
	...
 800c750:	3fe921fb 	.word	0x3fe921fb
 800c754:	7fefffff 	.word	0x7fefffff

0800c758 <__kernel_tan>:
 800c758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c75c:	ed2d 8b06 	vpush	{d8-d10}
 800c760:	ec5b ab10 	vmov	sl, fp, d0
 800c764:	4be0      	ldr	r3, [pc, #896]	; (800cae8 <__kernel_tan+0x390>)
 800c766:	b083      	sub	sp, #12
 800c768:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c76c:	429f      	cmp	r7, r3
 800c76e:	ec59 8b11 	vmov	r8, r9, d1
 800c772:	4606      	mov	r6, r0
 800c774:	f8cd b000 	str.w	fp, [sp]
 800c778:	dc61      	bgt.n	800c83e <__kernel_tan+0xe6>
 800c77a:	ee10 0a10 	vmov	r0, s0
 800c77e:	4659      	mov	r1, fp
 800c780:	f7f4 f9ea 	bl	8000b58 <__aeabi_d2iz>
 800c784:	4605      	mov	r5, r0
 800c786:	2800      	cmp	r0, #0
 800c788:	f040 8083 	bne.w	800c892 <__kernel_tan+0x13a>
 800c78c:	1c73      	adds	r3, r6, #1
 800c78e:	4652      	mov	r2, sl
 800c790:	4313      	orrs	r3, r2
 800c792:	433b      	orrs	r3, r7
 800c794:	d112      	bne.n	800c7bc <__kernel_tan+0x64>
 800c796:	ec4b ab10 	vmov	d0, sl, fp
 800c79a:	f000 fe59 	bl	800d450 <fabs>
 800c79e:	49d3      	ldr	r1, [pc, #844]	; (800caec <__kernel_tan+0x394>)
 800c7a0:	ec53 2b10 	vmov	r2, r3, d0
 800c7a4:	2000      	movs	r0, #0
 800c7a6:	f7f4 f851 	bl	800084c <__aeabi_ddiv>
 800c7aa:	4682      	mov	sl, r0
 800c7ac:	468b      	mov	fp, r1
 800c7ae:	ec4b ab10 	vmov	d0, sl, fp
 800c7b2:	b003      	add	sp, #12
 800c7b4:	ecbd 8b06 	vpop	{d8-d10}
 800c7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7bc:	2e01      	cmp	r6, #1
 800c7be:	d0f6      	beq.n	800c7ae <__kernel_tan+0x56>
 800c7c0:	4642      	mov	r2, r8
 800c7c2:	464b      	mov	r3, r9
 800c7c4:	4650      	mov	r0, sl
 800c7c6:	4659      	mov	r1, fp
 800c7c8:	f7f3 fd60 	bl	800028c <__adddf3>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	460f      	mov	r7, r1
 800c7d2:	2000      	movs	r0, #0
 800c7d4:	49c6      	ldr	r1, [pc, #792]	; (800caf0 <__kernel_tan+0x398>)
 800c7d6:	f7f4 f839 	bl	800084c <__aeabi_ddiv>
 800c7da:	e9cd 0100 	strd	r0, r1, [sp]
 800c7de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7e2:	462e      	mov	r6, r5
 800c7e4:	4652      	mov	r2, sl
 800c7e6:	462c      	mov	r4, r5
 800c7e8:	4630      	mov	r0, r6
 800c7ea:	461d      	mov	r5, r3
 800c7ec:	4639      	mov	r1, r7
 800c7ee:	465b      	mov	r3, fp
 800c7f0:	f7f3 fd4a 	bl	8000288 <__aeabi_dsub>
 800c7f4:	4602      	mov	r2, r0
 800c7f6:	460b      	mov	r3, r1
 800c7f8:	4640      	mov	r0, r8
 800c7fa:	4649      	mov	r1, r9
 800c7fc:	f7f3 fd44 	bl	8000288 <__aeabi_dsub>
 800c800:	4632      	mov	r2, r6
 800c802:	462b      	mov	r3, r5
 800c804:	f7f3 fef8 	bl	80005f8 <__aeabi_dmul>
 800c808:	4632      	mov	r2, r6
 800c80a:	4680      	mov	r8, r0
 800c80c:	4689      	mov	r9, r1
 800c80e:	462b      	mov	r3, r5
 800c810:	4630      	mov	r0, r6
 800c812:	4639      	mov	r1, r7
 800c814:	f7f3 fef0 	bl	80005f8 <__aeabi_dmul>
 800c818:	4bb4      	ldr	r3, [pc, #720]	; (800caec <__kernel_tan+0x394>)
 800c81a:	2200      	movs	r2, #0
 800c81c:	f7f3 fd36 	bl	800028c <__adddf3>
 800c820:	4602      	mov	r2, r0
 800c822:	460b      	mov	r3, r1
 800c824:	4640      	mov	r0, r8
 800c826:	4649      	mov	r1, r9
 800c828:	f7f3 fd30 	bl	800028c <__adddf3>
 800c82c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c830:	f7f3 fee2 	bl	80005f8 <__aeabi_dmul>
 800c834:	4622      	mov	r2, r4
 800c836:	462b      	mov	r3, r5
 800c838:	f7f3 fd28 	bl	800028c <__adddf3>
 800c83c:	e7b5      	b.n	800c7aa <__kernel_tan+0x52>
 800c83e:	4bad      	ldr	r3, [pc, #692]	; (800caf4 <__kernel_tan+0x39c>)
 800c840:	429f      	cmp	r7, r3
 800c842:	dd26      	ble.n	800c892 <__kernel_tan+0x13a>
 800c844:	9b00      	ldr	r3, [sp, #0]
 800c846:	2b00      	cmp	r3, #0
 800c848:	da09      	bge.n	800c85e <__kernel_tan+0x106>
 800c84a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c84e:	469b      	mov	fp, r3
 800c850:	ee10 aa10 	vmov	sl, s0
 800c854:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c858:	ee11 8a10 	vmov	r8, s2
 800c85c:	4699      	mov	r9, r3
 800c85e:	4652      	mov	r2, sl
 800c860:	465b      	mov	r3, fp
 800c862:	a183      	add	r1, pc, #524	; (adr r1, 800ca70 <__kernel_tan+0x318>)
 800c864:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c868:	f7f3 fd0e 	bl	8000288 <__aeabi_dsub>
 800c86c:	4642      	mov	r2, r8
 800c86e:	464b      	mov	r3, r9
 800c870:	4604      	mov	r4, r0
 800c872:	460d      	mov	r5, r1
 800c874:	a180      	add	r1, pc, #512	; (adr r1, 800ca78 <__kernel_tan+0x320>)
 800c876:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c87a:	f7f3 fd05 	bl	8000288 <__aeabi_dsub>
 800c87e:	4622      	mov	r2, r4
 800c880:	462b      	mov	r3, r5
 800c882:	f7f3 fd03 	bl	800028c <__adddf3>
 800c886:	f04f 0800 	mov.w	r8, #0
 800c88a:	4682      	mov	sl, r0
 800c88c:	468b      	mov	fp, r1
 800c88e:	f04f 0900 	mov.w	r9, #0
 800c892:	4652      	mov	r2, sl
 800c894:	465b      	mov	r3, fp
 800c896:	4650      	mov	r0, sl
 800c898:	4659      	mov	r1, fp
 800c89a:	f7f3 fead 	bl	80005f8 <__aeabi_dmul>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	460b      	mov	r3, r1
 800c8a2:	ec43 2b18 	vmov	d8, r2, r3
 800c8a6:	f7f3 fea7 	bl	80005f8 <__aeabi_dmul>
 800c8aa:	ec53 2b18 	vmov	r2, r3, d8
 800c8ae:	4604      	mov	r4, r0
 800c8b0:	460d      	mov	r5, r1
 800c8b2:	4650      	mov	r0, sl
 800c8b4:	4659      	mov	r1, fp
 800c8b6:	f7f3 fe9f 	bl	80005f8 <__aeabi_dmul>
 800c8ba:	a371      	add	r3, pc, #452	; (adr r3, 800ca80 <__kernel_tan+0x328>)
 800c8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c0:	ec41 0b19 	vmov	d9, r0, r1
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	4629      	mov	r1, r5
 800c8c8:	f7f3 fe96 	bl	80005f8 <__aeabi_dmul>
 800c8cc:	a36e      	add	r3, pc, #440	; (adr r3, 800ca88 <__kernel_tan+0x330>)
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f7f3 fcdb 	bl	800028c <__adddf3>
 800c8d6:	4622      	mov	r2, r4
 800c8d8:	462b      	mov	r3, r5
 800c8da:	f7f3 fe8d 	bl	80005f8 <__aeabi_dmul>
 800c8de:	a36c      	add	r3, pc, #432	; (adr r3, 800ca90 <__kernel_tan+0x338>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	f7f3 fcd2 	bl	800028c <__adddf3>
 800c8e8:	4622      	mov	r2, r4
 800c8ea:	462b      	mov	r3, r5
 800c8ec:	f7f3 fe84 	bl	80005f8 <__aeabi_dmul>
 800c8f0:	a369      	add	r3, pc, #420	; (adr r3, 800ca98 <__kernel_tan+0x340>)
 800c8f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8f6:	f7f3 fcc9 	bl	800028c <__adddf3>
 800c8fa:	4622      	mov	r2, r4
 800c8fc:	462b      	mov	r3, r5
 800c8fe:	f7f3 fe7b 	bl	80005f8 <__aeabi_dmul>
 800c902:	a367      	add	r3, pc, #412	; (adr r3, 800caa0 <__kernel_tan+0x348>)
 800c904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c908:	f7f3 fcc0 	bl	800028c <__adddf3>
 800c90c:	4622      	mov	r2, r4
 800c90e:	462b      	mov	r3, r5
 800c910:	f7f3 fe72 	bl	80005f8 <__aeabi_dmul>
 800c914:	a364      	add	r3, pc, #400	; (adr r3, 800caa8 <__kernel_tan+0x350>)
 800c916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c91a:	f7f3 fcb7 	bl	800028c <__adddf3>
 800c91e:	ec53 2b18 	vmov	r2, r3, d8
 800c922:	f7f3 fe69 	bl	80005f8 <__aeabi_dmul>
 800c926:	a362      	add	r3, pc, #392	; (adr r3, 800cab0 <__kernel_tan+0x358>)
 800c928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92c:	ec41 0b1a 	vmov	d10, r0, r1
 800c930:	4620      	mov	r0, r4
 800c932:	4629      	mov	r1, r5
 800c934:	f7f3 fe60 	bl	80005f8 <__aeabi_dmul>
 800c938:	a35f      	add	r3, pc, #380	; (adr r3, 800cab8 <__kernel_tan+0x360>)
 800c93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93e:	f7f3 fca5 	bl	800028c <__adddf3>
 800c942:	4622      	mov	r2, r4
 800c944:	462b      	mov	r3, r5
 800c946:	f7f3 fe57 	bl	80005f8 <__aeabi_dmul>
 800c94a:	a35d      	add	r3, pc, #372	; (adr r3, 800cac0 <__kernel_tan+0x368>)
 800c94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c950:	f7f3 fc9c 	bl	800028c <__adddf3>
 800c954:	4622      	mov	r2, r4
 800c956:	462b      	mov	r3, r5
 800c958:	f7f3 fe4e 	bl	80005f8 <__aeabi_dmul>
 800c95c:	a35a      	add	r3, pc, #360	; (adr r3, 800cac8 <__kernel_tan+0x370>)
 800c95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c962:	f7f3 fc93 	bl	800028c <__adddf3>
 800c966:	4622      	mov	r2, r4
 800c968:	462b      	mov	r3, r5
 800c96a:	f7f3 fe45 	bl	80005f8 <__aeabi_dmul>
 800c96e:	a358      	add	r3, pc, #352	; (adr r3, 800cad0 <__kernel_tan+0x378>)
 800c970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c974:	f7f3 fc8a 	bl	800028c <__adddf3>
 800c978:	4622      	mov	r2, r4
 800c97a:	462b      	mov	r3, r5
 800c97c:	f7f3 fe3c 	bl	80005f8 <__aeabi_dmul>
 800c980:	a355      	add	r3, pc, #340	; (adr r3, 800cad8 <__kernel_tan+0x380>)
 800c982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c986:	f7f3 fc81 	bl	800028c <__adddf3>
 800c98a:	4602      	mov	r2, r0
 800c98c:	460b      	mov	r3, r1
 800c98e:	ec51 0b1a 	vmov	r0, r1, d10
 800c992:	f7f3 fc7b 	bl	800028c <__adddf3>
 800c996:	ec53 2b19 	vmov	r2, r3, d9
 800c99a:	f7f3 fe2d 	bl	80005f8 <__aeabi_dmul>
 800c99e:	4642      	mov	r2, r8
 800c9a0:	464b      	mov	r3, r9
 800c9a2:	f7f3 fc73 	bl	800028c <__adddf3>
 800c9a6:	ec53 2b18 	vmov	r2, r3, d8
 800c9aa:	f7f3 fe25 	bl	80005f8 <__aeabi_dmul>
 800c9ae:	4642      	mov	r2, r8
 800c9b0:	464b      	mov	r3, r9
 800c9b2:	f7f3 fc6b 	bl	800028c <__adddf3>
 800c9b6:	a34a      	add	r3, pc, #296	; (adr r3, 800cae0 <__kernel_tan+0x388>)
 800c9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9bc:	4604      	mov	r4, r0
 800c9be:	460d      	mov	r5, r1
 800c9c0:	ec51 0b19 	vmov	r0, r1, d9
 800c9c4:	f7f3 fe18 	bl	80005f8 <__aeabi_dmul>
 800c9c8:	4622      	mov	r2, r4
 800c9ca:	462b      	mov	r3, r5
 800c9cc:	f7f3 fc5e 	bl	800028c <__adddf3>
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	ec41 0b18 	vmov	d8, r0, r1
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	4659      	mov	r1, fp
 800c9da:	4650      	mov	r0, sl
 800c9dc:	f7f3 fc56 	bl	800028c <__adddf3>
 800c9e0:	4b44      	ldr	r3, [pc, #272]	; (800caf4 <__kernel_tan+0x39c>)
 800c9e2:	429f      	cmp	r7, r3
 800c9e4:	4604      	mov	r4, r0
 800c9e6:	460d      	mov	r5, r1
 800c9e8:	f340 8086 	ble.w	800caf8 <__kernel_tan+0x3a0>
 800c9ec:	4630      	mov	r0, r6
 800c9ee:	f7f3 fd99 	bl	8000524 <__aeabi_i2d>
 800c9f2:	4622      	mov	r2, r4
 800c9f4:	4680      	mov	r8, r0
 800c9f6:	4689      	mov	r9, r1
 800c9f8:	462b      	mov	r3, r5
 800c9fa:	4620      	mov	r0, r4
 800c9fc:	4629      	mov	r1, r5
 800c9fe:	f7f3 fdfb 	bl	80005f8 <__aeabi_dmul>
 800ca02:	4642      	mov	r2, r8
 800ca04:	4606      	mov	r6, r0
 800ca06:	460f      	mov	r7, r1
 800ca08:	464b      	mov	r3, r9
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	4629      	mov	r1, r5
 800ca0e:	f7f3 fc3d 	bl	800028c <__adddf3>
 800ca12:	4602      	mov	r2, r0
 800ca14:	460b      	mov	r3, r1
 800ca16:	4630      	mov	r0, r6
 800ca18:	4639      	mov	r1, r7
 800ca1a:	f7f3 ff17 	bl	800084c <__aeabi_ddiv>
 800ca1e:	ec53 2b18 	vmov	r2, r3, d8
 800ca22:	f7f3 fc31 	bl	8000288 <__aeabi_dsub>
 800ca26:	4602      	mov	r2, r0
 800ca28:	460b      	mov	r3, r1
 800ca2a:	4650      	mov	r0, sl
 800ca2c:	4659      	mov	r1, fp
 800ca2e:	f7f3 fc2b 	bl	8000288 <__aeabi_dsub>
 800ca32:	4602      	mov	r2, r0
 800ca34:	460b      	mov	r3, r1
 800ca36:	f7f3 fc29 	bl	800028c <__adddf3>
 800ca3a:	4602      	mov	r2, r0
 800ca3c:	460b      	mov	r3, r1
 800ca3e:	4640      	mov	r0, r8
 800ca40:	4649      	mov	r1, r9
 800ca42:	f7f3 fc21 	bl	8000288 <__aeabi_dsub>
 800ca46:	9b00      	ldr	r3, [sp, #0]
 800ca48:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800ca4c:	f00a 0a02 	and.w	sl, sl, #2
 800ca50:	4604      	mov	r4, r0
 800ca52:	f1ca 0001 	rsb	r0, sl, #1
 800ca56:	460d      	mov	r5, r1
 800ca58:	f7f3 fd64 	bl	8000524 <__aeabi_i2d>
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	460b      	mov	r3, r1
 800ca60:	4620      	mov	r0, r4
 800ca62:	4629      	mov	r1, r5
 800ca64:	f7f3 fdc8 	bl	80005f8 <__aeabi_dmul>
 800ca68:	e69f      	b.n	800c7aa <__kernel_tan+0x52>
 800ca6a:	bf00      	nop
 800ca6c:	f3af 8000 	nop.w
 800ca70:	54442d18 	.word	0x54442d18
 800ca74:	3fe921fb 	.word	0x3fe921fb
 800ca78:	33145c07 	.word	0x33145c07
 800ca7c:	3c81a626 	.word	0x3c81a626
 800ca80:	74bf7ad4 	.word	0x74bf7ad4
 800ca84:	3efb2a70 	.word	0x3efb2a70
 800ca88:	32f0a7e9 	.word	0x32f0a7e9
 800ca8c:	3f12b80f 	.word	0x3f12b80f
 800ca90:	1a8d1068 	.word	0x1a8d1068
 800ca94:	3f3026f7 	.word	0x3f3026f7
 800ca98:	fee08315 	.word	0xfee08315
 800ca9c:	3f57dbc8 	.word	0x3f57dbc8
 800caa0:	e96e8493 	.word	0xe96e8493
 800caa4:	3f8226e3 	.word	0x3f8226e3
 800caa8:	1bb341fe 	.word	0x1bb341fe
 800caac:	3faba1ba 	.word	0x3faba1ba
 800cab0:	db605373 	.word	0xdb605373
 800cab4:	bef375cb 	.word	0xbef375cb
 800cab8:	a03792a6 	.word	0xa03792a6
 800cabc:	3f147e88 	.word	0x3f147e88
 800cac0:	f2f26501 	.word	0xf2f26501
 800cac4:	3f4344d8 	.word	0x3f4344d8
 800cac8:	c9560328 	.word	0xc9560328
 800cacc:	3f6d6d22 	.word	0x3f6d6d22
 800cad0:	8406d637 	.word	0x8406d637
 800cad4:	3f9664f4 	.word	0x3f9664f4
 800cad8:	1110fe7a 	.word	0x1110fe7a
 800cadc:	3fc11111 	.word	0x3fc11111
 800cae0:	55555563 	.word	0x55555563
 800cae4:	3fd55555 	.word	0x3fd55555
 800cae8:	3e2fffff 	.word	0x3e2fffff
 800caec:	3ff00000 	.word	0x3ff00000
 800caf0:	bff00000 	.word	0xbff00000
 800caf4:	3fe59427 	.word	0x3fe59427
 800caf8:	2e01      	cmp	r6, #1
 800cafa:	d02f      	beq.n	800cb5c <__kernel_tan+0x404>
 800cafc:	460f      	mov	r7, r1
 800cafe:	4602      	mov	r2, r0
 800cb00:	460b      	mov	r3, r1
 800cb02:	4689      	mov	r9, r1
 800cb04:	2000      	movs	r0, #0
 800cb06:	4917      	ldr	r1, [pc, #92]	; (800cb64 <__kernel_tan+0x40c>)
 800cb08:	f7f3 fea0 	bl	800084c <__aeabi_ddiv>
 800cb0c:	2600      	movs	r6, #0
 800cb0e:	e9cd 0100 	strd	r0, r1, [sp]
 800cb12:	4652      	mov	r2, sl
 800cb14:	465b      	mov	r3, fp
 800cb16:	4630      	mov	r0, r6
 800cb18:	4639      	mov	r1, r7
 800cb1a:	f7f3 fbb5 	bl	8000288 <__aeabi_dsub>
 800cb1e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800cb22:	4602      	mov	r2, r0
 800cb24:	460b      	mov	r3, r1
 800cb26:	ec51 0b18 	vmov	r0, r1, d8
 800cb2a:	f7f3 fbad 	bl	8000288 <__aeabi_dsub>
 800cb2e:	4632      	mov	r2, r6
 800cb30:	462b      	mov	r3, r5
 800cb32:	f7f3 fd61 	bl	80005f8 <__aeabi_dmul>
 800cb36:	46b0      	mov	r8, r6
 800cb38:	460f      	mov	r7, r1
 800cb3a:	4642      	mov	r2, r8
 800cb3c:	462b      	mov	r3, r5
 800cb3e:	4634      	mov	r4, r6
 800cb40:	4649      	mov	r1, r9
 800cb42:	4606      	mov	r6, r0
 800cb44:	4640      	mov	r0, r8
 800cb46:	f7f3 fd57 	bl	80005f8 <__aeabi_dmul>
 800cb4a:	4b07      	ldr	r3, [pc, #28]	; (800cb68 <__kernel_tan+0x410>)
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	f7f3 fb9d 	bl	800028c <__adddf3>
 800cb52:	4602      	mov	r2, r0
 800cb54:	460b      	mov	r3, r1
 800cb56:	4630      	mov	r0, r6
 800cb58:	4639      	mov	r1, r7
 800cb5a:	e665      	b.n	800c828 <__kernel_tan+0xd0>
 800cb5c:	4682      	mov	sl, r0
 800cb5e:	468b      	mov	fp, r1
 800cb60:	e625      	b.n	800c7ae <__kernel_tan+0x56>
 800cb62:	bf00      	nop
 800cb64:	bff00000 	.word	0xbff00000
 800cb68:	3ff00000 	.word	0x3ff00000
 800cb6c:	00000000 	.word	0x00000000

0800cb70 <__ieee754_atan2>:
 800cb70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb74:	ec57 6b11 	vmov	r6, r7, d1
 800cb78:	4273      	negs	r3, r6
 800cb7a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800ccf8 <__ieee754_atan2+0x188>
 800cb7e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800cb82:	4333      	orrs	r3, r6
 800cb84:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800cb88:	4543      	cmp	r3, r8
 800cb8a:	ec51 0b10 	vmov	r0, r1, d0
 800cb8e:	ee11 5a10 	vmov	r5, s2
 800cb92:	d80a      	bhi.n	800cbaa <__ieee754_atan2+0x3a>
 800cb94:	4244      	negs	r4, r0
 800cb96:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb9a:	4304      	orrs	r4, r0
 800cb9c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800cba0:	4544      	cmp	r4, r8
 800cba2:	ee10 9a10 	vmov	r9, s0
 800cba6:	468e      	mov	lr, r1
 800cba8:	d907      	bls.n	800cbba <__ieee754_atan2+0x4a>
 800cbaa:	4632      	mov	r2, r6
 800cbac:	463b      	mov	r3, r7
 800cbae:	f7f3 fb6d 	bl	800028c <__adddf3>
 800cbb2:	ec41 0b10 	vmov	d0, r0, r1
 800cbb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbba:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800cbbe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cbc2:	4334      	orrs	r4, r6
 800cbc4:	d103      	bne.n	800cbce <__ieee754_atan2+0x5e>
 800cbc6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbca:	f000 baa1 	b.w	800d110 <atan>
 800cbce:	17bc      	asrs	r4, r7, #30
 800cbd0:	f004 0402 	and.w	r4, r4, #2
 800cbd4:	ea53 0909 	orrs.w	r9, r3, r9
 800cbd8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800cbdc:	d107      	bne.n	800cbee <__ieee754_atan2+0x7e>
 800cbde:	2c02      	cmp	r4, #2
 800cbe0:	d05f      	beq.n	800cca2 <__ieee754_atan2+0x132>
 800cbe2:	2c03      	cmp	r4, #3
 800cbe4:	d1e5      	bne.n	800cbb2 <__ieee754_atan2+0x42>
 800cbe6:	a140      	add	r1, pc, #256	; (adr r1, 800cce8 <__ieee754_atan2+0x178>)
 800cbe8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbec:	e7e1      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800cbee:	4315      	orrs	r5, r2
 800cbf0:	d106      	bne.n	800cc00 <__ieee754_atan2+0x90>
 800cbf2:	f1be 0f00 	cmp.w	lr, #0
 800cbf6:	da5f      	bge.n	800ccb8 <__ieee754_atan2+0x148>
 800cbf8:	a13d      	add	r1, pc, #244	; (adr r1, 800ccf0 <__ieee754_atan2+0x180>)
 800cbfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbfe:	e7d8      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800cc00:	4542      	cmp	r2, r8
 800cc02:	d10f      	bne.n	800cc24 <__ieee754_atan2+0xb4>
 800cc04:	4293      	cmp	r3, r2
 800cc06:	f104 34ff 	add.w	r4, r4, #4294967295
 800cc0a:	d107      	bne.n	800cc1c <__ieee754_atan2+0xac>
 800cc0c:	2c02      	cmp	r4, #2
 800cc0e:	d84c      	bhi.n	800ccaa <__ieee754_atan2+0x13a>
 800cc10:	4b33      	ldr	r3, [pc, #204]	; (800cce0 <__ieee754_atan2+0x170>)
 800cc12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc16:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cc1a:	e7ca      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800cc1c:	2c02      	cmp	r4, #2
 800cc1e:	d848      	bhi.n	800ccb2 <__ieee754_atan2+0x142>
 800cc20:	4b30      	ldr	r3, [pc, #192]	; (800cce4 <__ieee754_atan2+0x174>)
 800cc22:	e7f6      	b.n	800cc12 <__ieee754_atan2+0xa2>
 800cc24:	4543      	cmp	r3, r8
 800cc26:	d0e4      	beq.n	800cbf2 <__ieee754_atan2+0x82>
 800cc28:	1a9b      	subs	r3, r3, r2
 800cc2a:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800cc2e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cc32:	da1e      	bge.n	800cc72 <__ieee754_atan2+0x102>
 800cc34:	2f00      	cmp	r7, #0
 800cc36:	da01      	bge.n	800cc3c <__ieee754_atan2+0xcc>
 800cc38:	323c      	adds	r2, #60	; 0x3c
 800cc3a:	db1e      	blt.n	800cc7a <__ieee754_atan2+0x10a>
 800cc3c:	4632      	mov	r2, r6
 800cc3e:	463b      	mov	r3, r7
 800cc40:	f7f3 fe04 	bl	800084c <__aeabi_ddiv>
 800cc44:	ec41 0b10 	vmov	d0, r0, r1
 800cc48:	f000 fc02 	bl	800d450 <fabs>
 800cc4c:	f000 fa60 	bl	800d110 <atan>
 800cc50:	ec51 0b10 	vmov	r0, r1, d0
 800cc54:	2c01      	cmp	r4, #1
 800cc56:	d013      	beq.n	800cc80 <__ieee754_atan2+0x110>
 800cc58:	2c02      	cmp	r4, #2
 800cc5a:	d015      	beq.n	800cc88 <__ieee754_atan2+0x118>
 800cc5c:	2c00      	cmp	r4, #0
 800cc5e:	d0a8      	beq.n	800cbb2 <__ieee754_atan2+0x42>
 800cc60:	a317      	add	r3, pc, #92	; (adr r3, 800ccc0 <__ieee754_atan2+0x150>)
 800cc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc66:	f7f3 fb0f 	bl	8000288 <__aeabi_dsub>
 800cc6a:	a317      	add	r3, pc, #92	; (adr r3, 800ccc8 <__ieee754_atan2+0x158>)
 800cc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc70:	e014      	b.n	800cc9c <__ieee754_atan2+0x12c>
 800cc72:	a117      	add	r1, pc, #92	; (adr r1, 800ccd0 <__ieee754_atan2+0x160>)
 800cc74:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc78:	e7ec      	b.n	800cc54 <__ieee754_atan2+0xe4>
 800cc7a:	2000      	movs	r0, #0
 800cc7c:	2100      	movs	r1, #0
 800cc7e:	e7e9      	b.n	800cc54 <__ieee754_atan2+0xe4>
 800cc80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc84:	4619      	mov	r1, r3
 800cc86:	e794      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800cc88:	a30d      	add	r3, pc, #52	; (adr r3, 800ccc0 <__ieee754_atan2+0x150>)
 800cc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc8e:	f7f3 fafb 	bl	8000288 <__aeabi_dsub>
 800cc92:	4602      	mov	r2, r0
 800cc94:	460b      	mov	r3, r1
 800cc96:	a10c      	add	r1, pc, #48	; (adr r1, 800ccc8 <__ieee754_atan2+0x158>)
 800cc98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc9c:	f7f3 faf4 	bl	8000288 <__aeabi_dsub>
 800cca0:	e787      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800cca2:	a109      	add	r1, pc, #36	; (adr r1, 800ccc8 <__ieee754_atan2+0x158>)
 800cca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cca8:	e783      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800ccaa:	a10b      	add	r1, pc, #44	; (adr r1, 800ccd8 <__ieee754_atan2+0x168>)
 800ccac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccb0:	e77f      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800ccb2:	2000      	movs	r0, #0
 800ccb4:	2100      	movs	r1, #0
 800ccb6:	e77c      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800ccb8:	a105      	add	r1, pc, #20	; (adr r1, 800ccd0 <__ieee754_atan2+0x160>)
 800ccba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccbe:	e778      	b.n	800cbb2 <__ieee754_atan2+0x42>
 800ccc0:	33145c07 	.word	0x33145c07
 800ccc4:	3ca1a626 	.word	0x3ca1a626
 800ccc8:	54442d18 	.word	0x54442d18
 800cccc:	400921fb 	.word	0x400921fb
 800ccd0:	54442d18 	.word	0x54442d18
 800ccd4:	3ff921fb 	.word	0x3ff921fb
 800ccd8:	54442d18 	.word	0x54442d18
 800ccdc:	3fe921fb 	.word	0x3fe921fb
 800cce0:	0800ebe8 	.word	0x0800ebe8
 800cce4:	0800ec00 	.word	0x0800ec00
 800cce8:	54442d18 	.word	0x54442d18
 800ccec:	c00921fb 	.word	0xc00921fb
 800ccf0:	54442d18 	.word	0x54442d18
 800ccf4:	bff921fb 	.word	0xbff921fb
 800ccf8:	7ff00000 	.word	0x7ff00000
 800ccfc:	00000000 	.word	0x00000000

0800cd00 <__ieee754_rem_pio2>:
 800cd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd04:	ed2d 8b02 	vpush	{d8}
 800cd08:	ec55 4b10 	vmov	r4, r5, d0
 800cd0c:	4bca      	ldr	r3, [pc, #808]	; (800d038 <__ieee754_rem_pio2+0x338>)
 800cd0e:	b08b      	sub	sp, #44	; 0x2c
 800cd10:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800cd14:	4598      	cmp	r8, r3
 800cd16:	4682      	mov	sl, r0
 800cd18:	9502      	str	r5, [sp, #8]
 800cd1a:	dc08      	bgt.n	800cd2e <__ieee754_rem_pio2+0x2e>
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	2300      	movs	r3, #0
 800cd20:	ed80 0b00 	vstr	d0, [r0]
 800cd24:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cd28:	f04f 0b00 	mov.w	fp, #0
 800cd2c:	e028      	b.n	800cd80 <__ieee754_rem_pio2+0x80>
 800cd2e:	4bc3      	ldr	r3, [pc, #780]	; (800d03c <__ieee754_rem_pio2+0x33c>)
 800cd30:	4598      	cmp	r8, r3
 800cd32:	dc78      	bgt.n	800ce26 <__ieee754_rem_pio2+0x126>
 800cd34:	9b02      	ldr	r3, [sp, #8]
 800cd36:	4ec2      	ldr	r6, [pc, #776]	; (800d040 <__ieee754_rem_pio2+0x340>)
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	ee10 0a10 	vmov	r0, s0
 800cd3e:	a3b0      	add	r3, pc, #704	; (adr r3, 800d000 <__ieee754_rem_pio2+0x300>)
 800cd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd44:	4629      	mov	r1, r5
 800cd46:	dd39      	ble.n	800cdbc <__ieee754_rem_pio2+0xbc>
 800cd48:	f7f3 fa9e 	bl	8000288 <__aeabi_dsub>
 800cd4c:	45b0      	cmp	r8, r6
 800cd4e:	4604      	mov	r4, r0
 800cd50:	460d      	mov	r5, r1
 800cd52:	d01b      	beq.n	800cd8c <__ieee754_rem_pio2+0x8c>
 800cd54:	a3ac      	add	r3, pc, #688	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800cd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5a:	f7f3 fa95 	bl	8000288 <__aeabi_dsub>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	460b      	mov	r3, r1
 800cd62:	e9ca 2300 	strd	r2, r3, [sl]
 800cd66:	4620      	mov	r0, r4
 800cd68:	4629      	mov	r1, r5
 800cd6a:	f7f3 fa8d 	bl	8000288 <__aeabi_dsub>
 800cd6e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800cd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd74:	f7f3 fa88 	bl	8000288 <__aeabi_dsub>
 800cd78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cd7c:	f04f 0b01 	mov.w	fp, #1
 800cd80:	4658      	mov	r0, fp
 800cd82:	b00b      	add	sp, #44	; 0x2c
 800cd84:	ecbd 8b02 	vpop	{d8}
 800cd88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd8c:	a3a0      	add	r3, pc, #640	; (adr r3, 800d010 <__ieee754_rem_pio2+0x310>)
 800cd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd92:	f7f3 fa79 	bl	8000288 <__aeabi_dsub>
 800cd96:	a3a0      	add	r3, pc, #640	; (adr r3, 800d018 <__ieee754_rem_pio2+0x318>)
 800cd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9c:	4604      	mov	r4, r0
 800cd9e:	460d      	mov	r5, r1
 800cda0:	f7f3 fa72 	bl	8000288 <__aeabi_dsub>
 800cda4:	4602      	mov	r2, r0
 800cda6:	460b      	mov	r3, r1
 800cda8:	e9ca 2300 	strd	r2, r3, [sl]
 800cdac:	4620      	mov	r0, r4
 800cdae:	4629      	mov	r1, r5
 800cdb0:	f7f3 fa6a 	bl	8000288 <__aeabi_dsub>
 800cdb4:	a398      	add	r3, pc, #608	; (adr r3, 800d018 <__ieee754_rem_pio2+0x318>)
 800cdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdba:	e7db      	b.n	800cd74 <__ieee754_rem_pio2+0x74>
 800cdbc:	f7f3 fa66 	bl	800028c <__adddf3>
 800cdc0:	45b0      	cmp	r8, r6
 800cdc2:	4604      	mov	r4, r0
 800cdc4:	460d      	mov	r5, r1
 800cdc6:	d016      	beq.n	800cdf6 <__ieee754_rem_pio2+0xf6>
 800cdc8:	a38f      	add	r3, pc, #572	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800cdca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdce:	f7f3 fa5d 	bl	800028c <__adddf3>
 800cdd2:	4602      	mov	r2, r0
 800cdd4:	460b      	mov	r3, r1
 800cdd6:	e9ca 2300 	strd	r2, r3, [sl]
 800cdda:	4620      	mov	r0, r4
 800cddc:	4629      	mov	r1, r5
 800cdde:	f7f3 fa53 	bl	8000288 <__aeabi_dsub>
 800cde2:	a389      	add	r3, pc, #548	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800cde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde8:	f7f3 fa50 	bl	800028c <__adddf3>
 800cdec:	f04f 3bff 	mov.w	fp, #4294967295
 800cdf0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cdf4:	e7c4      	b.n	800cd80 <__ieee754_rem_pio2+0x80>
 800cdf6:	a386      	add	r3, pc, #536	; (adr r3, 800d010 <__ieee754_rem_pio2+0x310>)
 800cdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfc:	f7f3 fa46 	bl	800028c <__adddf3>
 800ce00:	a385      	add	r3, pc, #532	; (adr r3, 800d018 <__ieee754_rem_pio2+0x318>)
 800ce02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce06:	4604      	mov	r4, r0
 800ce08:	460d      	mov	r5, r1
 800ce0a:	f7f3 fa3f 	bl	800028c <__adddf3>
 800ce0e:	4602      	mov	r2, r0
 800ce10:	460b      	mov	r3, r1
 800ce12:	e9ca 2300 	strd	r2, r3, [sl]
 800ce16:	4620      	mov	r0, r4
 800ce18:	4629      	mov	r1, r5
 800ce1a:	f7f3 fa35 	bl	8000288 <__aeabi_dsub>
 800ce1e:	a37e      	add	r3, pc, #504	; (adr r3, 800d018 <__ieee754_rem_pio2+0x318>)
 800ce20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce24:	e7e0      	b.n	800cde8 <__ieee754_rem_pio2+0xe8>
 800ce26:	4b87      	ldr	r3, [pc, #540]	; (800d044 <__ieee754_rem_pio2+0x344>)
 800ce28:	4598      	cmp	r8, r3
 800ce2a:	f300 80d8 	bgt.w	800cfde <__ieee754_rem_pio2+0x2de>
 800ce2e:	f000 fb0f 	bl	800d450 <fabs>
 800ce32:	ec55 4b10 	vmov	r4, r5, d0
 800ce36:	ee10 0a10 	vmov	r0, s0
 800ce3a:	a379      	add	r3, pc, #484	; (adr r3, 800d020 <__ieee754_rem_pio2+0x320>)
 800ce3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce40:	4629      	mov	r1, r5
 800ce42:	f7f3 fbd9 	bl	80005f8 <__aeabi_dmul>
 800ce46:	4b80      	ldr	r3, [pc, #512]	; (800d048 <__ieee754_rem_pio2+0x348>)
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f7f3 fa1f 	bl	800028c <__adddf3>
 800ce4e:	f7f3 fe83 	bl	8000b58 <__aeabi_d2iz>
 800ce52:	4683      	mov	fp, r0
 800ce54:	f7f3 fb66 	bl	8000524 <__aeabi_i2d>
 800ce58:	4602      	mov	r2, r0
 800ce5a:	460b      	mov	r3, r1
 800ce5c:	ec43 2b18 	vmov	d8, r2, r3
 800ce60:	a367      	add	r3, pc, #412	; (adr r3, 800d000 <__ieee754_rem_pio2+0x300>)
 800ce62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce66:	f7f3 fbc7 	bl	80005f8 <__aeabi_dmul>
 800ce6a:	4602      	mov	r2, r0
 800ce6c:	460b      	mov	r3, r1
 800ce6e:	4620      	mov	r0, r4
 800ce70:	4629      	mov	r1, r5
 800ce72:	f7f3 fa09 	bl	8000288 <__aeabi_dsub>
 800ce76:	a364      	add	r3, pc, #400	; (adr r3, 800d008 <__ieee754_rem_pio2+0x308>)
 800ce78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7c:	4606      	mov	r6, r0
 800ce7e:	460f      	mov	r7, r1
 800ce80:	ec51 0b18 	vmov	r0, r1, d8
 800ce84:	f7f3 fbb8 	bl	80005f8 <__aeabi_dmul>
 800ce88:	f1bb 0f1f 	cmp.w	fp, #31
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	460d      	mov	r5, r1
 800ce90:	dc0d      	bgt.n	800ceae <__ieee754_rem_pio2+0x1ae>
 800ce92:	4b6e      	ldr	r3, [pc, #440]	; (800d04c <__ieee754_rem_pio2+0x34c>)
 800ce94:	f10b 32ff 	add.w	r2, fp, #4294967295
 800ce98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce9c:	4543      	cmp	r3, r8
 800ce9e:	d006      	beq.n	800ceae <__ieee754_rem_pio2+0x1ae>
 800cea0:	4622      	mov	r2, r4
 800cea2:	462b      	mov	r3, r5
 800cea4:	4630      	mov	r0, r6
 800cea6:	4639      	mov	r1, r7
 800cea8:	f7f3 f9ee 	bl	8000288 <__aeabi_dsub>
 800ceac:	e00e      	b.n	800cecc <__ieee754_rem_pio2+0x1cc>
 800ceae:	462b      	mov	r3, r5
 800ceb0:	4622      	mov	r2, r4
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	4639      	mov	r1, r7
 800ceb6:	f7f3 f9e7 	bl	8000288 <__aeabi_dsub>
 800ceba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cebe:	9303      	str	r3, [sp, #12]
 800cec0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cec4:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800cec8:	2b10      	cmp	r3, #16
 800ceca:	dc02      	bgt.n	800ced2 <__ieee754_rem_pio2+0x1d2>
 800cecc:	e9ca 0100 	strd	r0, r1, [sl]
 800ced0:	e039      	b.n	800cf46 <__ieee754_rem_pio2+0x246>
 800ced2:	a34f      	add	r3, pc, #316	; (adr r3, 800d010 <__ieee754_rem_pio2+0x310>)
 800ced4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ced8:	ec51 0b18 	vmov	r0, r1, d8
 800cedc:	f7f3 fb8c 	bl	80005f8 <__aeabi_dmul>
 800cee0:	4604      	mov	r4, r0
 800cee2:	460d      	mov	r5, r1
 800cee4:	4602      	mov	r2, r0
 800cee6:	460b      	mov	r3, r1
 800cee8:	4630      	mov	r0, r6
 800ceea:	4639      	mov	r1, r7
 800ceec:	f7f3 f9cc 	bl	8000288 <__aeabi_dsub>
 800cef0:	4602      	mov	r2, r0
 800cef2:	460b      	mov	r3, r1
 800cef4:	4680      	mov	r8, r0
 800cef6:	4689      	mov	r9, r1
 800cef8:	4630      	mov	r0, r6
 800cefa:	4639      	mov	r1, r7
 800cefc:	f7f3 f9c4 	bl	8000288 <__aeabi_dsub>
 800cf00:	4622      	mov	r2, r4
 800cf02:	462b      	mov	r3, r5
 800cf04:	f7f3 f9c0 	bl	8000288 <__aeabi_dsub>
 800cf08:	a343      	add	r3, pc, #268	; (adr r3, 800d018 <__ieee754_rem_pio2+0x318>)
 800cf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf0e:	4604      	mov	r4, r0
 800cf10:	460d      	mov	r5, r1
 800cf12:	ec51 0b18 	vmov	r0, r1, d8
 800cf16:	f7f3 fb6f 	bl	80005f8 <__aeabi_dmul>
 800cf1a:	4622      	mov	r2, r4
 800cf1c:	462b      	mov	r3, r5
 800cf1e:	f7f3 f9b3 	bl	8000288 <__aeabi_dsub>
 800cf22:	4602      	mov	r2, r0
 800cf24:	460b      	mov	r3, r1
 800cf26:	4604      	mov	r4, r0
 800cf28:	460d      	mov	r5, r1
 800cf2a:	4640      	mov	r0, r8
 800cf2c:	4649      	mov	r1, r9
 800cf2e:	f7f3 f9ab 	bl	8000288 <__aeabi_dsub>
 800cf32:	9a03      	ldr	r2, [sp, #12]
 800cf34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	2b31      	cmp	r3, #49	; 0x31
 800cf3c:	dc24      	bgt.n	800cf88 <__ieee754_rem_pio2+0x288>
 800cf3e:	e9ca 0100 	strd	r0, r1, [sl]
 800cf42:	4646      	mov	r6, r8
 800cf44:	464f      	mov	r7, r9
 800cf46:	e9da 8900 	ldrd	r8, r9, [sl]
 800cf4a:	4630      	mov	r0, r6
 800cf4c:	4642      	mov	r2, r8
 800cf4e:	464b      	mov	r3, r9
 800cf50:	4639      	mov	r1, r7
 800cf52:	f7f3 f999 	bl	8000288 <__aeabi_dsub>
 800cf56:	462b      	mov	r3, r5
 800cf58:	4622      	mov	r2, r4
 800cf5a:	f7f3 f995 	bl	8000288 <__aeabi_dsub>
 800cf5e:	9b02      	ldr	r3, [sp, #8]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cf66:	f6bf af0b 	bge.w	800cd80 <__ieee754_rem_pio2+0x80>
 800cf6a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cf6e:	f8ca 3004 	str.w	r3, [sl, #4]
 800cf72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cf76:	f8ca 8000 	str.w	r8, [sl]
 800cf7a:	f8ca 0008 	str.w	r0, [sl, #8]
 800cf7e:	f8ca 300c 	str.w	r3, [sl, #12]
 800cf82:	f1cb 0b00 	rsb	fp, fp, #0
 800cf86:	e6fb      	b.n	800cd80 <__ieee754_rem_pio2+0x80>
 800cf88:	a327      	add	r3, pc, #156	; (adr r3, 800d028 <__ieee754_rem_pio2+0x328>)
 800cf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8e:	ec51 0b18 	vmov	r0, r1, d8
 800cf92:	f7f3 fb31 	bl	80005f8 <__aeabi_dmul>
 800cf96:	4604      	mov	r4, r0
 800cf98:	460d      	mov	r5, r1
 800cf9a:	4602      	mov	r2, r0
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	4640      	mov	r0, r8
 800cfa0:	4649      	mov	r1, r9
 800cfa2:	f7f3 f971 	bl	8000288 <__aeabi_dsub>
 800cfa6:	4602      	mov	r2, r0
 800cfa8:	460b      	mov	r3, r1
 800cfaa:	4606      	mov	r6, r0
 800cfac:	460f      	mov	r7, r1
 800cfae:	4640      	mov	r0, r8
 800cfb0:	4649      	mov	r1, r9
 800cfb2:	f7f3 f969 	bl	8000288 <__aeabi_dsub>
 800cfb6:	4622      	mov	r2, r4
 800cfb8:	462b      	mov	r3, r5
 800cfba:	f7f3 f965 	bl	8000288 <__aeabi_dsub>
 800cfbe:	a31c      	add	r3, pc, #112	; (adr r3, 800d030 <__ieee754_rem_pio2+0x330>)
 800cfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	460d      	mov	r5, r1
 800cfc8:	ec51 0b18 	vmov	r0, r1, d8
 800cfcc:	f7f3 fb14 	bl	80005f8 <__aeabi_dmul>
 800cfd0:	4622      	mov	r2, r4
 800cfd2:	462b      	mov	r3, r5
 800cfd4:	f7f3 f958 	bl	8000288 <__aeabi_dsub>
 800cfd8:	4604      	mov	r4, r0
 800cfda:	460d      	mov	r5, r1
 800cfdc:	e760      	b.n	800cea0 <__ieee754_rem_pio2+0x1a0>
 800cfde:	4b1c      	ldr	r3, [pc, #112]	; (800d050 <__ieee754_rem_pio2+0x350>)
 800cfe0:	4598      	cmp	r8, r3
 800cfe2:	dd37      	ble.n	800d054 <__ieee754_rem_pio2+0x354>
 800cfe4:	ee10 2a10 	vmov	r2, s0
 800cfe8:	462b      	mov	r3, r5
 800cfea:	4620      	mov	r0, r4
 800cfec:	4629      	mov	r1, r5
 800cfee:	f7f3 f94b 	bl	8000288 <__aeabi_dsub>
 800cff2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cff6:	e9ca 0100 	strd	r0, r1, [sl]
 800cffa:	e695      	b.n	800cd28 <__ieee754_rem_pio2+0x28>
 800cffc:	f3af 8000 	nop.w
 800d000:	54400000 	.word	0x54400000
 800d004:	3ff921fb 	.word	0x3ff921fb
 800d008:	1a626331 	.word	0x1a626331
 800d00c:	3dd0b461 	.word	0x3dd0b461
 800d010:	1a600000 	.word	0x1a600000
 800d014:	3dd0b461 	.word	0x3dd0b461
 800d018:	2e037073 	.word	0x2e037073
 800d01c:	3ba3198a 	.word	0x3ba3198a
 800d020:	6dc9c883 	.word	0x6dc9c883
 800d024:	3fe45f30 	.word	0x3fe45f30
 800d028:	2e000000 	.word	0x2e000000
 800d02c:	3ba3198a 	.word	0x3ba3198a
 800d030:	252049c1 	.word	0x252049c1
 800d034:	397b839a 	.word	0x397b839a
 800d038:	3fe921fb 	.word	0x3fe921fb
 800d03c:	4002d97b 	.word	0x4002d97b
 800d040:	3ff921fb 	.word	0x3ff921fb
 800d044:	413921fb 	.word	0x413921fb
 800d048:	3fe00000 	.word	0x3fe00000
 800d04c:	0800ec18 	.word	0x0800ec18
 800d050:	7fefffff 	.word	0x7fefffff
 800d054:	ea4f 5628 	mov.w	r6, r8, asr #20
 800d058:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800d05c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800d060:	4620      	mov	r0, r4
 800d062:	460d      	mov	r5, r1
 800d064:	f7f3 fd78 	bl	8000b58 <__aeabi_d2iz>
 800d068:	f7f3 fa5c 	bl	8000524 <__aeabi_i2d>
 800d06c:	4602      	mov	r2, r0
 800d06e:	460b      	mov	r3, r1
 800d070:	4620      	mov	r0, r4
 800d072:	4629      	mov	r1, r5
 800d074:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d078:	f7f3 f906 	bl	8000288 <__aeabi_dsub>
 800d07c:	4b21      	ldr	r3, [pc, #132]	; (800d104 <__ieee754_rem_pio2+0x404>)
 800d07e:	2200      	movs	r2, #0
 800d080:	f7f3 faba 	bl	80005f8 <__aeabi_dmul>
 800d084:	460d      	mov	r5, r1
 800d086:	4604      	mov	r4, r0
 800d088:	f7f3 fd66 	bl	8000b58 <__aeabi_d2iz>
 800d08c:	f7f3 fa4a 	bl	8000524 <__aeabi_i2d>
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4620      	mov	r0, r4
 800d096:	4629      	mov	r1, r5
 800d098:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d09c:	f7f3 f8f4 	bl	8000288 <__aeabi_dsub>
 800d0a0:	4b18      	ldr	r3, [pc, #96]	; (800d104 <__ieee754_rem_pio2+0x404>)
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	f7f3 faa8 	bl	80005f8 <__aeabi_dmul>
 800d0a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d0ac:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800d0b0:	2703      	movs	r7, #3
 800d0b2:	2400      	movs	r4, #0
 800d0b4:	2500      	movs	r5, #0
 800d0b6:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800d0ba:	4622      	mov	r2, r4
 800d0bc:	462b      	mov	r3, r5
 800d0be:	46b9      	mov	r9, r7
 800d0c0:	3f01      	subs	r7, #1
 800d0c2:	f7f3 fd01 	bl	8000ac8 <__aeabi_dcmpeq>
 800d0c6:	2800      	cmp	r0, #0
 800d0c8:	d1f5      	bne.n	800d0b6 <__ieee754_rem_pio2+0x3b6>
 800d0ca:	4b0f      	ldr	r3, [pc, #60]	; (800d108 <__ieee754_rem_pio2+0x408>)
 800d0cc:	9301      	str	r3, [sp, #4]
 800d0ce:	2302      	movs	r3, #2
 800d0d0:	9300      	str	r3, [sp, #0]
 800d0d2:	4632      	mov	r2, r6
 800d0d4:	464b      	mov	r3, r9
 800d0d6:	4651      	mov	r1, sl
 800d0d8:	a804      	add	r0, sp, #16
 800d0da:	f000 f9c5 	bl	800d468 <__kernel_rem_pio2>
 800d0de:	9b02      	ldr	r3, [sp, #8]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	4683      	mov	fp, r0
 800d0e4:	f6bf ae4c 	bge.w	800cd80 <__ieee754_rem_pio2+0x80>
 800d0e8:	e9da 2100 	ldrd	r2, r1, [sl]
 800d0ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0f0:	e9ca 2300 	strd	r2, r3, [sl]
 800d0f4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d0f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0fc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d100:	e73f      	b.n	800cf82 <__ieee754_rem_pio2+0x282>
 800d102:	bf00      	nop
 800d104:	41700000 	.word	0x41700000
 800d108:	0800ec98 	.word	0x0800ec98
 800d10c:	00000000 	.word	0x00000000

0800d110 <atan>:
 800d110:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d114:	ec55 4b10 	vmov	r4, r5, d0
 800d118:	4bc3      	ldr	r3, [pc, #780]	; (800d428 <atan+0x318>)
 800d11a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d11e:	429e      	cmp	r6, r3
 800d120:	46ab      	mov	fp, r5
 800d122:	dd18      	ble.n	800d156 <atan+0x46>
 800d124:	4bc1      	ldr	r3, [pc, #772]	; (800d42c <atan+0x31c>)
 800d126:	429e      	cmp	r6, r3
 800d128:	dc01      	bgt.n	800d12e <atan+0x1e>
 800d12a:	d109      	bne.n	800d140 <atan+0x30>
 800d12c:	b144      	cbz	r4, 800d140 <atan+0x30>
 800d12e:	4622      	mov	r2, r4
 800d130:	462b      	mov	r3, r5
 800d132:	4620      	mov	r0, r4
 800d134:	4629      	mov	r1, r5
 800d136:	f7f3 f8a9 	bl	800028c <__adddf3>
 800d13a:	4604      	mov	r4, r0
 800d13c:	460d      	mov	r5, r1
 800d13e:	e006      	b.n	800d14e <atan+0x3e>
 800d140:	f1bb 0f00 	cmp.w	fp, #0
 800d144:	f300 8131 	bgt.w	800d3aa <atan+0x29a>
 800d148:	a59b      	add	r5, pc, #620	; (adr r5, 800d3b8 <atan+0x2a8>)
 800d14a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d14e:	ec45 4b10 	vmov	d0, r4, r5
 800d152:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d156:	4bb6      	ldr	r3, [pc, #728]	; (800d430 <atan+0x320>)
 800d158:	429e      	cmp	r6, r3
 800d15a:	dc14      	bgt.n	800d186 <atan+0x76>
 800d15c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800d160:	429e      	cmp	r6, r3
 800d162:	dc0d      	bgt.n	800d180 <atan+0x70>
 800d164:	a396      	add	r3, pc, #600	; (adr r3, 800d3c0 <atan+0x2b0>)
 800d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16a:	ee10 0a10 	vmov	r0, s0
 800d16e:	4629      	mov	r1, r5
 800d170:	f7f3 f88c 	bl	800028c <__adddf3>
 800d174:	4baf      	ldr	r3, [pc, #700]	; (800d434 <atan+0x324>)
 800d176:	2200      	movs	r2, #0
 800d178:	f7f3 fcce 	bl	8000b18 <__aeabi_dcmpgt>
 800d17c:	2800      	cmp	r0, #0
 800d17e:	d1e6      	bne.n	800d14e <atan+0x3e>
 800d180:	f04f 3aff 	mov.w	sl, #4294967295
 800d184:	e02b      	b.n	800d1de <atan+0xce>
 800d186:	f000 f963 	bl	800d450 <fabs>
 800d18a:	4bab      	ldr	r3, [pc, #684]	; (800d438 <atan+0x328>)
 800d18c:	429e      	cmp	r6, r3
 800d18e:	ec55 4b10 	vmov	r4, r5, d0
 800d192:	f300 80bf 	bgt.w	800d314 <atan+0x204>
 800d196:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800d19a:	429e      	cmp	r6, r3
 800d19c:	f300 80a0 	bgt.w	800d2e0 <atan+0x1d0>
 800d1a0:	ee10 2a10 	vmov	r2, s0
 800d1a4:	ee10 0a10 	vmov	r0, s0
 800d1a8:	462b      	mov	r3, r5
 800d1aa:	4629      	mov	r1, r5
 800d1ac:	f7f3 f86e 	bl	800028c <__adddf3>
 800d1b0:	4ba0      	ldr	r3, [pc, #640]	; (800d434 <atan+0x324>)
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	f7f3 f868 	bl	8000288 <__aeabi_dsub>
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	4606      	mov	r6, r0
 800d1bc:	460f      	mov	r7, r1
 800d1be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d1c2:	4620      	mov	r0, r4
 800d1c4:	4629      	mov	r1, r5
 800d1c6:	f7f3 f861 	bl	800028c <__adddf3>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	4639      	mov	r1, r7
 800d1d2:	f7f3 fb3b 	bl	800084c <__aeabi_ddiv>
 800d1d6:	f04f 0a00 	mov.w	sl, #0
 800d1da:	4604      	mov	r4, r0
 800d1dc:	460d      	mov	r5, r1
 800d1de:	4622      	mov	r2, r4
 800d1e0:	462b      	mov	r3, r5
 800d1e2:	4620      	mov	r0, r4
 800d1e4:	4629      	mov	r1, r5
 800d1e6:	f7f3 fa07 	bl	80005f8 <__aeabi_dmul>
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	460b      	mov	r3, r1
 800d1ee:	4680      	mov	r8, r0
 800d1f0:	4689      	mov	r9, r1
 800d1f2:	f7f3 fa01 	bl	80005f8 <__aeabi_dmul>
 800d1f6:	a374      	add	r3, pc, #464	; (adr r3, 800d3c8 <atan+0x2b8>)
 800d1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1fc:	4606      	mov	r6, r0
 800d1fe:	460f      	mov	r7, r1
 800d200:	f7f3 f9fa 	bl	80005f8 <__aeabi_dmul>
 800d204:	a372      	add	r3, pc, #456	; (adr r3, 800d3d0 <atan+0x2c0>)
 800d206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20a:	f7f3 f83f 	bl	800028c <__adddf3>
 800d20e:	4632      	mov	r2, r6
 800d210:	463b      	mov	r3, r7
 800d212:	f7f3 f9f1 	bl	80005f8 <__aeabi_dmul>
 800d216:	a370      	add	r3, pc, #448	; (adr r3, 800d3d8 <atan+0x2c8>)
 800d218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21c:	f7f3 f836 	bl	800028c <__adddf3>
 800d220:	4632      	mov	r2, r6
 800d222:	463b      	mov	r3, r7
 800d224:	f7f3 f9e8 	bl	80005f8 <__aeabi_dmul>
 800d228:	a36d      	add	r3, pc, #436	; (adr r3, 800d3e0 <atan+0x2d0>)
 800d22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22e:	f7f3 f82d 	bl	800028c <__adddf3>
 800d232:	4632      	mov	r2, r6
 800d234:	463b      	mov	r3, r7
 800d236:	f7f3 f9df 	bl	80005f8 <__aeabi_dmul>
 800d23a:	a36b      	add	r3, pc, #428	; (adr r3, 800d3e8 <atan+0x2d8>)
 800d23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d240:	f7f3 f824 	bl	800028c <__adddf3>
 800d244:	4632      	mov	r2, r6
 800d246:	463b      	mov	r3, r7
 800d248:	f7f3 f9d6 	bl	80005f8 <__aeabi_dmul>
 800d24c:	a368      	add	r3, pc, #416	; (adr r3, 800d3f0 <atan+0x2e0>)
 800d24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d252:	f7f3 f81b 	bl	800028c <__adddf3>
 800d256:	4642      	mov	r2, r8
 800d258:	464b      	mov	r3, r9
 800d25a:	f7f3 f9cd 	bl	80005f8 <__aeabi_dmul>
 800d25e:	a366      	add	r3, pc, #408	; (adr r3, 800d3f8 <atan+0x2e8>)
 800d260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d264:	4680      	mov	r8, r0
 800d266:	4689      	mov	r9, r1
 800d268:	4630      	mov	r0, r6
 800d26a:	4639      	mov	r1, r7
 800d26c:	f7f3 f9c4 	bl	80005f8 <__aeabi_dmul>
 800d270:	a363      	add	r3, pc, #396	; (adr r3, 800d400 <atan+0x2f0>)
 800d272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d276:	f7f3 f807 	bl	8000288 <__aeabi_dsub>
 800d27a:	4632      	mov	r2, r6
 800d27c:	463b      	mov	r3, r7
 800d27e:	f7f3 f9bb 	bl	80005f8 <__aeabi_dmul>
 800d282:	a361      	add	r3, pc, #388	; (adr r3, 800d408 <atan+0x2f8>)
 800d284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d288:	f7f2 fffe 	bl	8000288 <__aeabi_dsub>
 800d28c:	4632      	mov	r2, r6
 800d28e:	463b      	mov	r3, r7
 800d290:	f7f3 f9b2 	bl	80005f8 <__aeabi_dmul>
 800d294:	a35e      	add	r3, pc, #376	; (adr r3, 800d410 <atan+0x300>)
 800d296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29a:	f7f2 fff5 	bl	8000288 <__aeabi_dsub>
 800d29e:	4632      	mov	r2, r6
 800d2a0:	463b      	mov	r3, r7
 800d2a2:	f7f3 f9a9 	bl	80005f8 <__aeabi_dmul>
 800d2a6:	a35c      	add	r3, pc, #368	; (adr r3, 800d418 <atan+0x308>)
 800d2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ac:	f7f2 ffec 	bl	8000288 <__aeabi_dsub>
 800d2b0:	4632      	mov	r2, r6
 800d2b2:	463b      	mov	r3, r7
 800d2b4:	f7f3 f9a0 	bl	80005f8 <__aeabi_dmul>
 800d2b8:	4602      	mov	r2, r0
 800d2ba:	460b      	mov	r3, r1
 800d2bc:	4640      	mov	r0, r8
 800d2be:	4649      	mov	r1, r9
 800d2c0:	f7f2 ffe4 	bl	800028c <__adddf3>
 800d2c4:	4622      	mov	r2, r4
 800d2c6:	462b      	mov	r3, r5
 800d2c8:	f7f3 f996 	bl	80005f8 <__aeabi_dmul>
 800d2cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	460b      	mov	r3, r1
 800d2d4:	d14b      	bne.n	800d36e <atan+0x25e>
 800d2d6:	4620      	mov	r0, r4
 800d2d8:	4629      	mov	r1, r5
 800d2da:	f7f2 ffd5 	bl	8000288 <__aeabi_dsub>
 800d2de:	e72c      	b.n	800d13a <atan+0x2a>
 800d2e0:	ee10 0a10 	vmov	r0, s0
 800d2e4:	4b53      	ldr	r3, [pc, #332]	; (800d434 <atan+0x324>)
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	4629      	mov	r1, r5
 800d2ea:	f7f2 ffcd 	bl	8000288 <__aeabi_dsub>
 800d2ee:	4b51      	ldr	r3, [pc, #324]	; (800d434 <atan+0x324>)
 800d2f0:	4606      	mov	r6, r0
 800d2f2:	460f      	mov	r7, r1
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	4629      	mov	r1, r5
 800d2fa:	f7f2 ffc7 	bl	800028c <__adddf3>
 800d2fe:	4602      	mov	r2, r0
 800d300:	460b      	mov	r3, r1
 800d302:	4630      	mov	r0, r6
 800d304:	4639      	mov	r1, r7
 800d306:	f7f3 faa1 	bl	800084c <__aeabi_ddiv>
 800d30a:	f04f 0a01 	mov.w	sl, #1
 800d30e:	4604      	mov	r4, r0
 800d310:	460d      	mov	r5, r1
 800d312:	e764      	b.n	800d1de <atan+0xce>
 800d314:	4b49      	ldr	r3, [pc, #292]	; (800d43c <atan+0x32c>)
 800d316:	429e      	cmp	r6, r3
 800d318:	da1d      	bge.n	800d356 <atan+0x246>
 800d31a:	ee10 0a10 	vmov	r0, s0
 800d31e:	4b48      	ldr	r3, [pc, #288]	; (800d440 <atan+0x330>)
 800d320:	2200      	movs	r2, #0
 800d322:	4629      	mov	r1, r5
 800d324:	f7f2 ffb0 	bl	8000288 <__aeabi_dsub>
 800d328:	4b45      	ldr	r3, [pc, #276]	; (800d440 <atan+0x330>)
 800d32a:	4606      	mov	r6, r0
 800d32c:	460f      	mov	r7, r1
 800d32e:	2200      	movs	r2, #0
 800d330:	4620      	mov	r0, r4
 800d332:	4629      	mov	r1, r5
 800d334:	f7f3 f960 	bl	80005f8 <__aeabi_dmul>
 800d338:	4b3e      	ldr	r3, [pc, #248]	; (800d434 <atan+0x324>)
 800d33a:	2200      	movs	r2, #0
 800d33c:	f7f2 ffa6 	bl	800028c <__adddf3>
 800d340:	4602      	mov	r2, r0
 800d342:	460b      	mov	r3, r1
 800d344:	4630      	mov	r0, r6
 800d346:	4639      	mov	r1, r7
 800d348:	f7f3 fa80 	bl	800084c <__aeabi_ddiv>
 800d34c:	f04f 0a02 	mov.w	sl, #2
 800d350:	4604      	mov	r4, r0
 800d352:	460d      	mov	r5, r1
 800d354:	e743      	b.n	800d1de <atan+0xce>
 800d356:	462b      	mov	r3, r5
 800d358:	ee10 2a10 	vmov	r2, s0
 800d35c:	4939      	ldr	r1, [pc, #228]	; (800d444 <atan+0x334>)
 800d35e:	2000      	movs	r0, #0
 800d360:	f7f3 fa74 	bl	800084c <__aeabi_ddiv>
 800d364:	f04f 0a03 	mov.w	sl, #3
 800d368:	4604      	mov	r4, r0
 800d36a:	460d      	mov	r5, r1
 800d36c:	e737      	b.n	800d1de <atan+0xce>
 800d36e:	4b36      	ldr	r3, [pc, #216]	; (800d448 <atan+0x338>)
 800d370:	4e36      	ldr	r6, [pc, #216]	; (800d44c <atan+0x33c>)
 800d372:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d37a:	f7f2 ff85 	bl	8000288 <__aeabi_dsub>
 800d37e:	4622      	mov	r2, r4
 800d380:	462b      	mov	r3, r5
 800d382:	f7f2 ff81 	bl	8000288 <__aeabi_dsub>
 800d386:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d38a:	4602      	mov	r2, r0
 800d38c:	460b      	mov	r3, r1
 800d38e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d392:	f7f2 ff79 	bl	8000288 <__aeabi_dsub>
 800d396:	f1bb 0f00 	cmp.w	fp, #0
 800d39a:	4604      	mov	r4, r0
 800d39c:	460d      	mov	r5, r1
 800d39e:	f6bf aed6 	bge.w	800d14e <atan+0x3e>
 800d3a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d3a6:	461d      	mov	r5, r3
 800d3a8:	e6d1      	b.n	800d14e <atan+0x3e>
 800d3aa:	a51d      	add	r5, pc, #116	; (adr r5, 800d420 <atan+0x310>)
 800d3ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d3b0:	e6cd      	b.n	800d14e <atan+0x3e>
 800d3b2:	bf00      	nop
 800d3b4:	f3af 8000 	nop.w
 800d3b8:	54442d18 	.word	0x54442d18
 800d3bc:	bff921fb 	.word	0xbff921fb
 800d3c0:	8800759c 	.word	0x8800759c
 800d3c4:	7e37e43c 	.word	0x7e37e43c
 800d3c8:	e322da11 	.word	0xe322da11
 800d3cc:	3f90ad3a 	.word	0x3f90ad3a
 800d3d0:	24760deb 	.word	0x24760deb
 800d3d4:	3fa97b4b 	.word	0x3fa97b4b
 800d3d8:	a0d03d51 	.word	0xa0d03d51
 800d3dc:	3fb10d66 	.word	0x3fb10d66
 800d3e0:	c54c206e 	.word	0xc54c206e
 800d3e4:	3fb745cd 	.word	0x3fb745cd
 800d3e8:	920083ff 	.word	0x920083ff
 800d3ec:	3fc24924 	.word	0x3fc24924
 800d3f0:	5555550d 	.word	0x5555550d
 800d3f4:	3fd55555 	.word	0x3fd55555
 800d3f8:	2c6a6c2f 	.word	0x2c6a6c2f
 800d3fc:	bfa2b444 	.word	0xbfa2b444
 800d400:	52defd9a 	.word	0x52defd9a
 800d404:	3fadde2d 	.word	0x3fadde2d
 800d408:	af749a6d 	.word	0xaf749a6d
 800d40c:	3fb3b0f2 	.word	0x3fb3b0f2
 800d410:	fe231671 	.word	0xfe231671
 800d414:	3fbc71c6 	.word	0x3fbc71c6
 800d418:	9998ebc4 	.word	0x9998ebc4
 800d41c:	3fc99999 	.word	0x3fc99999
 800d420:	54442d18 	.word	0x54442d18
 800d424:	3ff921fb 	.word	0x3ff921fb
 800d428:	440fffff 	.word	0x440fffff
 800d42c:	7ff00000 	.word	0x7ff00000
 800d430:	3fdbffff 	.word	0x3fdbffff
 800d434:	3ff00000 	.word	0x3ff00000
 800d438:	3ff2ffff 	.word	0x3ff2ffff
 800d43c:	40038000 	.word	0x40038000
 800d440:	3ff80000 	.word	0x3ff80000
 800d444:	bff00000 	.word	0xbff00000
 800d448:	0800edc0 	.word	0x0800edc0
 800d44c:	0800eda0 	.word	0x0800eda0

0800d450 <fabs>:
 800d450:	ec51 0b10 	vmov	r0, r1, d0
 800d454:	ee10 2a10 	vmov	r2, s0
 800d458:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d45c:	ec43 2b10 	vmov	d0, r2, r3
 800d460:	4770      	bx	lr
 800d462:	0000      	movs	r0, r0
 800d464:	0000      	movs	r0, r0
	...

0800d468 <__kernel_rem_pio2>:
 800d468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46c:	ed2d 8b02 	vpush	{d8}
 800d470:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d474:	f112 0f14 	cmn.w	r2, #20
 800d478:	9306      	str	r3, [sp, #24]
 800d47a:	9104      	str	r1, [sp, #16]
 800d47c:	4bc2      	ldr	r3, [pc, #776]	; (800d788 <__kernel_rem_pio2+0x320>)
 800d47e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d480:	9009      	str	r0, [sp, #36]	; 0x24
 800d482:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d486:	9300      	str	r3, [sp, #0]
 800d488:	9b06      	ldr	r3, [sp, #24]
 800d48a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d48e:	bfa8      	it	ge
 800d490:	1ed4      	subge	r4, r2, #3
 800d492:	9305      	str	r3, [sp, #20]
 800d494:	bfb2      	itee	lt
 800d496:	2400      	movlt	r4, #0
 800d498:	2318      	movge	r3, #24
 800d49a:	fb94 f4f3 	sdivge	r4, r4, r3
 800d49e:	f06f 0317 	mvn.w	r3, #23
 800d4a2:	fb04 3303 	mla	r3, r4, r3, r3
 800d4a6:	eb03 0a02 	add.w	sl, r3, r2
 800d4aa:	9b00      	ldr	r3, [sp, #0]
 800d4ac:	9a05      	ldr	r2, [sp, #20]
 800d4ae:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800d778 <__kernel_rem_pio2+0x310>
 800d4b2:	eb03 0802 	add.w	r8, r3, r2
 800d4b6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d4b8:	1aa7      	subs	r7, r4, r2
 800d4ba:	ae20      	add	r6, sp, #128	; 0x80
 800d4bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d4c0:	2500      	movs	r5, #0
 800d4c2:	4545      	cmp	r5, r8
 800d4c4:	dd13      	ble.n	800d4ee <__kernel_rem_pio2+0x86>
 800d4c6:	9b06      	ldr	r3, [sp, #24]
 800d4c8:	aa20      	add	r2, sp, #128	; 0x80
 800d4ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d4ce:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d4d2:	f04f 0800 	mov.w	r8, #0
 800d4d6:	9b00      	ldr	r3, [sp, #0]
 800d4d8:	4598      	cmp	r8, r3
 800d4da:	dc31      	bgt.n	800d540 <__kernel_rem_pio2+0xd8>
 800d4dc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800d778 <__kernel_rem_pio2+0x310>
 800d4e0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d4e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d4e8:	462f      	mov	r7, r5
 800d4ea:	2600      	movs	r6, #0
 800d4ec:	e01b      	b.n	800d526 <__kernel_rem_pio2+0xbe>
 800d4ee:	42ef      	cmn	r7, r5
 800d4f0:	d407      	bmi.n	800d502 <__kernel_rem_pio2+0x9a>
 800d4f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d4f6:	f7f3 f815 	bl	8000524 <__aeabi_i2d>
 800d4fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d4fe:	3501      	adds	r5, #1
 800d500:	e7df      	b.n	800d4c2 <__kernel_rem_pio2+0x5a>
 800d502:	ec51 0b18 	vmov	r0, r1, d8
 800d506:	e7f8      	b.n	800d4fa <__kernel_rem_pio2+0x92>
 800d508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d50c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d510:	f7f3 f872 	bl	80005f8 <__aeabi_dmul>
 800d514:	4602      	mov	r2, r0
 800d516:	460b      	mov	r3, r1
 800d518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d51c:	f7f2 feb6 	bl	800028c <__adddf3>
 800d520:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d524:	3601      	adds	r6, #1
 800d526:	9b05      	ldr	r3, [sp, #20]
 800d528:	429e      	cmp	r6, r3
 800d52a:	f1a7 0708 	sub.w	r7, r7, #8
 800d52e:	ddeb      	ble.n	800d508 <__kernel_rem_pio2+0xa0>
 800d530:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d534:	f108 0801 	add.w	r8, r8, #1
 800d538:	ecab 7b02 	vstmia	fp!, {d7}
 800d53c:	3508      	adds	r5, #8
 800d53e:	e7ca      	b.n	800d4d6 <__kernel_rem_pio2+0x6e>
 800d540:	9b00      	ldr	r3, [sp, #0]
 800d542:	aa0c      	add	r2, sp, #48	; 0x30
 800d544:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d548:	930b      	str	r3, [sp, #44]	; 0x2c
 800d54a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d54c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d550:	9c00      	ldr	r4, [sp, #0]
 800d552:	930a      	str	r3, [sp, #40]	; 0x28
 800d554:	00e3      	lsls	r3, r4, #3
 800d556:	9308      	str	r3, [sp, #32]
 800d558:	ab98      	add	r3, sp, #608	; 0x260
 800d55a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d55e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d562:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d566:	ab70      	add	r3, sp, #448	; 0x1c0
 800d568:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d56c:	46c3      	mov	fp, r8
 800d56e:	46a1      	mov	r9, r4
 800d570:	f1b9 0f00 	cmp.w	r9, #0
 800d574:	f1a5 0508 	sub.w	r5, r5, #8
 800d578:	dc77      	bgt.n	800d66a <__kernel_rem_pio2+0x202>
 800d57a:	ec47 6b10 	vmov	d0, r6, r7
 800d57e:	4650      	mov	r0, sl
 800d580:	f000 fac2 	bl	800db08 <scalbn>
 800d584:	ec57 6b10 	vmov	r6, r7, d0
 800d588:	2200      	movs	r2, #0
 800d58a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d58e:	ee10 0a10 	vmov	r0, s0
 800d592:	4639      	mov	r1, r7
 800d594:	f7f3 f830 	bl	80005f8 <__aeabi_dmul>
 800d598:	ec41 0b10 	vmov	d0, r0, r1
 800d59c:	f000 fb34 	bl	800dc08 <floor>
 800d5a0:	4b7a      	ldr	r3, [pc, #488]	; (800d78c <__kernel_rem_pio2+0x324>)
 800d5a2:	ec51 0b10 	vmov	r0, r1, d0
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	f7f3 f826 	bl	80005f8 <__aeabi_dmul>
 800d5ac:	4602      	mov	r2, r0
 800d5ae:	460b      	mov	r3, r1
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	4639      	mov	r1, r7
 800d5b4:	f7f2 fe68 	bl	8000288 <__aeabi_dsub>
 800d5b8:	460f      	mov	r7, r1
 800d5ba:	4606      	mov	r6, r0
 800d5bc:	f7f3 facc 	bl	8000b58 <__aeabi_d2iz>
 800d5c0:	9002      	str	r0, [sp, #8]
 800d5c2:	f7f2 ffaf 	bl	8000524 <__aeabi_i2d>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	460b      	mov	r3, r1
 800d5ca:	4630      	mov	r0, r6
 800d5cc:	4639      	mov	r1, r7
 800d5ce:	f7f2 fe5b 	bl	8000288 <__aeabi_dsub>
 800d5d2:	f1ba 0f00 	cmp.w	sl, #0
 800d5d6:	4606      	mov	r6, r0
 800d5d8:	460f      	mov	r7, r1
 800d5da:	dd6d      	ble.n	800d6b8 <__kernel_rem_pio2+0x250>
 800d5dc:	1e61      	subs	r1, r4, #1
 800d5de:	ab0c      	add	r3, sp, #48	; 0x30
 800d5e0:	9d02      	ldr	r5, [sp, #8]
 800d5e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d5e6:	f1ca 0018 	rsb	r0, sl, #24
 800d5ea:	fa43 f200 	asr.w	r2, r3, r0
 800d5ee:	4415      	add	r5, r2
 800d5f0:	4082      	lsls	r2, r0
 800d5f2:	1a9b      	subs	r3, r3, r2
 800d5f4:	aa0c      	add	r2, sp, #48	; 0x30
 800d5f6:	9502      	str	r5, [sp, #8]
 800d5f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d5fc:	f1ca 0217 	rsb	r2, sl, #23
 800d600:	fa43 fb02 	asr.w	fp, r3, r2
 800d604:	f1bb 0f00 	cmp.w	fp, #0
 800d608:	dd65      	ble.n	800d6d6 <__kernel_rem_pio2+0x26e>
 800d60a:	9b02      	ldr	r3, [sp, #8]
 800d60c:	2200      	movs	r2, #0
 800d60e:	3301      	adds	r3, #1
 800d610:	9302      	str	r3, [sp, #8]
 800d612:	4615      	mov	r5, r2
 800d614:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d618:	4294      	cmp	r4, r2
 800d61a:	f300 809f 	bgt.w	800d75c <__kernel_rem_pio2+0x2f4>
 800d61e:	f1ba 0f00 	cmp.w	sl, #0
 800d622:	dd07      	ble.n	800d634 <__kernel_rem_pio2+0x1cc>
 800d624:	f1ba 0f01 	cmp.w	sl, #1
 800d628:	f000 80c1 	beq.w	800d7ae <__kernel_rem_pio2+0x346>
 800d62c:	f1ba 0f02 	cmp.w	sl, #2
 800d630:	f000 80c7 	beq.w	800d7c2 <__kernel_rem_pio2+0x35a>
 800d634:	f1bb 0f02 	cmp.w	fp, #2
 800d638:	d14d      	bne.n	800d6d6 <__kernel_rem_pio2+0x26e>
 800d63a:	4632      	mov	r2, r6
 800d63c:	463b      	mov	r3, r7
 800d63e:	4954      	ldr	r1, [pc, #336]	; (800d790 <__kernel_rem_pio2+0x328>)
 800d640:	2000      	movs	r0, #0
 800d642:	f7f2 fe21 	bl	8000288 <__aeabi_dsub>
 800d646:	4606      	mov	r6, r0
 800d648:	460f      	mov	r7, r1
 800d64a:	2d00      	cmp	r5, #0
 800d64c:	d043      	beq.n	800d6d6 <__kernel_rem_pio2+0x26e>
 800d64e:	4650      	mov	r0, sl
 800d650:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800d780 <__kernel_rem_pio2+0x318>
 800d654:	f000 fa58 	bl	800db08 <scalbn>
 800d658:	4630      	mov	r0, r6
 800d65a:	4639      	mov	r1, r7
 800d65c:	ec53 2b10 	vmov	r2, r3, d0
 800d660:	f7f2 fe12 	bl	8000288 <__aeabi_dsub>
 800d664:	4606      	mov	r6, r0
 800d666:	460f      	mov	r7, r1
 800d668:	e035      	b.n	800d6d6 <__kernel_rem_pio2+0x26e>
 800d66a:	4b4a      	ldr	r3, [pc, #296]	; (800d794 <__kernel_rem_pio2+0x32c>)
 800d66c:	2200      	movs	r2, #0
 800d66e:	4630      	mov	r0, r6
 800d670:	4639      	mov	r1, r7
 800d672:	f7f2 ffc1 	bl	80005f8 <__aeabi_dmul>
 800d676:	f7f3 fa6f 	bl	8000b58 <__aeabi_d2iz>
 800d67a:	f7f2 ff53 	bl	8000524 <__aeabi_i2d>
 800d67e:	4602      	mov	r2, r0
 800d680:	460b      	mov	r3, r1
 800d682:	ec43 2b18 	vmov	d8, r2, r3
 800d686:	4b44      	ldr	r3, [pc, #272]	; (800d798 <__kernel_rem_pio2+0x330>)
 800d688:	2200      	movs	r2, #0
 800d68a:	f7f2 ffb5 	bl	80005f8 <__aeabi_dmul>
 800d68e:	4602      	mov	r2, r0
 800d690:	460b      	mov	r3, r1
 800d692:	4630      	mov	r0, r6
 800d694:	4639      	mov	r1, r7
 800d696:	f7f2 fdf7 	bl	8000288 <__aeabi_dsub>
 800d69a:	f7f3 fa5d 	bl	8000b58 <__aeabi_d2iz>
 800d69e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6a2:	f84b 0b04 	str.w	r0, [fp], #4
 800d6a6:	ec51 0b18 	vmov	r0, r1, d8
 800d6aa:	f7f2 fdef 	bl	800028c <__adddf3>
 800d6ae:	f109 39ff 	add.w	r9, r9, #4294967295
 800d6b2:	4606      	mov	r6, r0
 800d6b4:	460f      	mov	r7, r1
 800d6b6:	e75b      	b.n	800d570 <__kernel_rem_pio2+0x108>
 800d6b8:	d106      	bne.n	800d6c8 <__kernel_rem_pio2+0x260>
 800d6ba:	1e63      	subs	r3, r4, #1
 800d6bc:	aa0c      	add	r2, sp, #48	; 0x30
 800d6be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6c2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d6c6:	e79d      	b.n	800d604 <__kernel_rem_pio2+0x19c>
 800d6c8:	4b34      	ldr	r3, [pc, #208]	; (800d79c <__kernel_rem_pio2+0x334>)
 800d6ca:	2200      	movs	r2, #0
 800d6cc:	f7f3 fa1a 	bl	8000b04 <__aeabi_dcmpge>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	d140      	bne.n	800d756 <__kernel_rem_pio2+0x2ee>
 800d6d4:	4683      	mov	fp, r0
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	2300      	movs	r3, #0
 800d6da:	4630      	mov	r0, r6
 800d6dc:	4639      	mov	r1, r7
 800d6de:	f7f3 f9f3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6e2:	2800      	cmp	r0, #0
 800d6e4:	f000 80c1 	beq.w	800d86a <__kernel_rem_pio2+0x402>
 800d6e8:	1e65      	subs	r5, r4, #1
 800d6ea:	462b      	mov	r3, r5
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	9900      	ldr	r1, [sp, #0]
 800d6f0:	428b      	cmp	r3, r1
 800d6f2:	da6d      	bge.n	800d7d0 <__kernel_rem_pio2+0x368>
 800d6f4:	2a00      	cmp	r2, #0
 800d6f6:	f000 808a 	beq.w	800d80e <__kernel_rem_pio2+0x3a6>
 800d6fa:	ab0c      	add	r3, sp, #48	; 0x30
 800d6fc:	f1aa 0a18 	sub.w	sl, sl, #24
 800d700:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d704:	2b00      	cmp	r3, #0
 800d706:	f000 80ae 	beq.w	800d866 <__kernel_rem_pio2+0x3fe>
 800d70a:	4650      	mov	r0, sl
 800d70c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800d780 <__kernel_rem_pio2+0x318>
 800d710:	f000 f9fa 	bl	800db08 <scalbn>
 800d714:	1c6b      	adds	r3, r5, #1
 800d716:	00da      	lsls	r2, r3, #3
 800d718:	9205      	str	r2, [sp, #20]
 800d71a:	ec57 6b10 	vmov	r6, r7, d0
 800d71e:	aa70      	add	r2, sp, #448	; 0x1c0
 800d720:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800d794 <__kernel_rem_pio2+0x32c>
 800d724:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800d728:	462c      	mov	r4, r5
 800d72a:	f04f 0800 	mov.w	r8, #0
 800d72e:	2c00      	cmp	r4, #0
 800d730:	f280 80d4 	bge.w	800d8dc <__kernel_rem_pio2+0x474>
 800d734:	462c      	mov	r4, r5
 800d736:	2c00      	cmp	r4, #0
 800d738:	f2c0 8102 	blt.w	800d940 <__kernel_rem_pio2+0x4d8>
 800d73c:	4b18      	ldr	r3, [pc, #96]	; (800d7a0 <__kernel_rem_pio2+0x338>)
 800d73e:	461e      	mov	r6, r3
 800d740:	ab70      	add	r3, sp, #448	; 0x1c0
 800d742:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800d746:	1b2b      	subs	r3, r5, r4
 800d748:	f04f 0900 	mov.w	r9, #0
 800d74c:	f04f 0a00 	mov.w	sl, #0
 800d750:	2700      	movs	r7, #0
 800d752:	9306      	str	r3, [sp, #24]
 800d754:	e0e6      	b.n	800d924 <__kernel_rem_pio2+0x4bc>
 800d756:	f04f 0b02 	mov.w	fp, #2
 800d75a:	e756      	b.n	800d60a <__kernel_rem_pio2+0x1a2>
 800d75c:	f8d8 3000 	ldr.w	r3, [r8]
 800d760:	bb05      	cbnz	r5, 800d7a4 <__kernel_rem_pio2+0x33c>
 800d762:	b123      	cbz	r3, 800d76e <__kernel_rem_pio2+0x306>
 800d764:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d768:	f8c8 3000 	str.w	r3, [r8]
 800d76c:	2301      	movs	r3, #1
 800d76e:	3201      	adds	r2, #1
 800d770:	f108 0804 	add.w	r8, r8, #4
 800d774:	461d      	mov	r5, r3
 800d776:	e74f      	b.n	800d618 <__kernel_rem_pio2+0x1b0>
	...
 800d784:	3ff00000 	.word	0x3ff00000
 800d788:	0800ee20 	.word	0x0800ee20
 800d78c:	40200000 	.word	0x40200000
 800d790:	3ff00000 	.word	0x3ff00000
 800d794:	3e700000 	.word	0x3e700000
 800d798:	41700000 	.word	0x41700000
 800d79c:	3fe00000 	.word	0x3fe00000
 800d7a0:	0800ede0 	.word	0x0800ede0
 800d7a4:	1acb      	subs	r3, r1, r3
 800d7a6:	f8c8 3000 	str.w	r3, [r8]
 800d7aa:	462b      	mov	r3, r5
 800d7ac:	e7df      	b.n	800d76e <__kernel_rem_pio2+0x306>
 800d7ae:	1e62      	subs	r2, r4, #1
 800d7b0:	ab0c      	add	r3, sp, #48	; 0x30
 800d7b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7b6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d7ba:	a90c      	add	r1, sp, #48	; 0x30
 800d7bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d7c0:	e738      	b.n	800d634 <__kernel_rem_pio2+0x1cc>
 800d7c2:	1e62      	subs	r2, r4, #1
 800d7c4:	ab0c      	add	r3, sp, #48	; 0x30
 800d7c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7ca:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d7ce:	e7f4      	b.n	800d7ba <__kernel_rem_pio2+0x352>
 800d7d0:	a90c      	add	r1, sp, #48	; 0x30
 800d7d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d7d6:	3b01      	subs	r3, #1
 800d7d8:	430a      	orrs	r2, r1
 800d7da:	e788      	b.n	800d6ee <__kernel_rem_pio2+0x286>
 800d7dc:	3301      	adds	r3, #1
 800d7de:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d7e2:	2900      	cmp	r1, #0
 800d7e4:	d0fa      	beq.n	800d7dc <__kernel_rem_pio2+0x374>
 800d7e6:	9a08      	ldr	r2, [sp, #32]
 800d7e8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800d7ec:	446a      	add	r2, sp
 800d7ee:	3a98      	subs	r2, #152	; 0x98
 800d7f0:	9208      	str	r2, [sp, #32]
 800d7f2:	9a06      	ldr	r2, [sp, #24]
 800d7f4:	a920      	add	r1, sp, #128	; 0x80
 800d7f6:	18a2      	adds	r2, r4, r2
 800d7f8:	18e3      	adds	r3, r4, r3
 800d7fa:	f104 0801 	add.w	r8, r4, #1
 800d7fe:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d802:	9302      	str	r3, [sp, #8]
 800d804:	9b02      	ldr	r3, [sp, #8]
 800d806:	4543      	cmp	r3, r8
 800d808:	da04      	bge.n	800d814 <__kernel_rem_pio2+0x3ac>
 800d80a:	461c      	mov	r4, r3
 800d80c:	e6a2      	b.n	800d554 <__kernel_rem_pio2+0xec>
 800d80e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d810:	2301      	movs	r3, #1
 800d812:	e7e4      	b.n	800d7de <__kernel_rem_pio2+0x376>
 800d814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d816:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d81a:	f7f2 fe83 	bl	8000524 <__aeabi_i2d>
 800d81e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d824:	46ab      	mov	fp, r5
 800d826:	461c      	mov	r4, r3
 800d828:	f04f 0900 	mov.w	r9, #0
 800d82c:	2600      	movs	r6, #0
 800d82e:	2700      	movs	r7, #0
 800d830:	9b05      	ldr	r3, [sp, #20]
 800d832:	4599      	cmp	r9, r3
 800d834:	dd06      	ble.n	800d844 <__kernel_rem_pio2+0x3dc>
 800d836:	9b08      	ldr	r3, [sp, #32]
 800d838:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d83c:	f108 0801 	add.w	r8, r8, #1
 800d840:	9308      	str	r3, [sp, #32]
 800d842:	e7df      	b.n	800d804 <__kernel_rem_pio2+0x39c>
 800d844:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d848:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d84c:	f7f2 fed4 	bl	80005f8 <__aeabi_dmul>
 800d850:	4602      	mov	r2, r0
 800d852:	460b      	mov	r3, r1
 800d854:	4630      	mov	r0, r6
 800d856:	4639      	mov	r1, r7
 800d858:	f7f2 fd18 	bl	800028c <__adddf3>
 800d85c:	f109 0901 	add.w	r9, r9, #1
 800d860:	4606      	mov	r6, r0
 800d862:	460f      	mov	r7, r1
 800d864:	e7e4      	b.n	800d830 <__kernel_rem_pio2+0x3c8>
 800d866:	3d01      	subs	r5, #1
 800d868:	e747      	b.n	800d6fa <__kernel_rem_pio2+0x292>
 800d86a:	ec47 6b10 	vmov	d0, r6, r7
 800d86e:	f1ca 0000 	rsb	r0, sl, #0
 800d872:	f000 f949 	bl	800db08 <scalbn>
 800d876:	ec57 6b10 	vmov	r6, r7, d0
 800d87a:	4ba0      	ldr	r3, [pc, #640]	; (800dafc <__kernel_rem_pio2+0x694>)
 800d87c:	ee10 0a10 	vmov	r0, s0
 800d880:	2200      	movs	r2, #0
 800d882:	4639      	mov	r1, r7
 800d884:	f7f3 f93e 	bl	8000b04 <__aeabi_dcmpge>
 800d888:	b1f8      	cbz	r0, 800d8ca <__kernel_rem_pio2+0x462>
 800d88a:	4b9d      	ldr	r3, [pc, #628]	; (800db00 <__kernel_rem_pio2+0x698>)
 800d88c:	2200      	movs	r2, #0
 800d88e:	4630      	mov	r0, r6
 800d890:	4639      	mov	r1, r7
 800d892:	f7f2 feb1 	bl	80005f8 <__aeabi_dmul>
 800d896:	f7f3 f95f 	bl	8000b58 <__aeabi_d2iz>
 800d89a:	4680      	mov	r8, r0
 800d89c:	f7f2 fe42 	bl	8000524 <__aeabi_i2d>
 800d8a0:	4b96      	ldr	r3, [pc, #600]	; (800dafc <__kernel_rem_pio2+0x694>)
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	f7f2 fea8 	bl	80005f8 <__aeabi_dmul>
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	4639      	mov	r1, r7
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	f7f2 fcea 	bl	8000288 <__aeabi_dsub>
 800d8b4:	f7f3 f950 	bl	8000b58 <__aeabi_d2iz>
 800d8b8:	1c65      	adds	r5, r4, #1
 800d8ba:	ab0c      	add	r3, sp, #48	; 0x30
 800d8bc:	f10a 0a18 	add.w	sl, sl, #24
 800d8c0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d8c4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d8c8:	e71f      	b.n	800d70a <__kernel_rem_pio2+0x2a2>
 800d8ca:	4630      	mov	r0, r6
 800d8cc:	4639      	mov	r1, r7
 800d8ce:	f7f3 f943 	bl	8000b58 <__aeabi_d2iz>
 800d8d2:	ab0c      	add	r3, sp, #48	; 0x30
 800d8d4:	4625      	mov	r5, r4
 800d8d6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d8da:	e716      	b.n	800d70a <__kernel_rem_pio2+0x2a2>
 800d8dc:	ab0c      	add	r3, sp, #48	; 0x30
 800d8de:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d8e2:	f7f2 fe1f 	bl	8000524 <__aeabi_i2d>
 800d8e6:	4632      	mov	r2, r6
 800d8e8:	463b      	mov	r3, r7
 800d8ea:	f7f2 fe85 	bl	80005f8 <__aeabi_dmul>
 800d8ee:	4642      	mov	r2, r8
 800d8f0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d8f4:	464b      	mov	r3, r9
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	f7f2 fe7d 	bl	80005f8 <__aeabi_dmul>
 800d8fe:	3c01      	subs	r4, #1
 800d900:	4606      	mov	r6, r0
 800d902:	460f      	mov	r7, r1
 800d904:	e713      	b.n	800d72e <__kernel_rem_pio2+0x2c6>
 800d906:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800d90a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800d90e:	f7f2 fe73 	bl	80005f8 <__aeabi_dmul>
 800d912:	4602      	mov	r2, r0
 800d914:	460b      	mov	r3, r1
 800d916:	4648      	mov	r0, r9
 800d918:	4651      	mov	r1, sl
 800d91a:	f7f2 fcb7 	bl	800028c <__adddf3>
 800d91e:	3701      	adds	r7, #1
 800d920:	4681      	mov	r9, r0
 800d922:	468a      	mov	sl, r1
 800d924:	9b00      	ldr	r3, [sp, #0]
 800d926:	429f      	cmp	r7, r3
 800d928:	dc02      	bgt.n	800d930 <__kernel_rem_pio2+0x4c8>
 800d92a:	9b06      	ldr	r3, [sp, #24]
 800d92c:	429f      	cmp	r7, r3
 800d92e:	ddea      	ble.n	800d906 <__kernel_rem_pio2+0x49e>
 800d930:	9a06      	ldr	r2, [sp, #24]
 800d932:	ab48      	add	r3, sp, #288	; 0x120
 800d934:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800d938:	e9c6 9a00 	strd	r9, sl, [r6]
 800d93c:	3c01      	subs	r4, #1
 800d93e:	e6fa      	b.n	800d736 <__kernel_rem_pio2+0x2ce>
 800d940:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d942:	2b02      	cmp	r3, #2
 800d944:	dc0b      	bgt.n	800d95e <__kernel_rem_pio2+0x4f6>
 800d946:	2b00      	cmp	r3, #0
 800d948:	dc39      	bgt.n	800d9be <__kernel_rem_pio2+0x556>
 800d94a:	d05d      	beq.n	800da08 <__kernel_rem_pio2+0x5a0>
 800d94c:	9b02      	ldr	r3, [sp, #8]
 800d94e:	f003 0007 	and.w	r0, r3, #7
 800d952:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d956:	ecbd 8b02 	vpop	{d8}
 800d95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d95e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d960:	2b03      	cmp	r3, #3
 800d962:	d1f3      	bne.n	800d94c <__kernel_rem_pio2+0x4e4>
 800d964:	9b05      	ldr	r3, [sp, #20]
 800d966:	9500      	str	r5, [sp, #0]
 800d968:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d96c:	eb0d 0403 	add.w	r4, sp, r3
 800d970:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800d974:	46a2      	mov	sl, r4
 800d976:	9b00      	ldr	r3, [sp, #0]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f1aa 0a08 	sub.w	sl, sl, #8
 800d97e:	dc69      	bgt.n	800da54 <__kernel_rem_pio2+0x5ec>
 800d980:	46aa      	mov	sl, r5
 800d982:	f1ba 0f01 	cmp.w	sl, #1
 800d986:	f1a4 0408 	sub.w	r4, r4, #8
 800d98a:	f300 8083 	bgt.w	800da94 <__kernel_rem_pio2+0x62c>
 800d98e:	9c05      	ldr	r4, [sp, #20]
 800d990:	ab48      	add	r3, sp, #288	; 0x120
 800d992:	441c      	add	r4, r3
 800d994:	2000      	movs	r0, #0
 800d996:	2100      	movs	r1, #0
 800d998:	2d01      	cmp	r5, #1
 800d99a:	f300 809a 	bgt.w	800dad2 <__kernel_rem_pio2+0x66a>
 800d99e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800d9a2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d9a6:	f1bb 0f00 	cmp.w	fp, #0
 800d9aa:	f040 8098 	bne.w	800dade <__kernel_rem_pio2+0x676>
 800d9ae:	9b04      	ldr	r3, [sp, #16]
 800d9b0:	e9c3 7800 	strd	r7, r8, [r3]
 800d9b4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d9b8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d9bc:	e7c6      	b.n	800d94c <__kernel_rem_pio2+0x4e4>
 800d9be:	9e05      	ldr	r6, [sp, #20]
 800d9c0:	ab48      	add	r3, sp, #288	; 0x120
 800d9c2:	441e      	add	r6, r3
 800d9c4:	462c      	mov	r4, r5
 800d9c6:	2000      	movs	r0, #0
 800d9c8:	2100      	movs	r1, #0
 800d9ca:	2c00      	cmp	r4, #0
 800d9cc:	da33      	bge.n	800da36 <__kernel_rem_pio2+0x5ce>
 800d9ce:	f1bb 0f00 	cmp.w	fp, #0
 800d9d2:	d036      	beq.n	800da42 <__kernel_rem_pio2+0x5da>
 800d9d4:	4602      	mov	r2, r0
 800d9d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d9da:	9c04      	ldr	r4, [sp, #16]
 800d9dc:	e9c4 2300 	strd	r2, r3, [r4]
 800d9e0:	4602      	mov	r2, r0
 800d9e2:	460b      	mov	r3, r1
 800d9e4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d9e8:	f7f2 fc4e 	bl	8000288 <__aeabi_dsub>
 800d9ec:	ae4a      	add	r6, sp, #296	; 0x128
 800d9ee:	2401      	movs	r4, #1
 800d9f0:	42a5      	cmp	r5, r4
 800d9f2:	da29      	bge.n	800da48 <__kernel_rem_pio2+0x5e0>
 800d9f4:	f1bb 0f00 	cmp.w	fp, #0
 800d9f8:	d002      	beq.n	800da00 <__kernel_rem_pio2+0x598>
 800d9fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d9fe:	4619      	mov	r1, r3
 800da00:	9b04      	ldr	r3, [sp, #16]
 800da02:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800da06:	e7a1      	b.n	800d94c <__kernel_rem_pio2+0x4e4>
 800da08:	9c05      	ldr	r4, [sp, #20]
 800da0a:	ab48      	add	r3, sp, #288	; 0x120
 800da0c:	441c      	add	r4, r3
 800da0e:	2000      	movs	r0, #0
 800da10:	2100      	movs	r1, #0
 800da12:	2d00      	cmp	r5, #0
 800da14:	da09      	bge.n	800da2a <__kernel_rem_pio2+0x5c2>
 800da16:	f1bb 0f00 	cmp.w	fp, #0
 800da1a:	d002      	beq.n	800da22 <__kernel_rem_pio2+0x5ba>
 800da1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800da20:	4619      	mov	r1, r3
 800da22:	9b04      	ldr	r3, [sp, #16]
 800da24:	e9c3 0100 	strd	r0, r1, [r3]
 800da28:	e790      	b.n	800d94c <__kernel_rem_pio2+0x4e4>
 800da2a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800da2e:	f7f2 fc2d 	bl	800028c <__adddf3>
 800da32:	3d01      	subs	r5, #1
 800da34:	e7ed      	b.n	800da12 <__kernel_rem_pio2+0x5aa>
 800da36:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800da3a:	f7f2 fc27 	bl	800028c <__adddf3>
 800da3e:	3c01      	subs	r4, #1
 800da40:	e7c3      	b.n	800d9ca <__kernel_rem_pio2+0x562>
 800da42:	4602      	mov	r2, r0
 800da44:	460b      	mov	r3, r1
 800da46:	e7c8      	b.n	800d9da <__kernel_rem_pio2+0x572>
 800da48:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800da4c:	f7f2 fc1e 	bl	800028c <__adddf3>
 800da50:	3401      	adds	r4, #1
 800da52:	e7cd      	b.n	800d9f0 <__kernel_rem_pio2+0x588>
 800da54:	e9da 8900 	ldrd	r8, r9, [sl]
 800da58:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800da5c:	9b00      	ldr	r3, [sp, #0]
 800da5e:	3b01      	subs	r3, #1
 800da60:	9300      	str	r3, [sp, #0]
 800da62:	4632      	mov	r2, r6
 800da64:	463b      	mov	r3, r7
 800da66:	4640      	mov	r0, r8
 800da68:	4649      	mov	r1, r9
 800da6a:	f7f2 fc0f 	bl	800028c <__adddf3>
 800da6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da72:	4602      	mov	r2, r0
 800da74:	460b      	mov	r3, r1
 800da76:	4640      	mov	r0, r8
 800da78:	4649      	mov	r1, r9
 800da7a:	f7f2 fc05 	bl	8000288 <__aeabi_dsub>
 800da7e:	4632      	mov	r2, r6
 800da80:	463b      	mov	r3, r7
 800da82:	f7f2 fc03 	bl	800028c <__adddf3>
 800da86:	ed9d 7b06 	vldr	d7, [sp, #24]
 800da8a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800da8e:	ed8a 7b00 	vstr	d7, [sl]
 800da92:	e770      	b.n	800d976 <__kernel_rem_pio2+0x50e>
 800da94:	e9d4 8900 	ldrd	r8, r9, [r4]
 800da98:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800da9c:	4640      	mov	r0, r8
 800da9e:	4632      	mov	r2, r6
 800daa0:	463b      	mov	r3, r7
 800daa2:	4649      	mov	r1, r9
 800daa4:	f7f2 fbf2 	bl	800028c <__adddf3>
 800daa8:	e9cd 0100 	strd	r0, r1, [sp]
 800daac:	4602      	mov	r2, r0
 800daae:	460b      	mov	r3, r1
 800dab0:	4640      	mov	r0, r8
 800dab2:	4649      	mov	r1, r9
 800dab4:	f7f2 fbe8 	bl	8000288 <__aeabi_dsub>
 800dab8:	4632      	mov	r2, r6
 800daba:	463b      	mov	r3, r7
 800dabc:	f7f2 fbe6 	bl	800028c <__adddf3>
 800dac0:	ed9d 7b00 	vldr	d7, [sp]
 800dac4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dac8:	ed84 7b00 	vstr	d7, [r4]
 800dacc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dad0:	e757      	b.n	800d982 <__kernel_rem_pio2+0x51a>
 800dad2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dad6:	f7f2 fbd9 	bl	800028c <__adddf3>
 800dada:	3d01      	subs	r5, #1
 800dadc:	e75c      	b.n	800d998 <__kernel_rem_pio2+0x530>
 800dade:	9b04      	ldr	r3, [sp, #16]
 800dae0:	9a04      	ldr	r2, [sp, #16]
 800dae2:	601f      	str	r7, [r3, #0]
 800dae4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800dae8:	605c      	str	r4, [r3, #4]
 800daea:	609d      	str	r5, [r3, #8]
 800daec:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800daf0:	60d3      	str	r3, [r2, #12]
 800daf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800daf6:	6110      	str	r0, [r2, #16]
 800daf8:	6153      	str	r3, [r2, #20]
 800dafa:	e727      	b.n	800d94c <__kernel_rem_pio2+0x4e4>
 800dafc:	41700000 	.word	0x41700000
 800db00:	3e700000 	.word	0x3e700000
 800db04:	00000000 	.word	0x00000000

0800db08 <scalbn>:
 800db08:	b570      	push	{r4, r5, r6, lr}
 800db0a:	ec55 4b10 	vmov	r4, r5, d0
 800db0e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800db12:	4606      	mov	r6, r0
 800db14:	462b      	mov	r3, r5
 800db16:	b999      	cbnz	r1, 800db40 <scalbn+0x38>
 800db18:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800db1c:	4323      	orrs	r3, r4
 800db1e:	d03f      	beq.n	800dba0 <scalbn+0x98>
 800db20:	4b35      	ldr	r3, [pc, #212]	; (800dbf8 <scalbn+0xf0>)
 800db22:	4629      	mov	r1, r5
 800db24:	ee10 0a10 	vmov	r0, s0
 800db28:	2200      	movs	r2, #0
 800db2a:	f7f2 fd65 	bl	80005f8 <__aeabi_dmul>
 800db2e:	4b33      	ldr	r3, [pc, #204]	; (800dbfc <scalbn+0xf4>)
 800db30:	429e      	cmp	r6, r3
 800db32:	4604      	mov	r4, r0
 800db34:	460d      	mov	r5, r1
 800db36:	da10      	bge.n	800db5a <scalbn+0x52>
 800db38:	a327      	add	r3, pc, #156	; (adr r3, 800dbd8 <scalbn+0xd0>)
 800db3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db3e:	e01f      	b.n	800db80 <scalbn+0x78>
 800db40:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800db44:	4291      	cmp	r1, r2
 800db46:	d10c      	bne.n	800db62 <scalbn+0x5a>
 800db48:	ee10 2a10 	vmov	r2, s0
 800db4c:	4620      	mov	r0, r4
 800db4e:	4629      	mov	r1, r5
 800db50:	f7f2 fb9c 	bl	800028c <__adddf3>
 800db54:	4604      	mov	r4, r0
 800db56:	460d      	mov	r5, r1
 800db58:	e022      	b.n	800dba0 <scalbn+0x98>
 800db5a:	460b      	mov	r3, r1
 800db5c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800db60:	3936      	subs	r1, #54	; 0x36
 800db62:	f24c 3250 	movw	r2, #50000	; 0xc350
 800db66:	4296      	cmp	r6, r2
 800db68:	dd0d      	ble.n	800db86 <scalbn+0x7e>
 800db6a:	2d00      	cmp	r5, #0
 800db6c:	a11c      	add	r1, pc, #112	; (adr r1, 800dbe0 <scalbn+0xd8>)
 800db6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db72:	da02      	bge.n	800db7a <scalbn+0x72>
 800db74:	a11c      	add	r1, pc, #112	; (adr r1, 800dbe8 <scalbn+0xe0>)
 800db76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db7a:	a319      	add	r3, pc, #100	; (adr r3, 800dbe0 <scalbn+0xd8>)
 800db7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db80:	f7f2 fd3a 	bl	80005f8 <__aeabi_dmul>
 800db84:	e7e6      	b.n	800db54 <scalbn+0x4c>
 800db86:	1872      	adds	r2, r6, r1
 800db88:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800db8c:	428a      	cmp	r2, r1
 800db8e:	dcec      	bgt.n	800db6a <scalbn+0x62>
 800db90:	2a00      	cmp	r2, #0
 800db92:	dd08      	ble.n	800dba6 <scalbn+0x9e>
 800db94:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db98:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800db9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dba0:	ec45 4b10 	vmov	d0, r4, r5
 800dba4:	bd70      	pop	{r4, r5, r6, pc}
 800dba6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800dbaa:	da08      	bge.n	800dbbe <scalbn+0xb6>
 800dbac:	2d00      	cmp	r5, #0
 800dbae:	a10a      	add	r1, pc, #40	; (adr r1, 800dbd8 <scalbn+0xd0>)
 800dbb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbb4:	dac0      	bge.n	800db38 <scalbn+0x30>
 800dbb6:	a10e      	add	r1, pc, #56	; (adr r1, 800dbf0 <scalbn+0xe8>)
 800dbb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbbc:	e7bc      	b.n	800db38 <scalbn+0x30>
 800dbbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dbc2:	3236      	adds	r2, #54	; 0x36
 800dbc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dbc8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dbcc:	4620      	mov	r0, r4
 800dbce:	4b0c      	ldr	r3, [pc, #48]	; (800dc00 <scalbn+0xf8>)
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	e7d5      	b.n	800db80 <scalbn+0x78>
 800dbd4:	f3af 8000 	nop.w
 800dbd8:	c2f8f359 	.word	0xc2f8f359
 800dbdc:	01a56e1f 	.word	0x01a56e1f
 800dbe0:	8800759c 	.word	0x8800759c
 800dbe4:	7e37e43c 	.word	0x7e37e43c
 800dbe8:	8800759c 	.word	0x8800759c
 800dbec:	fe37e43c 	.word	0xfe37e43c
 800dbf0:	c2f8f359 	.word	0xc2f8f359
 800dbf4:	81a56e1f 	.word	0x81a56e1f
 800dbf8:	43500000 	.word	0x43500000
 800dbfc:	ffff3cb0 	.word	0xffff3cb0
 800dc00:	3c900000 	.word	0x3c900000
 800dc04:	00000000 	.word	0x00000000

0800dc08 <floor>:
 800dc08:	ec51 0b10 	vmov	r0, r1, d0
 800dc0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc14:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800dc18:	2e13      	cmp	r6, #19
 800dc1a:	ee10 5a10 	vmov	r5, s0
 800dc1e:	ee10 8a10 	vmov	r8, s0
 800dc22:	460c      	mov	r4, r1
 800dc24:	dc31      	bgt.n	800dc8a <floor+0x82>
 800dc26:	2e00      	cmp	r6, #0
 800dc28:	da14      	bge.n	800dc54 <floor+0x4c>
 800dc2a:	a333      	add	r3, pc, #204	; (adr r3, 800dcf8 <floor+0xf0>)
 800dc2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc30:	f7f2 fb2c 	bl	800028c <__adddf3>
 800dc34:	2200      	movs	r2, #0
 800dc36:	2300      	movs	r3, #0
 800dc38:	f7f2 ff6e 	bl	8000b18 <__aeabi_dcmpgt>
 800dc3c:	b138      	cbz	r0, 800dc4e <floor+0x46>
 800dc3e:	2c00      	cmp	r4, #0
 800dc40:	da53      	bge.n	800dcea <floor+0xe2>
 800dc42:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800dc46:	4325      	orrs	r5, r4
 800dc48:	d052      	beq.n	800dcf0 <floor+0xe8>
 800dc4a:	4c2d      	ldr	r4, [pc, #180]	; (800dd00 <floor+0xf8>)
 800dc4c:	2500      	movs	r5, #0
 800dc4e:	4621      	mov	r1, r4
 800dc50:	4628      	mov	r0, r5
 800dc52:	e024      	b.n	800dc9e <floor+0x96>
 800dc54:	4f2b      	ldr	r7, [pc, #172]	; (800dd04 <floor+0xfc>)
 800dc56:	4137      	asrs	r7, r6
 800dc58:	ea01 0307 	and.w	r3, r1, r7
 800dc5c:	4303      	orrs	r3, r0
 800dc5e:	d01e      	beq.n	800dc9e <floor+0x96>
 800dc60:	a325      	add	r3, pc, #148	; (adr r3, 800dcf8 <floor+0xf0>)
 800dc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc66:	f7f2 fb11 	bl	800028c <__adddf3>
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	f7f2 ff53 	bl	8000b18 <__aeabi_dcmpgt>
 800dc72:	2800      	cmp	r0, #0
 800dc74:	d0eb      	beq.n	800dc4e <floor+0x46>
 800dc76:	2c00      	cmp	r4, #0
 800dc78:	bfbe      	ittt	lt
 800dc7a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800dc7e:	4133      	asrlt	r3, r6
 800dc80:	18e4      	addlt	r4, r4, r3
 800dc82:	ea24 0407 	bic.w	r4, r4, r7
 800dc86:	2500      	movs	r5, #0
 800dc88:	e7e1      	b.n	800dc4e <floor+0x46>
 800dc8a:	2e33      	cmp	r6, #51	; 0x33
 800dc8c:	dd0b      	ble.n	800dca6 <floor+0x9e>
 800dc8e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800dc92:	d104      	bne.n	800dc9e <floor+0x96>
 800dc94:	ee10 2a10 	vmov	r2, s0
 800dc98:	460b      	mov	r3, r1
 800dc9a:	f7f2 faf7 	bl	800028c <__adddf3>
 800dc9e:	ec41 0b10 	vmov	d0, r0, r1
 800dca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dca6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800dcaa:	f04f 37ff 	mov.w	r7, #4294967295
 800dcae:	40df      	lsrs	r7, r3
 800dcb0:	4238      	tst	r0, r7
 800dcb2:	d0f4      	beq.n	800dc9e <floor+0x96>
 800dcb4:	a310      	add	r3, pc, #64	; (adr r3, 800dcf8 <floor+0xf0>)
 800dcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcba:	f7f2 fae7 	bl	800028c <__adddf3>
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	f7f2 ff29 	bl	8000b18 <__aeabi_dcmpgt>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	d0c1      	beq.n	800dc4e <floor+0x46>
 800dcca:	2c00      	cmp	r4, #0
 800dccc:	da0a      	bge.n	800dce4 <floor+0xdc>
 800dcce:	2e14      	cmp	r6, #20
 800dcd0:	d101      	bne.n	800dcd6 <floor+0xce>
 800dcd2:	3401      	adds	r4, #1
 800dcd4:	e006      	b.n	800dce4 <floor+0xdc>
 800dcd6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800dcda:	2301      	movs	r3, #1
 800dcdc:	40b3      	lsls	r3, r6
 800dcde:	441d      	add	r5, r3
 800dce0:	45a8      	cmp	r8, r5
 800dce2:	d8f6      	bhi.n	800dcd2 <floor+0xca>
 800dce4:	ea25 0507 	bic.w	r5, r5, r7
 800dce8:	e7b1      	b.n	800dc4e <floor+0x46>
 800dcea:	2500      	movs	r5, #0
 800dcec:	462c      	mov	r4, r5
 800dcee:	e7ae      	b.n	800dc4e <floor+0x46>
 800dcf0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800dcf4:	e7ab      	b.n	800dc4e <floor+0x46>
 800dcf6:	bf00      	nop
 800dcf8:	8800759c 	.word	0x8800759c
 800dcfc:	7e37e43c 	.word	0x7e37e43c
 800dd00:	bff00000 	.word	0xbff00000
 800dd04:	000fffff 	.word	0x000fffff

0800dd08 <_init>:
 800dd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd0a:	bf00      	nop
 800dd0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd0e:	bc08      	pop	{r3}
 800dd10:	469e      	mov	lr, r3
 800dd12:	4770      	bx	lr

0800dd14 <_fini>:
 800dd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd16:	bf00      	nop
 800dd18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd1a:	bc08      	pop	{r3}
 800dd1c:	469e      	mov	lr, r3
 800dd1e:	4770      	bx	lr
