/******************************************************************************
* STM32F4xx串口驱动
* USART1,2,3,4,5,6,7,8
* 蒋晓岗<kerndev@foxmail.com>
* 2016.6.12
******************************************************************************/
#include "stm32f4xx.h"
#include "gpio.h"
#include "nvic.h"
#include "uart.h"

struct uart_contex
{
	USART_TypeDef* uart;
	char* buff;
	int   in;
	int   out;
	int   size;
	int   state;
	int   overflow;
};

#define MAX_UART_NUM		8
#define GET_UART_CTX(id)	(&uart_contex[id])

static struct uart_contex uart_contex[MAX_UART_NUM];

static void uart_init_contex(int id, USART_TypeDef* uart, void* buff, int buff_size)
{
	struct uart_contex* ctx;
	ctx = GET_UART_CTX(id);
	ctx->uart = uart;
	ctx->buff = buff;
	ctx->size = buff_size;
	ctx->in   = 0;
	ctx->out  = 0;
	ctx->state= 0;
	ctx->overflow = 0;
}

void uart_init(int id, void* buff, int buff_size)
{
	switch(id)
	{
	case 1:
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);	
		gpio_open(PA,9,GPIO_MODE_AF,GPIO_AF_USART1);
		gpio_open(PA,10,GPIO_MODE_AF,GPIO_AF_USART1);
		uart_init_contex(id,USART1,buff,buff_size);
		nvic_open(USART1_IRQn,0);
		break;
	case 2:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);	
		gpio_open(PA,2,GPIO_MODE_AF,GPIO_AF_USART2);
		gpio_open(PA,3,GPIO_MODE_AF,GPIO_AF_USART2);
		uart_init_contex(id,USART2,buff,buff_size);
		nvic_open(USART2_IRQn,0);
		break;
	case 3:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);	
		gpio_open(PB,10,GPIO_MODE_AF,GPIO_AF_USART3);
		gpio_open(PB,11,GPIO_MODE_AF,GPIO_AF_USART3);
		uart_init_contex(id,USART3,buff,buff_size);
		nvic_open(USART3_IRQn,0);
		break;
	case 4:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
		gpio_open(PA,0,GPIO_MODE_AF,GPIO_AF_UART4);
		gpio_open(PA,1,GPIO_MODE_AF,GPIO_AF_UART4);
		uart_init_contex(id,UART4,buff,buff_size);
		nvic_open(UART4_IRQn,0);
		break;
	case 5:
		RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART5, ENABLE);
		gpio_open(PC,12,GPIO_MODE_AF,GPIO_AF_UART5);
		gpio_open(PD,2,GPIO_MODE_AF,GPIO_AF_UART5);
		uart_init_contex(id,UART5,buff,buff_size);
		nvic_open(UART5_IRQn,0);
		break;
	case 6:
		RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);	
		gpio_open(PG,14,GPIO_MODE_AF,GPIO_AF_USART6);
		gpio_open(PG,9,GPIO_MODE_AF,GPIO_AF_USART6);
		uart_init_contex(id,USART6,buff,buff_size);
		nvic_open(USART6_IRQn,0);
		break;
	default:
		break;
	}
}

void uart_open(int id, int baudrate, int parity)
{
	USART_InitTypeDef init;
	struct uart_contex* ctx;
	
	switch(parity)
	{
	case ODDPARITY:
		init.USART_Parity = USART_Parity_Odd;
		init.USART_WordLength = USART_WordLength_9b;
		break;
	case EVENPARITY:
		init.USART_Parity = USART_Parity_Even;
		init.USART_WordLength = USART_WordLength_9b;
		break;
	case NOPARITY:
	default:
		init.USART_Parity = USART_Parity_No;
		init.USART_WordLength = USART_WordLength_8b;
		break;
	}
	init.USART_BaudRate = baudrate;
	init.USART_StopBits = USART_StopBits_1;
	init.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	init.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	
	ctx = GET_UART_CTX(id);
	USART_Init(ctx->uart, &init);
	USART_ITConfig(ctx->uart, USART_IT_RXNE, ENABLE);
	USART_Cmd(ctx->uart, ENABLE);
	ctx->state= 1;
}

void uart_close(int id)
{
	struct uart_contex* ctx;
	ctx = GET_UART_CTX(id);
	ctx->state= 0;
	USART_ITConfig(ctx->uart, USART_IT_RXNE, DISABLE);
	USART_Cmd(ctx->uart, DISABLE);
}

void uart_write(int id, void* buf, int len)
{
	int i;
	char* pdata;
	struct uart_contex* ctx;
	pdata = buf;
	ctx = GET_UART_CTX(id);
	if(ctx->state)
	{
		for(i=0;i<len;i++)
		{
			while(!USART_GetFlagStatus(ctx->uart, USART_FLAG_TXE));
			USART_SendData(ctx->uart, *pdata++);
			while(!USART_GetFlagStatus(ctx->uart, USART_FLAG_TC));
		}
	}
}

int uart_read(int id, void* buf, int len)
{
	int i;
	int end;
	char* pdata;
	struct uart_contex* ctx;
	
	ctx = GET_UART_CTX(id);
	end = ctx->in;
	pdata = buf;
	for(i=0; i<len; i++)
	{
		if(ctx->out == end)
		{
			break;
		}
		*pdata = ctx->buff[ctx->out];
		pdata++;
		ctx->out++;
		if(ctx->out == ctx->size)
		{
			ctx->out = 0;
		}
	}
	return i;
}

int uart_overflow(int id)
{
	struct uart_contex* ctx;
	ctx = GET_UART_CTX(id);
	return ctx->overflow;
}

void uart_clear(int id)
{
	struct uart_contex* ctx;
	ctx = GET_UART_CTX(id);
	USART_ITConfig(ctx->uart, USART_IT_RXNE, DISABLE);
	ctx->in  = 0;
	ctx->out = 0;
	ctx->overflow = 0;
	USART_ITConfig(ctx->uart, USART_IT_RXNE, ENABLE);
}

//中断接收数据
static void uart_irq_handler(int id)
{
	char data;
	int  next;
	struct uart_contex* ctx;
	ctx = GET_UART_CTX(id);
	if(USART_GetITStatus(ctx->uart, USART_IT_RXNE) != RESET)
	{
		USART_ClearITPendingBit(ctx->uart, USART_IT_RXNE);
		data = USART_ReceiveData(ctx->uart);
		next = ctx->in + 1;
		if(next >= ctx->size)
		{
			next = 0;
		}
		if(next == ctx->out)
		{
			ctx->overflow++;
			return;
		}
		ctx->buff[ctx->in] = data;
		ctx->in = next;
	}
	//UART硬件OVERFLOW
	USART_ReceiveData(ctx->uart);
	USART_ClearFlag(ctx->uart, USART_FLAG_ORE);
}

//UART接收中断处理
void USART1_IRQHandler(void)
{
	uart_irq_handler(1);
}

void USART2_IRQHandler(void)
{
	uart_irq_handler(2);
}

void USART3_IRQHandler(void)
{
	uart_irq_handler(3);
}

void UART4_IRQHandler(void)
{
	uart_irq_handler(4);
}

void UART5_IRQHandler(void)
{
	uart_irq_handler(5);
}

void USART6_IRQHandler(void)
{
	uart_irq_handler(6);
}
