<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_3_Example.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ACC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ACC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ACCTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ACC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUTest_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTest_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CPU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder8.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FullAdder8.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FullAdder8.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FullAdder8.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder8Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder8_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdderTest_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUXTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="RAM.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RAM.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAMTest_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAMTest_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAMTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SEG_DECODER.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEG_DECODER.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SEG_DECODER_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SegDecoderTest_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SegDecoderTest_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SegDecoderTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBenchALU_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBenchALU_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBenchALU_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchALU_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchALU_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopLevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevel.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TopLevel.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopLevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopLevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopLevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopLevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopLevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopLevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopLevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopLevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="TopLevel.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopLevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_map.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_map.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_par.wdb"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_translate.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_TopLevel_sch_tb_isim_translate.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_map.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_stx_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_stx_translate.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_TopLevel_sch_tb_translate.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopLevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopLevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopLevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopLevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopLevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopLevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopLevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopLevel_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calc_intf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/TopLevel_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/TopLevel_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/map/TopLevel_map.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/TopLevel_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/TopLevel_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/TopLevel_timesim.vhd"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/TopLevel_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/TopLevel_translate.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="toplevel.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostTranslateSimulation"/>
      <branch xil_pn:name="PostMapSimulation"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1715114159" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1715114159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715594002" xil_pn:in_ck="3438408556096166530" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1715594002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACC.vhd"/>
      <outfile xil_pn:name="ACCTest.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUXTest.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAMTest.vhd"/>
      <outfile xil_pn:name="SEG_DECODER.vhd"/>
      <outfile xil_pn:name="SegDecoderTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715670644" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2403925535240465896" xil_pn:start_ts="1715670644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715670648" xil_pn:in_ck="4420851648763908407" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3085625137413883680" xil_pn:start_ts="1715670644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1715114161" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5567480504869750181" xil_pn:start_ts="1715114161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715594002" xil_pn:in_ck="-8596429950433049185" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1715594002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACC.vhd"/>
      <outfile xil_pn:name="ACCTest.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="MUX.vhd"/>
      <outfile xil_pn:name="MUXTest.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="RAMTest.vhd"/>
      <outfile xil_pn:name="SEG_DECODER.vhd"/>
      <outfile xil_pn:name="SegDecoderTest.vhd"/>
      <outfile xil_pn:name="TopLevel.vhf"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715670662" xil_pn:in_ck="-8596429950433049185" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7568305477463590258" xil_pn:start_ts="1715670648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTest_beh.prj"/>
      <outfile xil_pn:name="ALUTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715670663" xil_pn:in_ck="-2639252205057563960" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-357162959520814021" xil_pn:start_ts="1715670662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1715585061" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1715585061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:in_ck="4420851648763908407" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3196557193100321696" xil_pn:start_ts="1715585061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5567480504869750181" xil_pn:start_ts="1715585064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1715585064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3135466070912277560" xil_pn:start_ts="1715585064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1715585064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715585064" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4726657838256640593" xil_pn:start_ts="1715585064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715671325" xil_pn:in_ck="-4866307893489890692" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5389772220211385396" xil_pn:start_ts="1715671300">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TopLevel.jhd"/>
      <outfile xil_pn:name="TopLevel.lso"/>
      <outfile xil_pn:name="TopLevel.ngc"/>
      <outfile xil_pn:name="TopLevel.ngr"/>
      <outfile xil_pn:name="TopLevel.prj"/>
      <outfile xil_pn:name="TopLevel.stx"/>
      <outfile xil_pn:name="TopLevel.syr"/>
      <outfile xil_pn:name="TopLevel.xst"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_map.prj"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_par.prj"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_stx_par.prj"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_stx_translate.prj"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_translate.prj"/>
      <outfile xil_pn:name="TopLevel_vhdl.prj"/>
      <outfile xil_pn:name="TopLevel_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1715585080" xil_pn:in_ck="-8791870674421784508" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892868549508461" xil_pn:start_ts="1715585080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1715671339" xil_pn:in_ck="2360159479502119605" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1731813208533379420" xil_pn:start_ts="1715671325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.bld"/>
      <outfile xil_pn:name="TopLevel.ngd"/>
      <outfile xil_pn:name="TopLevel_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715671540" xil_pn:in_ck="2360159479502119606" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1715671530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel.pcf"/>
      <outfile xil_pn:name="TopLevel_map.map"/>
      <outfile xil_pn:name="TopLevel_map.mrp"/>
      <outfile xil_pn:name="TopLevel_map.ncd"/>
      <outfile xil_pn:name="TopLevel_map.ngm"/>
      <outfile xil_pn:name="TopLevel_map.xrpt"/>
      <outfile xil_pn:name="TopLevel_summary.xml"/>
      <outfile xil_pn:name="TopLevel_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715671570" xil_pn:in_ck="1318300622292901071" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1715671540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.ncd"/>
      <outfile xil_pn:name="TopLevel.pad"/>
      <outfile xil_pn:name="TopLevel.par"/>
      <outfile xil_pn:name="TopLevel.ptwx"/>
      <outfile xil_pn:name="TopLevel.unroutes"/>
      <outfile xil_pn:name="TopLevel.xpi"/>
      <outfile xil_pn:name="TopLevel_pad.csv"/>
      <outfile xil_pn:name="TopLevel_pad.txt"/>
      <outfile xil_pn:name="TopLevel_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1715671684" xil_pn:in_ck="4420851648763902958" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="1406129783654645690" xil_pn:start_ts="1715671674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toplevel.bgn"/>
      <outfile xil_pn:name="toplevel.bin"/>
      <outfile xil_pn:name="toplevel.bit"/>
      <outfile xil_pn:name="toplevel.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1715671581" xil_pn:in_ck="4420851648763902958" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-5668840938744513383" xil_pn:start_ts="1715671570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/TopLevel_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/TopLevel_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/TopLevel_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715671581" xil_pn:in_ck="-3170206230361450042" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1715671581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCTest.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="MUXTest.vhd"/>
      <outfile xil_pn:name="RAMTest.vhd"/>
      <outfile xil_pn:name="SegDecoderTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
      <outfile xil_pn:name="netgen/par/TopLevel_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/TopLevel_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715671612" xil_pn:in_ck="-5099087172866596873" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-800296396379296763" xil_pn:start_ts="1715671581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_isim_par.exe"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715674620" xil_pn:in_ck="6306072040533874826" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="5184296258496206475" xil_pn:start_ts="1715674619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1715671570" xil_pn:in_ck="2360159479502119474" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1715671562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopLevel.twr"/>
      <outfile xil_pn:name="TopLevel.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1714461728" xil_pn:in_ck="-5218521315574057845" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="4141120394838910079" xil_pn:start_ts="1714461725">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1714461728" xil_pn:in_ck="-1781425566803613238" xil_pn:name="TRAN_copyPost-MapAbstractToPreSimulation" xil_pn:start_ts="1714461728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1714461733" xil_pn:in_ck="1711584820500376186" xil_pn:name="TRAN_ISimulatePostMapModelRunFuse" xil_pn:prop_ck="-800296396379296763" xil_pn:start_ts="1714461728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1714461733" xil_pn:in_ck="-6958377418218015771" xil_pn:name="TRAN_ISimulatePostMapModel" xil_pn:prop_ck="5922481144594831291" xil_pn:start_ts="1714461733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1715671346" xil_pn:in_ck="4420851648763903090" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-5665082592342105299" xil_pn:start_ts="1715671339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/translate/TopLevel_translate.nlf"/>
      <outfile xil_pn:name="netgen/translate/TopLevel_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715671346" xil_pn:in_ck="-2208311799700806408" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1715671346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ACCTest.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="MUXTest.vhd"/>
      <outfile xil_pn:name="RAMTest.vhd"/>
      <outfile xil_pn:name="SegDecoderTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
      <outfile xil_pn:name="netgen/translate/TopLevel_translate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1715671387" xil_pn:in_ck="-2208311799700806408" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-800296396379296763" xil_pn:start_ts="1715671346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_isim_translate.exe"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_translate.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1715671387" xil_pn:in_ck="3665237757940397653" xil_pn:name="TRAN_ISimulatePostTranslateModel" xil_pn:prop_ck="-1090780875093396757" xil_pn:start_ts="1715671387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_TopLevel_sch_tb_isim_translate.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
