<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 11">
<meta name=Originator content="Microsoft Word 11">
<link rel=File-List href="lab1_files/filelist.xml">
<link rel=Edit-Time-Data href="lab1_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>kuan</o:Author>
  <o:LastAuthor>Alan</o:LastAuthor>
  <o:Revision>29</o:Revision>
  <o:TotalTime>913</o:TotalTime>
  <o:Created>2002-04-05T02:31:00Z</o:Created>
  <o:LastSaved>2005-04-04T04:24:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>487</o:Words>
  <o:Characters>2777</o:Characters>
  <o:Company>UCSD</o:Company>
  <o:Lines>23</o:Lines>
  <o:Paragraphs>6</o:Paragraphs>
  <o:CharactersWithSpaces>3258</o:CharactersWithSpaces>
  <o:Version>11.6408</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>150</w:Zoom>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:Compatibility>
   <w:UseFELayout/>
  </w:Compatibility>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]-->
<link rel=Stylesheet type="text/css" media=all href="weblab/web.css">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;
	mso-font-alt:SimSun;
	mso-font-charset:134;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 135135232 16 0 262145 0;}
@font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;
	mso-font-charset:134;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 135135232 16 0 262145 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0cm;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0cm;
	mso-margin-bottom-alt:auto;
	margin-left:0cm;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
@page Section1
	{size:612.0pt 792.0pt;
	margin:72.0pt 90.0pt 72.0pt 90.0pt;
	mso-header-margin:36.0pt;
	mso-footer-margin:36.0pt;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @list l0
	{mso-list-id:728043319;
	mso-list-template-ids:820934686;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-tab-stop:72.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level3
	{mso-level-tab-stop:108.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level4
	{mso-level-tab-stop:144.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level5
	{mso-level-tab-stop:180.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level6
	{mso-level-tab-stop:216.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level7
	{mso-level-tab-stop:252.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level8
	{mso-level-tab-stop:288.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level9
	{mso-level-tab-stop:324.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1
	{mso-list-id:1499298824;
	mso-list-template-ids:537328462;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l1:level2
	{mso-level-tab-stop:72.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level3
	{mso-level-tab-stop:108.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level4
	{mso-level-tab-stop:144.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level5
	{mso-level-tab-stop:180.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level6
	{mso-level-tab-stop:216.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level7
	{mso-level-tab-stop:252.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level8
	{mso-level-tab-stop:288.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level9
	{mso-level-tab-stop:324.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l2
	{mso-list-id:1712150301;
	mso-list-template-ids:-2068020836;}
@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l3
	{mso-list-id:1968775751;
	mso-list-template-ids:1536226720;}
@list l3:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
ol
	{margin-bottom:0cm;}
ul
	{margin-bottom:0cm;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0cm 5.4pt 0cm 5.4pt;
	mso-para-margin:0cm;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="4098"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=ZH-CN link=blue vlink=blue style='tab-interval:36.0pt'>

<div class=Section1>

<h1 align=center style='text-align:center'><span lang=EN-US>CSE 140L Hardware
Lab One, Spring 2005, CK Cheng </span></h1>

<h3 align=center style='text-align:center'><span lang=EN-US>Combinational
Circuit Design: <br>
Hierarchical Ripple Adder and MUX</span></h3>

<h3 align=center style='text-align:center'><span lang=EN-US>Due time: Right
before class on April 20 </span></h3>

<div align=center>

<table class=MsoNormalTable border=0 cellpadding=0 width=480 style='width:360.0pt;
 mso-cellspacing:1.5pt;mso-padding-alt:0cm 0cm 0cm 0cm'>
            <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
                <td style='padding:.75pt .75pt .75pt .75pt'>
                    <p class=MsoNormal><b><u><span lang=EN-US>Objective</span></u></b></p>
                    <p><span lang=EN-US>In this lab, we will build a full-adder, a <span
  style='mso-bidi-font-weight:bold'>4-bit adder</span> from the full-adder, and
  further a 16-bit adder from the 4-bit adder. Likewise, we will hierarchically
  build a <span style='mso-bidi-font-weight:bold'>2-input multiplexer, a
  4-input multiplexer and a 16-input multiplexer.</span></span></p>
                    <p><span lang=EN-US style='mso-bidi-font-weight:bold'>We study the 
  functions and the delay of the logics. Use ONE worst case to demonstrate the delay on the critical path.</span></p>
                    <p><span lang=EN-US style='mso-bidi-font-weight:bold'>Note that in the lab,
  we use FPGA Family: Virtex</span><span lang=EN-US style='mso-fareast-font-family:
  SimSun;mso-bidi-font-weight:bold'>2</span><span lang=EN-US style='mso-bidi-font-weight:
  bold'>, Device Type: XC2V80-5CS144.</span></p>
  <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center>  </span></div>
                    <p class=MsoNormal><b><u><span lang=EN-US>Part 1. Tutorial</span></u></b></p>
                    <p class=MsoNormal><span lang=EN-US>Go through the <a
  href="http://direct.xilinx.com/direct/ise6_tutorials/ise6tut.pdf">Xilinx ISE
  6 In-Depth Tutorial</a> (Chapter 3: Schematic-Based Design, Chapter 5: Design
  Implementation, Chapter 6: Timing Simulation)</span></p>
                    <p class=MsoNormal><span lang=EN-US style='mso-bidi-font-weight:bold'>Write a
  summary commenting on the overall process of using Xilinx and how to avoid
  the possible mistakes in less than 100&nbsp;words.</span></p>
  <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center>  </span></div>
                    <p class=MsoNormal><b><u><span lang=EN-US>Part 2. Adders</span></u></b></p>
                    <table class=MsoNormalTable border=0 cellpadding=0 style='mso-cellspacing:
   1.5pt;mso-padding-alt:0cm 0cm 0cm 0cm'>
                        <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>I. </span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>Build a full adder using Xilinx program.
    <a href="lab1_tu.htm">Here is tutorial on how to build and simulate a full
    adder in Xilinx. </a>Simulate the behavior of the logic to verify the function. Use the
    post-place&amp;route simulation to demonstrate the worst delay of the circuit. Mark the amount of
    the delay.</span></p>
                            </td>
                        </tr>
                        <tr style='mso-yfti-irow:1'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>II. </span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>Using the full adder built in I, build
    a 4-bit adder &amp; simulate the 4-bit adder. 
    Verify the function and demonstrate the worst delay of the circuit. Mark the amount of the delay.</span></p>
                            </td>
                        </tr>
                        <tr style='mso-yfti-irow:2;mso-yfti-lastrow:yes'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>III.</span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>Using the 4-bit adder block built in
    II, build a 16-bit adder &amp; simulate the 16-bit adder. Verify&nbsp;the&nbsp;function&nbsp;and&nbsp;&nbsp;demonstrate the&nbsp;worst delay of the circuit. Mark the amount of
    the delay.</span></p>
                            </td>
                        </tr>
                    </table>


  <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center>  </span></div>
                    <p class=MsoNormal><b><u><span lang=EN-US>Part 3. Multiplexers</span></u></b></p>
                    <table class=MsoNormalTable border=0 cellpadding=0 style='mso-cellspacing:
   1.5pt;mso-padding-alt:0cm 0cm 0cm 0cm'>
                        <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>I. </span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US style='mso-fareast-font-family:SimSun'>Build
    a circuit that translates a 4-bit parallel data to a serial output using
    only 2:1 Muxes. </span><span lang=EN-US>Define the specification for this
    4-bit parallel to serial circuit. (input, output &amp; their relationship) </span></p>
                            </td>
                        </tr>
                        <tr style='mso-yfti-irow:2'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>II. </span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>Build &amp;&nbsp;simulate the circuit. Verify&nbsp;the&nbsp;function&nbsp;and&nbsp;demonstrate the worst delay of the circuit. Mark the amount of
    the delay.</span></p>
                            </td>
                        </tr>
                        <tr style='mso-yfti-irow:3;mso-yfti-lastrow:yes'>
                            <td valign=top style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>III.</span></p>
                            </td>
                            <td style='padding:.75pt .75pt .75pt .75pt'>
                                <p class=MsoNormal><span lang=EN-US>Using the 4:1 Mux block built in III,
    build &amp;&nbsp;simulate a 16:1 Mux. Verify&nbsp;the&nbsp;function&nbsp;and&nbsp;demonstrate the
    worst delay of the circuit. Mark the amount of the delay. If you can't find a test bench to demonstrate the worst delay, explain why. </span></p>
                            </td>
                        </tr>
                    </table>


  <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center>  </span></div>
                    <p class=MsoNormal><b><span lang=EN-US>Report</span></b></p>
                    <p class=MsoNormal><span lang=EN-US>Title page: </span></p>
                    <ul type=disc>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>Names
       of students and due date. </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>Title
       of the lab and objective. </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>A brief
       description of each person's contribution. </span></li>
                    </ul>
                    <p class=MsoNormal><span lang=EN-US>Content: </span></p>
                    <ul type=disc>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo6;tab-stops:list 36.0pt'><span lang=EN-US>Part
       1 summary of overall process in Xilinx. (100 words or less!) </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo6;tab-stops:list 36.0pt'><span lang=EN-US>Part
       2: I,&nbsp;II,&nbsp;III (schematics diagram, </span>behavior simulation <span lang=EN-US>diagram, timing report, </span>post-place&amp;route&nbsp;simulation&nbsp;diagram,&nbsp;as&nbsp;in&nbsp;tutorial).<span lang=EN-US> </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l1 level1 lfo6;tab-stops:list 36.0pt'><span lang=EN-US>Part
       3: I&nbsp;(function&nbsp;table),&nbsp; II (schematics diagram, </span>behavior simulation <span lang=EN-US>diagram, timing report, </span>post-place&amp;route&nbsp;simulation&nbsp;diagram<span lang=EN-US>), III (chematics diagram, </span>behavior simulation <span lang=EN-US>diagram, timing report, </span>post-place&amp;route&nbsp;simulation&nbsp;diagram, and explanation if necessary)<span lang=EN-US>. </span></li>
                    </ul>
  <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center>  </span></div>
                    <p class=MsoNormal><b><span lang=EN-US>Grading</span></b></p>
                    <p class=MsoNormal><span lang=EN-US>90% will be based on the completeness and
  correctness of the report. <br>
  10% will be based on the neatness, organization, and following instruction of
  the report format. </span></p>
                </td>
            </tr>
</table>

</div>

<p class=MsoNormal><span lang=EN-US>&nbsp;</span></p>

</div>

</body>

</html>
