Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 21:27:42 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-18  Warning           Missing input or output delay   13          
TIMING-20  Warning           Non-clocked latch               38          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (199)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (199)
--------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: control/currentState_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: control/currentState_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: control/currentState_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: control/currentState_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: control/enableAnod1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q2_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q3_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mpgDown/Q2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mpgDown/Q3_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mpgUp/Q2_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mpgUp/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.669        0.000                      0                  203        0.169        0.000                      0                  203        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.669        0.000                      0                  203        0.169        0.000                      0                  203        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.857ns (18.483%)  route 3.780ns (81.517%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.243     9.961    mpgAddCifra/p_0_in
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[29]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.857ns (18.483%)  route 3.780ns (81.517%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.243     9.961    mpgAddCifra/p_0_in
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[30]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.857ns (18.483%)  route 3.780ns (81.517%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.243     9.961    mpgAddCifra/p_0_in
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y96          FDRE                                         r  mpgAddCifra/cnt_reg[31]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y96          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.857ns (19.052%)  route 3.641ns (80.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.105     9.823    mpgAddCifra/p_0_in
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[25]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.857ns (19.052%)  route 3.641ns (80.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.105     9.823    mpgAddCifra/p_0_in
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[26]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.857ns (19.052%)  route 3.641ns (80.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.105     9.823    mpgAddCifra/p_0_in
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[27]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 mpgAddCifra/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.857ns (19.052%)  route 3.641ns (80.948%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    mpgAddCifra/CLK
    SLICE_X7Y89          FDRE                                         r  mpgAddCifra/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  mpgAddCifra/cnt_reg[3]/Q
                         net (fo=2, routed)           1.099     6.879    mpgAddCifra/cnt[3]
    SLICE_X6Y94          LUT4 (Prop_lut4_I2_O)        0.124     7.003 f  mpgAddCifra/cnt[31]_i_9/O
                         net (fo=1, routed)           0.417     7.421    mpgAddCifra/cnt[31]_i_9_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.124     7.545 f  mpgAddCifra/cnt[31]_i_3/O
                         net (fo=2, routed)           1.021     8.565    mpgAddCifra/cnt[31]_i_3_n_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.153     8.718 r  mpgAddCifra/cnt[31]_i_1/O
                         net (fo=32, routed)          1.105     9.823    mpgAddCifra/p_0_in
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603    15.026    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[28]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X7Y95          FDRE (Setup_fdre_C_R)       -0.636    14.630    mpgAddCifra/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.885ns (20.268%)  route 3.481ns (79.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    mpgDown/CLK
    SLICE_X2Y96          FDRE                                         r  mpgDown/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  mpgDown/cnt_reg[27]/Q
                         net (fo=2, routed)           1.270     7.116    mpgDown/cnt_reg_n_0_[27]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.240 f  mpgDown/cnt[31]_i_9__1/O
                         net (fo=1, routed)           0.402     7.642    mpgDown/cnt[31]_i_9__1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.766 f  mpgDown/cnt[31]_i_3__1/O
                         net (fo=2, routed)           0.697     8.463    mpgDown/cnt[31]_i_3__1_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.119     8.582 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.112     9.694    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[29]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.732    14.536    mpgDown/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.885ns (20.268%)  route 3.481ns (79.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    mpgDown/CLK
    SLICE_X2Y96          FDRE                                         r  mpgDown/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  mpgDown/cnt_reg[27]/Q
                         net (fo=2, routed)           1.270     7.116    mpgDown/cnt_reg_n_0_[27]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.240 f  mpgDown/cnt[31]_i_9__1/O
                         net (fo=1, routed)           0.402     7.642    mpgDown/cnt[31]_i_9__1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.766 f  mpgDown/cnt[31]_i_3__1/O
                         net (fo=2, routed)           0.697     8.463    mpgDown/cnt[31]_i_3__1_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.119     8.582 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.112     9.694    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[30]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.732    14.536    mpgDown/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 mpgDown/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.885ns (20.268%)  route 3.481ns (79.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.725     5.328    mpgDown/CLK
    SLICE_X2Y96          FDRE                                         r  mpgDown/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518     5.846 f  mpgDown/cnt_reg[27]/Q
                         net (fo=2, routed)           1.270     7.116    mpgDown/cnt_reg_n_0_[27]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.240 f  mpgDown/cnt[31]_i_9__1/O
                         net (fo=1, routed)           0.402     7.642    mpgDown/cnt[31]_i_9__1_n_0
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.766 f  mpgDown/cnt[31]_i_3__1/O
                         net (fo=2, routed)           0.697     8.463    mpgDown/cnt[31]_i_3__1_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I4_O)        0.119     8.582 r  mpgDown/cnt[31]_i_1__1/O
                         net (fo=32, routed)          1.112     9.694    mpgDown/cnt[31]_i_1__1_n_0
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.606    15.029    mpgDown/CLK
    SLICE_X2Y97          FDRE                                         r  mpgDown/cnt_reg[31]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_R)       -0.732    14.536    mpgDown/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  4.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mpgDown/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgDown/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgDown/CLK
    SLICE_X3Y88          FDRE                                         r  mpgDown/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgDown/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.774    mpgDown/Q1_reg_n_0
    SLICE_X3Y87          FDRE                                         r  mpgDown/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgDown/CLK
    SLICE_X3Y87          FDRE                                         r  mpgDown/Q2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    mpgDown/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mpgAddCifra/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.506%)  route 0.138ns (49.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.600     1.519    mpgAddCifra/CLK
    SLICE_X3Y86          FDRE                                         r  mpgAddCifra/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mpgAddCifra/Q1_reg/Q
                         net (fo=1, routed)           0.138     1.799    mpgAddCifra/Q1
    SLICE_X3Y87          FDRE                                         r  mpgAddCifra/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgAddCifra/CLK
    SLICE_X3Y87          FDRE                                         r  mpgAddCifra/Q2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.057     1.592    mpgAddCifra/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mpgUp/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgUp/Q1_reg/Q
                         net (fo=1, routed)           0.170     1.833    mpgUp/Q1_reg_n_0
    SLICE_X1Y87          FDRE                                         r  mpgUp/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgUp/CLK
    SLICE_X1Y87          FDRE                                         r  mpgUp/Q2_reg/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.070     1.605    mpgUp/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgAddCifra/CLK
    SLICE_X7Y92          FDRE                                         r  mpgAddCifra/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgAddCifra/cnt_reg[16]/Q
                         net (fo=2, routed)           0.117     1.780    mpgAddCifra/cnt[16]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  mpgAddCifra/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.888    mpgAddCifra/p_1_in[16]
    SLICE_X7Y92          FDRE                                         r  mpgAddCifra/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgAddCifra/CLK
    SLICE_X7Y92          FDRE                                         r  mpgAddCifra/cnt_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgAddCifra/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X7Y94          FDRE                                         r  mpgAddCifra/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgAddCifra/cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.781    mpgAddCifra/cnt[24]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  mpgAddCifra/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.889    mpgAddCifra/p_1_in[24]
    SLICE_X7Y94          FDRE                                         r  mpgAddCifra/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y94          FDRE                                         r  mpgAddCifra/cnt_reg[24]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgAddCifra/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgAddCifra/cnt_reg[20]/Q
                         net (fo=2, routed)           0.118     1.781    mpgAddCifra/cnt[20]
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  mpgAddCifra/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.889    mpgAddCifra/p_1_in[20]
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/cnt_reg[20]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgAddCifra/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.601     1.520    mpgAddCifra/CLK
    SLICE_X6Y89          FDSE                                         r  mpgAddCifra/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDSE (Prop_fdse_C_Q)         0.164     1.684 f  mpgAddCifra/cnt_reg[0]/Q
                         net (fo=4, routed)           0.174     1.858    mpgAddCifra/cnt[0]
    SLICE_X6Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  mpgAddCifra/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    mpgAddCifra/p_1_in[0]
    SLICE_X6Y89          FDSE                                         r  mpgAddCifra/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    mpgAddCifra/CLK
    SLICE_X6Y89          FDSE                                         r  mpgAddCifra/cnt_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y89          FDSE (Hold_fdse_C_D)         0.120     1.640    mpgAddCifra/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgAddCifra/cnt_reg[28]/Q
                         net (fo=2, routed)           0.119     1.783    mpgAddCifra/cnt[28]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  mpgAddCifra/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.891    mpgAddCifra/p_1_in[28]
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y95          FDRE                                         r  mpgAddCifra/cnt_reg[28]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    mpgAddCifra/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpgUp/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgUp/cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.603     1.522    mpgUp/CLK
    SLICE_X1Y91          FDSE                                         r  mpgUp/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDSE (Prop_fdse_C_Q)         0.141     1.663 f  mpgUp/cnt_reg[0]/Q
                         net (fo=4, routed)           0.168     1.832    mpgUp/cnt_reg_n_0_[0]
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  mpgUp/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    mpgUp/cnt[0]_i_1__0_n_0
    SLICE_X1Y91          FDSE                                         r  mpgUp/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    mpgUp/CLK
    SLICE_X1Y91          FDSE                                         r  mpgUp/cnt_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDSE (Hold_fdse_C_D)         0.091     1.613    mpgUp/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    mpgAddCifra/CLK
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpgAddCifra/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.783    mpgAddCifra/cnt[12]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  mpgAddCifra/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.891    mpgAddCifra/p_1_in[12]
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    mpgAddCifra/CLK
    SLICE_X7Y91          FDRE                                         r  mpgAddCifra/cnt_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    mpgAddCifra/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     control/currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     executie/display/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     executie/display/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     mpgAddCifra/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     mpgAddCifra/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     mpgAddCifra/Q3_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     executie/display/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     executie/display/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     control/currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     executie/display/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     executie/display/count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.682ns (53.970%)  route 3.993ns (46.030%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.333     2.100    executie/display/displayValueAtCount[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.152     2.252 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.660     4.912    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.675 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.675    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.559ns  (logic 4.645ns (54.276%)  route 3.913ns (45.724%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.978     1.745    executie/display/displayValueAtCount[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I2_O)        0.120     1.865 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.935     4.800    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.559 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.559    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.468ns (53.009%)  route 3.961ns (46.991%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.896     1.663    executie/display/displayValueAtCount[1]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.124     1.787 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.065     4.852    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.429 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.429    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.141ns  (logic 4.675ns (57.426%)  route 3.466ns (42.574%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.940     1.707    executie/display/displayValueAtCount[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.150     1.857 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.527     4.383    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     8.141 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.141    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.470ns  (logic 4.428ns (59.279%)  route 3.042ns (40.721%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.333     2.100    executie/display/displayValueAtCount[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     2.224 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.933    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.470 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.470    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.425ns (59.317%)  route 3.035ns (40.683%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.940     1.707    executie/display/displayValueAtCount[3]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     1.831 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.095     3.926    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.459 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.459    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.384ns (58.991%)  route 3.048ns (41.009%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X0Y88          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.978     1.745    executie/display/displayValueAtCount[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.869 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.070     3.939    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.432 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.432    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 4.094ns (71.004%)  route 1.672ns (28.996%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X0Y101         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  executie/comparator_a/match_reg/Q
                         net (fo=1, routed)           1.672     2.231    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.766 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     5.766    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.912ns  (logic 1.077ns (27.529%)  route 2.835ns (72.471%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=7, routed)           1.557     2.386    executie/ram_Controller/Q3_reg[0]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.124     2.510 r  executie/ram_Controller/aux_reg[3]_i_3/O
                         net (fo=1, routed)           0.665     3.175    executie/ram_Controller/aux_reg[3]_i_3_n_0
    SLICE_X5Y86          LUT5 (Prop_lut5_I0_O)        0.124     3.299 r  executie/ram_Controller/aux_reg[3]_i_1/O
                         net (fo=1, routed)           0.613     3.912    executie/ram_Controller/aux_reg[3]_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  executie/ram_Controller/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.992ns  (logic 1.077ns (35.990%)  route 1.915ns (64.010%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=6, routed)           0.685     1.514    executie/ram_Controller/Q3_reg[1]
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     1.638 r  executie/ram_Controller/aux_reg[1]_i_2/O
                         net (fo=1, routed)           0.689     2.328    executie/ram_Controller/aux_reg[1]_i_2_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I2_O)        0.124     2.452 r  executie/ram_Controller/aux_reg[1]_i_1/O
                         net (fo=1, routed)           0.541     2.992    executie/ram_Controller/aux_reg[1]_i_1_n_0
    SLICE_X1Y86          LDCE                                         r  executie/ram_Controller/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.158ns (59.106%)  route 0.109ns (40.894%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[1]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[1]/Q
                         net (fo=2, routed)           0.109     0.267    executie/ram_Controller/aux[1]
    SLICE_X2Y87          LDCE                                         r  executie/ram_Controller/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.178ns (56.638%)  route 0.136ns (43.362%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=6, routed)           0.136     0.314    executie/ram_Cifru/displayValueAtCount_reg[3]_i_3[0]
    SLICE_X2Y88          LDCE                                         r  executie/ram_Cifru/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.178ns (56.627%)  route 0.136ns (43.373%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=5, routed)           0.136     0.314    executie/ram_Cifru/displayValueAtCount_reg[3]_i_3[1]
    SLICE_X2Y88          LDCE                                         r  executie/ram_Cifru/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.158ns (49.347%)  route 0.162ns (50.653%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[1]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[1]/Q
                         net (fo=2, routed)           0.162     0.320    executie/ram_Controller/aux[1]
    SLICE_X2Y86          LDCE                                         r  executie/ram_Controller/data2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.158ns (46.537%)  route 0.182ns (53.463%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[2]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[2]/Q
                         net (fo=2, routed)           0.182     0.340    executie/ram_Controller/aux[2]
    SLICE_X2Y86          LDCE                                         r  executie/ram_Controller/data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.158ns (46.330%)  route 0.183ns (53.670%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[2]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[2]/Q
                         net (fo=2, routed)           0.183     0.341    executie/ram_Controller/aux[2]
    SLICE_X2Y87          LDCE                                         r  executie/ram_Controller/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.158ns (45.853%)  route 0.187ns (54.147%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[0]/G
    SLICE_X1Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[0]/Q
                         net (fo=2, routed)           0.187     0.345    executie/ram_Controller/aux[0]
    SLICE_X2Y86          LDCE                                         r  executie/ram_Controller/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.158ns (45.717%)  route 0.188ns (54.283%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[3]/G
    SLICE_X5Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[3]/Q
                         net (fo=2, routed)           0.188     0.346    executie/ram_Controller/aux[3]
    SLICE_X2Y86          LDCE                                         r  executie/ram_Controller/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.178ns (48.540%)  route 0.189ns (51.460%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=3, routed)           0.189     0.367    executie/ram_Cifru/displayValueAtCount_reg[3]_i_3[3]
    SLICE_X6Y87          LDCE                                         r  executie/ram_Cifru/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.178ns (48.315%)  route 0.190ns (51.685%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X2Y87          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=3, routed)           0.190     0.368    executie/ram_Cifru/displayValueAtCount_reg[3]_i_3[3]
    SLICE_X5Y87          LDCE                                         r  executie/ram_Cifru/memory_reg[0][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.289ns (53.138%)  route 3.783ns (46.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.721     5.324    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          1.013     6.755    executie/display/count[1]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.296     7.051 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.770     9.821    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.396 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.396    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.481ns (57.721%)  route 3.282ns (42.279%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.721     5.324    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          1.011     6.753    executie/display/count[1]
    SLICE_X1Y88          LUT2 (Prop_lut2_I0_O)        0.324     7.077 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.271     9.349    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.086 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.086    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 4.100ns (54.111%)  route 3.477ns (45.889%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.763 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=5, routed)           2.619     9.382    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.902 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.902    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.251ns (57.690%)  route 3.117ns (42.310%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.721     5.324    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          1.011     6.753    executie/display/count[1]
    SLICE_X1Y88          LUT2 (Prop_lut2_I1_O)        0.296     7.049 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.107     9.156    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.692 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.692    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.540ns  (logic 1.286ns (28.327%)  route 3.254ns (71.673%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.152     6.791 f  control/data1_reg[3]_i_2/O
                         net (fo=11, routed)          1.012     7.803    mpgDown/data1_reg[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.352     8.155 r  mpgDown/aux_reg[3]_i_6/O
                         net (fo=2, routed)           1.005     9.160    executie/ram_Controller/aux_reg[3]_1
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.326     9.486 r  executie/ram_Controller/aux_reg[2]_i_1/O
                         net (fo=1, routed)           0.379     9.865    executie/ram_Controller/aux_reg[2]_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  executie/ram_Controller/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.430ns  (logic 1.286ns (29.032%)  route 3.144ns (70.968%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.152     6.791 f  control/data1_reg[3]_i_2/O
                         net (fo=11, routed)          1.012     7.803    mpgDown/data1_reg[3]
    SLICE_X3Y86          LUT5 (Prop_lut5_I4_O)        0.352     8.155 r  mpgDown/aux_reg[3]_i_6/O
                         net (fo=2, routed)           0.660     8.815    executie/ram_Controller/aux_reg[3]_1
    SLICE_X5Y86          LUT5 (Prop_lut5_I3_O)        0.326     9.141 r  executie/ram_Controller/aux_reg[3]_i_1/O
                         net (fo=1, routed)           0.613     9.754    executie/ram_Controller/aux_reg[3]_i_1_n_0
    SLICE_X5Y86          LDCE                                         r  executie/ram_Controller/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/aux_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.293ns  (logic 1.314ns (30.611%)  route 2.979ns (69.389%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 f  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.152     6.791 f  control/data1_reg[3]_i_2/O
                         net (fo=11, routed)          0.796     7.587    mpgDown/data1_reg[3]
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.352     7.939 r  mpgDown/data2_reg[3]_i_1/O
                         net (fo=5, routed)           0.808     8.747    executie/ram_Controller/E[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.354     9.101 r  executie/ram_Controller/aux_reg[0]_i_1/O
                         net (fo=1, routed)           0.516     9.617    executie/ram_Controller/aux_reg[0]_i_1_n_0
    SLICE_X1Y86          LDCE                                         r  executie/ram_Controller/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/aux_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.152     6.791 r  control/data1_reg[3]_i_2/O
                         net (fo=11, routed)          1.039     7.830    executie/ram_Controller/aux_reg[1]_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.326     8.156 r  executie/ram_Controller/aux_reg[1]_i_1/O
                         net (fo=1, routed)           0.541     8.696    executie/ram_Controller/aux_reg[1]_i_1_n_0
    SLICE_X1Y86          LDCE                                         r  executie/ram_Controller/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.140ns  (logic 0.934ns (29.745%)  route 2.206ns (70.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[0]/Q
                         net (fo=18, routed)          0.858     6.639    control/currentState[0]
    SLICE_X4Y89          LUT4 (Prop_lut4_I3_O)        0.152     6.791 r  control/data1_reg[3]_i_2/O
                         net (fo=11, routed)          1.024     7.814    executie/display/displayValueAtCount_reg[0]_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.326     8.140 r  executie/display/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.324     8.465    executie/display/displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.117ns  (logic 0.704ns (22.589%)  route 2.413ns (77.411%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.722     5.325    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  control/currentState_reg[0]/Q
                         net (fo=18, routed)          1.029     6.809    control/currentState[0]
    SLICE_X4Y87          LUT6 (Prop_lut6_I4_O)        0.124     6.933 r  control/displayValueAtCount_reg[0]_i_2/O
                         net (fo=1, routed)           0.826     7.760    executie/display/displayValueAtCount_reg[0]_1
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.884 r  executie/display/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.558     8.441    executie/display/displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.266%)  route 0.265ns (58.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.601     1.520    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.163     1.825    executie/display/count[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  executie/display/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     1.971    executie/display/displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.881%)  route 0.292ns (61.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[1]/Q
                         net (fo=18, routed)          0.110     1.772    control/currentState[1]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.817 f  control/nextState[0]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.000    control/nextState[0]_LDC_i_2_n_0
    SLICE_X5Y90          LDCE                                         f  control/nextState[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.186ns (36.388%)  route 0.325ns (63.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[3]/Q
                         net (fo=18, routed)          0.221     1.883    control/currentState[3]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.045     1.928 f  control/nextState[2]_LDC_i_2/O
                         net (fo=1, routed)           0.104     2.032    control/nextState[2]_LDC_i_2_n_0
    SLICE_X5Y89          LDCE                                         f  control/nextState[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[0]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.186ns (34.880%)  route 0.347ns (65.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[1]/Q
                         net (fo=18, routed)          0.110     1.772    control/currentState[1]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.817 f  control/nextState[0]_LDC_i_2/O
                         net (fo=2, routed)           0.237     2.055    control/nextState[0]_LDC_i_2_n_0
    SLICE_X5Y91          FDCE                                         f  control/nextState[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.186ns (32.560%)  route 0.385ns (67.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.601     1.520    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.189     1.850    executie/display/count[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.895 r  executie/display/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.197     2.092    executie/display/displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.189ns (31.530%)  route 0.410ns (68.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[3]/Q
                         net (fo=18, routed)          0.221     1.883    control/currentState[3]
    SLICE_X6Y89          LUT4 (Prop_lut4_I0_O)        0.048     1.931 f  control/nextState[3]_LDC_i_1/O
                         net (fo=2, routed)           0.190     2.121    control/nextState[3]_LDC_i_1_n_0
    SLICE_X6Y91          FDPE                                         f  control/nextState[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.190ns (30.975%)  route 0.423ns (69.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[3]/Q
                         net (fo=18, routed)          0.239     1.901    control/currentState[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I1_O)        0.049     1.950 f  control/nextState[2]_LDC_i_1/O
                         net (fo=2, routed)           0.185     2.135    control/nextState[2]_LDC_i_1_n_0
    SLICE_X6Y90          FDPE                                         f  control/nextState[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/enableAnod1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.410%)  route 0.446ns (70.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  control/currentState_reg[3]/Q
                         net (fo=18, routed)          0.238     1.900    control/currentState[3]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.045     1.945 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.209     2.154    control/liberOcupatLED_OBUF
    SLICE_X3Y89          LDCE                                         r  control/enableAnod1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.186ns (28.885%)  route 0.458ns (71.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.601     1.520    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.265     1.926    executie/display/count[0]
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  executie/display/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.193     2.164    executie/display/displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X0Y88          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/nextState[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.189ns (28.587%)  route 0.472ns (71.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.602     1.521    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  control/currentState_reg[3]/Q
                         net (fo=18, routed)          0.289     1.952    control/currentState[3]
    SLICE_X6Y88          LUT4 (Prop_lut4_I1_O)        0.048     2.000 f  control/nextState[3]_LDC_i_2/O
                         net (fo=1, routed)           0.183     2.182    control/nextState[3]_LDC_i_2_n_0
    SLICE_X6Y88          LDCE                                         f  control/nextState[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.478ns (50.601%)  route 1.442ns (49.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.920    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.478ns (50.601%)  route 1.442ns (49.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.920    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.478ns (50.601%)  route 1.442ns (49.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.920    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.478ns (50.601%)  route 1.442ns (49.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.442     2.920    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.574ns  (logic 1.480ns (57.492%)  route 1.094ns (42.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=1, routed)           1.094     2.574    mpgDown/down_IBUF
    SLICE_X3Y88          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.602     5.025    mpgDown/CLK
    SLICE_X3Y88          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 1.477ns (60.809%)  route 0.952ns (39.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.952     2.428    mpgAddCifra/addCifra_IBUF
    SLICE_X3Y86          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.600     5.023    mpgAddCifra/CLK
    SLICE_X3Y86          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 1.486ns (62.107%)  route 0.907ns (37.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.907     2.392    mpgUp/up_IBUF
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.603     5.026    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 control/nextState[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 0.885ns (56.873%)  route 0.671ns (43.127%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  control/nextState[0]_LDC/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  control/nextState[0]_LDC/Q
                         net (fo=1, routed)           0.671     1.432    control/nextState[0]_LDC_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.556 r  control/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.556    control/currentState[0]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.542ns  (logic 0.973ns (63.094%)  route 0.569ns (36.906%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          LDCE                         0.000     0.000 r  control/nextState[3]_LDC/G
    SLICE_X6Y88          LDCE (EnToQ_ldce_G_Q)        0.849     0.849 r  control/nextState[3]_LDC/Q
                         net (fo=1, routed)           0.569     1.418    control/nextState[3]_LDC_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     1.542 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.542    control/currentState[3]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 control/nextState[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.435ns  (logic 0.642ns (44.743%)  route 0.793ns (55.257%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE                         0.000     0.000 r  control/nextState[2]_P/C
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  control/nextState[2]_P/Q
                         net (fo=1, routed)           0.793     1.311    control/nextState[2]_P_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     1.435 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.435    control/currentState[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.601     5.024    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/nextState[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            control/currentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.912%)  route 0.179ns (49.088%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  control/nextState[0]_C/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control/nextState[0]_C/Q
                         net (fo=1, routed)           0.179     0.320    control/nextState[0]_C_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  control/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    control/currentState[0]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.471%)  route 0.206ns (52.529%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE                         0.000     0.000 r  control/nextState[1]_P/C
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  control/nextState[1]_P/Q
                         net (fo=1, routed)           0.206     0.347    control/nextState[1]_P_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.392 r  control/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    control/currentState[1]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/C

Slack:                    inf
  Source:                 control/nextState[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            control/currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.270ns (62.008%)  route 0.165ns (37.992%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          LDCE                         0.000     0.000 r  control/nextState[2]_LDC/G
    SLICE_X5Y89          LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  control/nextState[2]_LDC/Q
                         net (fo=1, routed)           0.165     0.390    control/nextState[2]_LDC_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.435 r  control/currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     0.435    control/currentState[2]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[2]/C

Slack:                    inf
  Source:                 control/enableAnod1_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.203ns (46.093%)  route 0.237ns (53.907%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          LDCE                         0.000     0.000 r  control/enableAnod1_reg/G
    SLICE_X3Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/enableAnod1_reg/Q
                         net (fo=5, routed)           0.237     0.395    executie/display/enableAnod1
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.045     0.440 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    executie/display/count[0]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    executie/display/CLK
    SLICE_X4Y88          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 control/nextState[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            control/currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.714%)  route 0.269ns (56.286%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDPE                         0.000     0.000 r  control/nextState[3]_P/C
    SLICE_X6Y91          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  control/nextState[3]_P/Q
                         net (fo=1, routed)           0.269     0.433    control/nextState[3]_P_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.478 r  control/currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     0.478    control/currentState[3]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[3]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.254ns (42.539%)  route 0.343ns (57.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.343     0.596    mpgUp/up_IBUF
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.876     2.041    mpgUp/CLK
    SLICE_X1Y90          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.244ns (39.232%)  route 0.379ns (60.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.379     0.623    mpgAddCifra/addCifra_IBUF
    SLICE_X3Y86          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.872     2.037    mpgAddCifra/CLK
    SLICE_X3Y86          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.248ns (37.095%)  route 0.420ns (62.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.420     0.668    mpgDown/down_IBUF
    SLICE_X3Y88          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.875     2.040    mpgDown/CLK
    SLICE_X3Y88          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.245ns (30.008%)  route 0.572ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.572     0.818    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/currentState_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.245ns (30.008%)  route 0.572ns (69.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.572     0.818    control/AR[0]
    SLICE_X4Y90          FDCE                                         f  control/currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.873     2.038    control/CLK
    SLICE_X4Y90          FDCE                                         r  control/currentState_reg[1]/C





