
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c64  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004d78  08004d78  00014d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f78  08004f78  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004f78  08004f78  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004f78  08004f78  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f78  08004f78  00014f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004f7c  08004f7c  00014f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004f80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  2000000c  08004f8c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08004f8c  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bb75  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf4  00000000  00000000  0002bbaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  0002d7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002e448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017766  00000000  00000000  0002f040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e682  00000000  00000000  000467a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089cde  00000000  00000000  00054e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000deb06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003968  00000000  00000000  000deb58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004d5c 	.word	0x08004d5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08004d5c 	.word	0x08004d5c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_frsub>:
 8000b2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b30:	e002      	b.n	8000b38 <__addsf3>
 8000b32:	bf00      	nop

08000b34 <__aeabi_fsub>:
 8000b34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b38 <__addsf3>:
 8000b38:	0042      	lsls	r2, r0, #1
 8000b3a:	bf1f      	itttt	ne
 8000b3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b40:	ea92 0f03 	teqne	r2, r3
 8000b44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b4c:	d06a      	beq.n	8000c24 <__addsf3+0xec>
 8000b4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b56:	bfc1      	itttt	gt
 8000b58:	18d2      	addgt	r2, r2, r3
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	4048      	eorgt	r0, r1
 8000b5e:	4041      	eorgt	r1, r0
 8000b60:	bfb8      	it	lt
 8000b62:	425b      	neglt	r3, r3
 8000b64:	2b19      	cmp	r3, #25
 8000b66:	bf88      	it	hi
 8000b68:	4770      	bxhi	lr
 8000b6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b76:	bf18      	it	ne
 8000b78:	4240      	negne	r0, r0
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4249      	negne	r1, r1
 8000b8a:	ea92 0f03 	teq	r2, r3
 8000b8e:	d03f      	beq.n	8000c10 <__addsf3+0xd8>
 8000b90:	f1a2 0201 	sub.w	r2, r2, #1
 8000b94:	fa41 fc03 	asr.w	ip, r1, r3
 8000b98:	eb10 000c 	adds.w	r0, r0, ip
 8000b9c:	f1c3 0320 	rsb	r3, r3, #32
 8000ba0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba8:	d502      	bpl.n	8000bb0 <__addsf3+0x78>
 8000baa:	4249      	negs	r1, r1
 8000bac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bb0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb4:	d313      	bcc.n	8000bde <__addsf3+0xa6>
 8000bb6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bba:	d306      	bcc.n	8000bca <__addsf3+0x92>
 8000bbc:	0840      	lsrs	r0, r0, #1
 8000bbe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bc2:	f102 0201 	add.w	r2, r2, #1
 8000bc6:	2afe      	cmp	r2, #254	; 0xfe
 8000bc8:	d251      	bcs.n	8000c6e <__addsf3+0x136>
 8000bca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bd2:	bf08      	it	eq
 8000bd4:	f020 0001 	biceq.w	r0, r0, #1
 8000bd8:	ea40 0003 	orr.w	r0, r0, r3
 8000bdc:	4770      	bx	lr
 8000bde:	0049      	lsls	r1, r1, #1
 8000be0:	eb40 0000 	adc.w	r0, r0, r0
 8000be4:	3a01      	subs	r2, #1
 8000be6:	bf28      	it	cs
 8000be8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bec:	d2ed      	bcs.n	8000bca <__addsf3+0x92>
 8000bee:	fab0 fc80 	clz	ip, r0
 8000bf2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bfa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfe:	bfaa      	itet	ge
 8000c00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c04:	4252      	neglt	r2, r2
 8000c06:	4318      	orrge	r0, r3
 8000c08:	bfbc      	itt	lt
 8000c0a:	40d0      	lsrlt	r0, r2
 8000c0c:	4318      	orrlt	r0, r3
 8000c0e:	4770      	bx	lr
 8000c10:	f092 0f00 	teq	r2, #0
 8000c14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c18:	bf06      	itte	eq
 8000c1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1e:	3201      	addeq	r2, #1
 8000c20:	3b01      	subne	r3, #1
 8000c22:	e7b5      	b.n	8000b90 <__addsf3+0x58>
 8000c24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c2c:	bf18      	it	ne
 8000c2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c32:	d021      	beq.n	8000c78 <__addsf3+0x140>
 8000c34:	ea92 0f03 	teq	r2, r3
 8000c38:	d004      	beq.n	8000c44 <__addsf3+0x10c>
 8000c3a:	f092 0f00 	teq	r2, #0
 8000c3e:	bf08      	it	eq
 8000c40:	4608      	moveq	r0, r1
 8000c42:	4770      	bx	lr
 8000c44:	ea90 0f01 	teq	r0, r1
 8000c48:	bf1c      	itt	ne
 8000c4a:	2000      	movne	r0, #0
 8000c4c:	4770      	bxne	lr
 8000c4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c52:	d104      	bne.n	8000c5e <__addsf3+0x126>
 8000c54:	0040      	lsls	r0, r0, #1
 8000c56:	bf28      	it	cs
 8000c58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c5c:	4770      	bx	lr
 8000c5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c62:	bf3c      	itt	cc
 8000c64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bxcc	lr
 8000c6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c76:	4770      	bx	lr
 8000c78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c7c:	bf16      	itet	ne
 8000c7e:	4608      	movne	r0, r1
 8000c80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c84:	4601      	movne	r1, r0
 8000c86:	0242      	lsls	r2, r0, #9
 8000c88:	bf06      	itte	eq
 8000c8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8e:	ea90 0f01 	teqeq	r0, r1
 8000c92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_ui2f>:
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e004      	b.n	8000ca8 <__aeabi_i2f+0x8>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_i2f>:
 8000ca0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca4:	bf48      	it	mi
 8000ca6:	4240      	negmi	r0, r0
 8000ca8:	ea5f 0c00 	movs.w	ip, r0
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	f04f 0000 	mov.w	r0, #0
 8000cba:	e01c      	b.n	8000cf6 <__aeabi_l2f+0x2a>

08000cbc <__aeabi_ul2f>:
 8000cbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc0:	bf08      	it	eq
 8000cc2:	4770      	bxeq	lr
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e00a      	b.n	8000ce0 <__aeabi_l2f+0x14>
 8000cca:	bf00      	nop

08000ccc <__aeabi_l2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd8:	d502      	bpl.n	8000ce0 <__aeabi_l2f+0x14>
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	ea5f 0c01 	movs.w	ip, r1
 8000ce4:	bf02      	ittt	eq
 8000ce6:	4684      	moveq	ip, r0
 8000ce8:	4601      	moveq	r1, r0
 8000cea:	2000      	moveq	r0, #0
 8000cec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cf0:	bf08      	it	eq
 8000cf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cfa:	fabc f28c 	clz	r2, ip
 8000cfe:	3a08      	subs	r2, #8
 8000d00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d04:	db10      	blt.n	8000d28 <__aeabi_l2f+0x5c>
 8000d06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d10:	f1c2 0220 	rsb	r2, r2, #32
 8000d14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d18:	fa20 f202 	lsr.w	r2, r0, r2
 8000d1c:	eb43 0002 	adc.w	r0, r3, r2
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f102 0220 	add.w	r2, r2, #32
 8000d2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d30:	f1c2 0220 	rsb	r2, r2, #32
 8000d34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d38:	fa21 f202 	lsr.w	r2, r1, r2
 8000d3c:	eb43 0002 	adc.w	r0, r3, r2
 8000d40:	bf08      	it	eq
 8000d42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d46:	4770      	bx	lr

08000d48 <Set_LED>:

uint16_t pwmData[(24*MAX_LED)+50];
uint8_t datasentflag = 0;

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	60b9      	str	r1, [r7, #8]
 8000d52:	607a      	str	r2, [r7, #4]
 8000d54:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	b2d9      	uxtb	r1, r3
 8000d5a:	4a10      	ldr	r2, [pc, #64]	; (8000d9c <Set_LED+0x54>)
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	b2d9      	uxtb	r1, r3
 8000d66:	4a0d      	ldr	r2, [pc, #52]	; (8000d9c <Set_LED+0x54>)
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	460a      	mov	r2, r1
 8000d70:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	b2d9      	uxtb	r1, r3
 8000d76:	4a09      	ldr	r2, [pc, #36]	; (8000d9c <Set_LED+0x54>)
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	4413      	add	r3, r2
 8000d7e:	460a      	mov	r2, r1
 8000d80:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2d9      	uxtb	r1, r3
 8000d86:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <Set_LED+0x54>)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	460a      	mov	r2, r1
 8000d90:	70da      	strb	r2, [r3, #3]
}
 8000d92:	bf00      	nop
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	20000028 	.word	0x20000028

08000da0 <Set_Brightness>:

#define PI 3.14159265

void Set_Brightness (int brightness)  // 0-45
{
 8000da0:	b5b0      	push	{r4, r5, r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS

	if (brightness > 45) brightness = 45;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b2d      	cmp	r3, #45	; 0x2d
 8000dac:	dd01      	ble.n	8000db2 <Set_Brightness+0x12>
 8000dae:	232d      	movs	r3, #45	; 0x2d
 8000db0:	607b      	str	r3, [r7, #4]
	for (int i=0; i<MAX_LED; i++)
 8000db2:	2300      	movs	r3, #0
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	e05f      	b.n	8000e78 <Set_Brightness+0xd8>
	{
		LED_Mod[i][0] = LED_Data[i][0];
 8000db8:	4a35      	ldr	r2, [pc, #212]	; (8000e90 <Set_Brightness+0xf0>)
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8000dc0:	4a34      	ldr	r2, [pc, #208]	; (8000e94 <Set_Brightness+0xf4>)
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j=1; j<4; j++)
 8000dc8:	2301      	movs	r3, #1
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	e04e      	b.n	8000e6c <Set_Brightness+0xcc>
		{
			float angle = 90-brightness;  // in degrees
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff ff63 	bl	8000ca0 <__aeabi_i2f>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	60fb      	str	r3, [r7, #12]
			angle = angle*PI / 180;  // in rad
 8000dde:	68f8      	ldr	r0, [r7, #12]
 8000de0:	f7ff fb1a 	bl	8000418 <__aeabi_f2d>
 8000de4:	a328      	add	r3, pc, #160	; (adr r3, 8000e88 <Set_Brightness+0xe8>)
 8000de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dea:	f7ff fb6d 	bl	80004c8 <__aeabi_dmul>
 8000dee:	4602      	mov	r2, r0
 8000df0:	460b      	mov	r3, r1
 8000df2:	4610      	mov	r0, r2
 8000df4:	4619      	mov	r1, r3
 8000df6:	f04f 0200 	mov.w	r2, #0
 8000dfa:	4b27      	ldr	r3, [pc, #156]	; (8000e98 <Set_Brightness+0xf8>)
 8000dfc:	f7ff fc8e 	bl	800071c <__aeabi_ddiv>
 8000e00:	4602      	mov	r2, r0
 8000e02:	460b      	mov	r3, r1
 8000e04:	4610      	mov	r0, r2
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff fe40 	bl	8000a8c <__aeabi_d2f>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	60fb      	str	r3, [r7, #12]
			LED_Mod[i][j] = (LED_Data[i][j])/(tan(angle));
 8000e10:	4a1f      	ldr	r2, [pc, #124]	; (8000e90 <Set_Brightness+0xf0>)
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	441a      	add	r2, r3
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fae8 	bl	80003f4 <__aeabi_i2d>
 8000e24:	4604      	mov	r4, r0
 8000e26:	460d      	mov	r5, r1
 8000e28:	68f8      	ldr	r0, [r7, #12]
 8000e2a:	f7ff faf5 	bl	8000418 <__aeabi_f2d>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	460b      	mov	r3, r1
 8000e32:	4610      	mov	r0, r2
 8000e34:	4619      	mov	r1, r3
 8000e36:	f002 ff01 	bl	8003c3c <tan>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	4620      	mov	r0, r4
 8000e40:	4629      	mov	r1, r5
 8000e42:	f7ff fc6b 	bl	800071c <__aeabi_ddiv>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f7ff fdfd 	bl	8000a4c <__aeabi_d2uiz>
 8000e52:	4603      	mov	r3, r0
 8000e54:	b2d9      	uxtb	r1, r3
 8000e56:	4a0f      	ldr	r2, [pc, #60]	; (8000e94 <Set_Brightness+0xf4>)
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	441a      	add	r2, r3
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	4413      	add	r3, r2
 8000e62:	460a      	mov	r2, r1
 8000e64:	701a      	strb	r2, [r3, #0]
		for (int j=1; j<4; j++)
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	3301      	adds	r3, #1
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	2b03      	cmp	r3, #3
 8000e70:	ddad      	ble.n	8000dce <Set_Brightness+0x2e>
	for (int i=0; i<MAX_LED; i++)
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	3301      	adds	r3, #1
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	2b04      	cmp	r3, #4
 8000e7c:	dd9c      	ble.n	8000db8 <Set_Brightness+0x18>
		}
	}

#endif

}
 8000e7e:	bf00      	nop
 8000e80:	bf00      	nop
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bdb0      	pop	{r4, r5, r7, pc}
 8000e88:	53c8d4f1 	.word	0x53c8d4f1
 8000e8c:	400921fb 	.word	0x400921fb
 8000e90:	20000028 	.word	0x20000028
 8000e94:	2000003c 	.word	0x2000003c
 8000e98:	40668000 	.word	0x40668000

08000e9c <WS2813_Send>:

void WS2813_Send (TIM_HandleTypeDef htim2)
{
 8000e9c:	b084      	sub	sp, #16
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b086      	sub	sp, #24
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	f107 0c20 	add.w	ip, r7, #32
 8000ea8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t indx=0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	e036      	b.n	8000f24 <WS2813_Send+0x88>
	{
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 8000eb6:	4a31      	ldr	r2, [pc, #196]	; (8000f7c <WS2813_Send+0xe0>)
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	4413      	add	r3, r2
 8000ebe:	785b      	ldrb	r3, [r3, #1]
 8000ec0:	041a      	lsls	r2, r3, #16
 8000ec2:	492e      	ldr	r1, [pc, #184]	; (8000f7c <WS2813_Send+0xe0>)
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	440b      	add	r3, r1
 8000eca:	789b      	ldrb	r3, [r3, #2]
 8000ecc:	021b      	lsls	r3, r3, #8
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	492a      	ldr	r1, [pc, #168]	; (8000f7c <WS2813_Send+0xe0>)
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	440b      	add	r3, r1
 8000ed8:	78db      	ldrb	r3, [r3, #3]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	607b      	str	r3, [r7, #4]
#else
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8000ede:	2317      	movs	r3, #23
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	e019      	b.n	8000f18 <WS2813_Send+0x7c>
		{
			if (color&(1<<i))
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	461a      	mov	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d005      	beq.n	8000f02 <WS2813_Send+0x66>
			{
				pwmData[indx] = 48;  // 75% of 64
 8000ef6:	4a22      	ldr	r2, [pc, #136]	; (8000f80 <WS2813_Send+0xe4>)
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	2130      	movs	r1, #48	; 0x30
 8000efc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000f00:	e004      	b.n	8000f0c <WS2813_Send+0x70>
			}

			else pwmData[indx] = 20;  // ~30% of 64
 8000f02:	4a1f      	ldr	r2, [pc, #124]	; (8000f80 <WS2813_Send+0xe4>)
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	2114      	movs	r1, #20
 8000f08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	3b01      	subs	r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	dae2      	bge.n	8000ee4 <WS2813_Send+0x48>
	for (int i= 0; i<MAX_LED; i++)
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	3301      	adds	r3, #1
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	ddc5      	ble.n	8000eb6 <WS2813_Send+0x1a>
		}

	}

	//May need to be changed
	for (int i=0; i<50; i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	e00a      	b.n	8000f46 <WS2813_Send+0xaa>
	{
		pwmData[indx] = 0;
 8000f30:	4a13      	ldr	r2, [pc, #76]	; (8000f80 <WS2813_Send+0xe4>)
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	2100      	movs	r1, #0
 8000f36:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	3301      	adds	r3, #1
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	2b31      	cmp	r3, #49	; 0x31
 8000f4a:	ddf1      	ble.n	8000f30 <WS2813_Send+0x94>
	}

	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t *)pwmData, indx);
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <WS2813_Send+0xe4>)
 8000f52:	2104      	movs	r1, #4
 8000f54:	f107 0020 	add.w	r0, r7, #32
 8000f58:	f001 feb0 	bl	8002cbc <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8000f5c:	bf00      	nop
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <WS2813_Send+0xe8>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d0fb      	beq.n	8000f5e <WS2813_Send+0xc2>
	datasentflag = 0;
 8000f66:	4b07      	ldr	r3, [pc, #28]	; (8000f84 <WS2813_Send+0xe8>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	701a      	strb	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f76:	b004      	add	sp, #16
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	2000003c 	.word	0x2000003c
 8000f80:	20000050 	.word	0x20000050
 8000f84:	200001a4 	.word	0x200001a4

08000f88 <HAL_TIM_PWM_PulseFinishedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_2);
 8000f90:	2104      	movs	r1, #4
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8000f94:	f002 f82c 	bl	8002ff0 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001fc 	.word	0x200001fc
 8000fac:	200001a4 	.word	0x200001a4

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fb2:	b091      	sub	sp, #68	; 0x44
 8000fb4:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb6:	f000 fafb 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fba:	f000 f86b 	bl	8001094 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbe:	f000 f977 	bl	80012b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc2:	f000 f957 	bl	8001274 <MX_DMA_Init>
  MX_I2C1_Init();
 8000fc6:	f000 f8a7 	bl	8001118 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000fca:	f000 f8d3 	bl	8001174 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Set_LED(0, 255, 0, 0);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	21ff      	movs	r1, #255	; 0xff
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f7ff feb7 	bl	8000d48 <Set_LED>
  Set_LED(1, 0, 255, 0);
 8000fda:	2300      	movs	r3, #0
 8000fdc:	22ff      	movs	r2, #255	; 0xff
 8000fde:	2100      	movs	r1, #0
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff feb1 	bl	8000d48 <Set_LED>
  Set_LED(2, 0, 0, 255);
 8000fe6:	23ff      	movs	r3, #255	; 0xff
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2100      	movs	r1, #0
 8000fec:	2002      	movs	r0, #2
 8000fee:	f7ff feab 	bl	8000d48 <Set_LED>

  Set_LED(3, 46, 89, 128);
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	2259      	movs	r2, #89	; 0x59
 8000ff6:	212e      	movs	r1, #46	; 0x2e
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	f7ff fea5 	bl	8000d48 <Set_LED>

  Set_LED(4, 156, 233, 100);
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	22e9      	movs	r2, #233	; 0xe9
 8001002:	219c      	movs	r1, #156	; 0x9c
 8001004:	2004      	movs	r0, #4
 8001006:	f7ff fe9f 	bl	8000d48 <Set_LED>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  for (int i=0; i<46; i++)
 800100a:	2300      	movs	r3, #0
 800100c:	607b      	str	r3, [r7, #4]
 800100e:	e01a      	b.n	8001046 <main+0x96>
	  {
		  Set_Brightness(i);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff fec5 	bl	8000da0 <Set_Brightness>
		  WS2813_Send(htim2);
 8001016:	4e1e      	ldr	r6, [pc, #120]	; (8001090 <main+0xe0>)
 8001018:	466d      	mov	r5, sp
 800101a:	f106 0410 	add.w	r4, r6, #16
 800101e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001020:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001022:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001024:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001026:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001028:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800102a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800102e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001032:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001036:	f7ff ff31 	bl	8000e9c <WS2813_Send>
		  HAL_Delay (50);
 800103a:	2032      	movs	r0, #50	; 0x32
 800103c:	f000 fb1a 	bl	8001674 <HAL_Delay>
	  for (int i=0; i<46; i++)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3301      	adds	r3, #1
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b2d      	cmp	r3, #45	; 0x2d
 800104a:	dde1      	ble.n	8001010 <main+0x60>
	  }

	  for (int i=45; i>=0; i--)
 800104c:	232d      	movs	r3, #45	; 0x2d
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	e01a      	b.n	8001088 <main+0xd8>
	  {
		  Set_Brightness(i);
 8001052:	6838      	ldr	r0, [r7, #0]
 8001054:	f7ff fea4 	bl	8000da0 <Set_Brightness>
		  WS2813_Send(htim2);
 8001058:	4e0d      	ldr	r6, [pc, #52]	; (8001090 <main+0xe0>)
 800105a:	466d      	mov	r5, sp
 800105c:	f106 0410 	add.w	r4, r6, #16
 8001060:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001062:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001064:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001066:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001068:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800106a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800106c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001070:	e885 0003 	stmia.w	r5, {r0, r1}
 8001074:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001078:	f7ff ff10 	bl	8000e9c <WS2813_Send>
		  HAL_Delay (50);
 800107c:	2032      	movs	r0, #50	; 0x32
 800107e:	f000 faf9 	bl	8001674 <HAL_Delay>
	  for (int i=45; i>=0; i--)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	3b01      	subs	r3, #1
 8001086:	603b      	str	r3, [r7, #0]
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	dae1      	bge.n	8001052 <main+0xa2>
	  for (int i=0; i<46; i++)
 800108e:	e7bc      	b.n	800100a <main+0x5a>
 8001090:	200001fc 	.word	0x200001fc

08001094 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b090      	sub	sp, #64	; 0x40
 8001098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109a:	f107 0318 	add.w	r3, r7, #24
 800109e:	2228      	movs	r2, #40	; 0x28
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f003 fe52 	bl	8004d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a8:	1d3b      	adds	r3, r7, #4
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	605a      	str	r2, [r3, #4]
 80010b0:	609a      	str	r2, [r3, #8]
 80010b2:	60da      	str	r2, [r3, #12]
 80010b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010b6:	2302      	movs	r3, #2
 80010b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ba:	2301      	movs	r3, #1
 80010bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010be:	2310      	movs	r3, #16
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c2:	2302      	movs	r3, #2
 80010c4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80010c6:	2300      	movs	r3, #0
 80010c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80010ca:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80010ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d0:	f107 0318 	add.w	r3, r7, #24
 80010d4:	4618      	mov	r0, r3
 80010d6:	f001 f943 	bl	8002360 <HAL_RCC_OscConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80010e0:	f000 f924 	bl	800132c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e4:	230f      	movs	r3, #15
 80010e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e8:	2302      	movs	r3, #2
 80010ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2102      	movs	r1, #2
 80010fe:	4618      	mov	r0, r3
 8001100:	f001 fbb0 	bl	8002864 <HAL_RCC_ClockConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800110a:	f000 f90f 	bl	800132c <Error_Handler>
  }
}
 800110e:	bf00      	nop
 8001110:	3740      	adds	r7, #64	; 0x40
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
	...

08001118 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <MX_I2C1_Init+0x50>)
 800111e:	4a13      	ldr	r2, [pc, #76]	; (800116c <MX_I2C1_Init+0x54>)
 8001120:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MX_I2C1_Init+0x50>)
 8001124:	4a12      	ldr	r2, [pc, #72]	; (8001170 <MX_I2C1_Init+0x58>)
 8001126:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001128:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_I2C1_Init+0x50>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800112e:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_I2C1_Init+0x50>)
 8001130:	2200      	movs	r2, #0
 8001132:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <MX_I2C1_Init+0x50>)
 8001136:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800113a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <MX_I2C1_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_I2C1_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <MX_I2C1_Init+0x50>)
 800114a:	2200      	movs	r2, #0
 800114c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_I2C1_Init+0x50>)
 8001150:	2200      	movs	r2, #0
 8001152:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001154:	4804      	ldr	r0, [pc, #16]	; (8001168 <MX_I2C1_Init+0x50>)
 8001156:	f000 ffbf 	bl	80020d8 <HAL_I2C_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001160:	f000 f8e4 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200001a8 	.word	0x200001a8
 800116c:	40005400 	.word	0x40005400
 8001170:	000186a0 	.word	0x000186a0

08001174 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08e      	sub	sp, #56	; 0x38
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800117a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001188:	f107 0320 	add.w	r3, r7, #32
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
 80011a0:	615a      	str	r2, [r3, #20]
 80011a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011a4:	4b32      	ldr	r3, [pc, #200]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011ac:	4b30      	ldr	r3, [pc, #192]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b2:	4b2f      	ldr	r3, [pc, #188]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64-1;
 80011b8:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011ba:	223f      	movs	r2, #63	; 0x3f
 80011bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011be:	4b2c      	ldr	r3, [pc, #176]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c4:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011ca:	4829      	ldr	r0, [pc, #164]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011cc:	f001 fcce 	bl	8002b6c <HAL_TIM_Base_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80011d6:	f000 f8a9 	bl	800132c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011e4:	4619      	mov	r1, r3
 80011e6:	4822      	ldr	r0, [pc, #136]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011e8:	f002 f87e 	bl	80032e8 <HAL_TIM_ConfigClockSource>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80011f2:	f000 f89b 	bl	800132c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011f6:	481e      	ldr	r0, [pc, #120]	; (8001270 <MX_TIM2_Init+0xfc>)
 80011f8:	f001 fd07 	bl	8002c0a <HAL_TIM_PWM_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001202:	f000 f893 	bl	800132c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800120a:	2300      	movs	r3, #0
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800120e:	f107 0320 	add.w	r3, r7, #32
 8001212:	4619      	mov	r1, r3
 8001214:	4816      	ldr	r0, [pc, #88]	; (8001270 <MX_TIM2_Init+0xfc>)
 8001216:	f002 fcb3 	bl	8003b80 <HAL_TIMEx_MasterConfigSynchronization>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001220:	f000 f884 	bl	800132c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001224:	2360      	movs	r3, #96	; 0x60
 8001226:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	2200      	movs	r2, #0
 8001238:	4619      	mov	r1, r3
 800123a:	480d      	ldr	r0, [pc, #52]	; (8001270 <MX_TIM2_Init+0xfc>)
 800123c:	f001 ff96 	bl	800316c <HAL_TIM_PWM_ConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001246:	f000 f871 	bl	800132c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	2204      	movs	r2, #4
 800124e:	4619      	mov	r1, r3
 8001250:	4807      	ldr	r0, [pc, #28]	; (8001270 <MX_TIM2_Init+0xfc>)
 8001252:	f001 ff8b 	bl	800316c <HAL_TIM_PWM_ConfigChannel>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800125c:	f000 f866 	bl	800132c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001260:	4803      	ldr	r0, [pc, #12]	; (8001270 <MX_TIM2_Init+0xfc>)
 8001262:	f000 f917 	bl	8001494 <HAL_TIM_MspPostInit>

}
 8001266:	bf00      	nop
 8001268:	3738      	adds	r7, #56	; 0x38
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200001fc 	.word	0x200001fc

08001274 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800127a:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <MX_DMA_Init+0x38>)
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <MX_DMA_Init+0x38>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6153      	str	r3, [r2, #20]
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <MX_DMA_Init+0x38>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	2011      	movs	r0, #17
 8001298:	f000 fae7 	bl	800186a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800129c:	2011      	movs	r0, #17
 800129e:	f000 fb00 	bl	80018a2 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c4:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_GPIO_Init+0x74>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a16      	ldr	r2, [pc, #88]	; (8001324 <MX_GPIO_Init+0x74>)
 80012ca:	f043 0304 	orr.w	r3, r3, #4
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b14      	ldr	r3, [pc, #80]	; (8001324 <MX_GPIO_Init+0x74>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012dc:	4b11      	ldr	r3, [pc, #68]	; (8001324 <MX_GPIO_Init+0x74>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a10      	ldr	r2, [pc, #64]	; (8001324 <MX_GPIO_Init+0x74>)
 80012e2:	f043 0308 	orr.w	r3, r3, #8
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <MX_GPIO_Init+0x74>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f003 0308 	and.w	r3, r3, #8
 80012f0:	603b      	str	r3, [r7, #0]
 80012f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80012f4:	2200      	movs	r2, #0
 80012f6:	213c      	movs	r1, #60	; 0x3c
 80012f8:	480b      	ldr	r0, [pc, #44]	; (8001328 <MX_GPIO_Init+0x78>)
 80012fa:	f000 fed5 	bl	80020a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80012fe:	233c      	movs	r3, #60	; 0x3c
 8001300:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001302:	2301      	movs	r3, #1
 8001304:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130a:	2302      	movs	r3, #2
 800130c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	4619      	mov	r1, r3
 8001314:	4804      	ldr	r0, [pc, #16]	; (8001328 <MX_GPIO_Init+0x78>)
 8001316:	f000 fd43 	bl	8001da0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800131a:	bf00      	nop
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000
 8001328:	40010800 	.word	0x40010800

0800132c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001330:	b672      	cpsid	i
}
 8001332:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001334:	e7fe      	b.n	8001334 <Error_Handler+0x8>
	...

08001338 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800133e:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <HAL_MspInit+0x40>)
 8001340:	699b      	ldr	r3, [r3, #24]
 8001342:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <HAL_MspInit+0x40>)
 8001344:	f043 0301 	orr.w	r3, r3, #1
 8001348:	6193      	str	r3, [r2, #24]
 800134a:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <HAL_MspInit+0x40>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	607b      	str	r3, [r7, #4]
 8001354:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <HAL_MspInit+0x40>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a07      	ldr	r2, [pc, #28]	; (8001378 <HAL_MspInit+0x40>)
 800135c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001360:	61d3      	str	r3, [r2, #28]
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <HAL_MspInit+0x40>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	603b      	str	r3, [r7, #0]
 800136c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr
 8001378:	40021000 	.word	0x40021000

0800137c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b088      	sub	sp, #32
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a15      	ldr	r2, [pc, #84]	; (80013ec <HAL_I2C_MspInit+0x70>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d123      	bne.n	80013e4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	4a13      	ldr	r2, [pc, #76]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 80013a2:	f043 0308 	orr.w	r3, r3, #8
 80013a6:	6193      	str	r3, [r2, #24]
 80013a8:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f003 0308 	and.w	r3, r3, #8
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013b4:	23c0      	movs	r3, #192	; 0xc0
 80013b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013b8:	2312      	movs	r3, #18
 80013ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013bc:	2303      	movs	r3, #3
 80013be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c0:	f107 0310 	add.w	r3, r7, #16
 80013c4:	4619      	mov	r1, r3
 80013c6:	480b      	ldr	r0, [pc, #44]	; (80013f4 <HAL_I2C_MspInit+0x78>)
 80013c8:	f000 fcea 	bl	8001da0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013cc:	4b08      	ldr	r3, [pc, #32]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	4a07      	ldr	r2, [pc, #28]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 80013d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013d6:	61d3      	str	r3, [r2, #28]
 80013d8:	4b05      	ldr	r3, [pc, #20]	; (80013f0 <HAL_I2C_MspInit+0x74>)
 80013da:	69db      	ldr	r3, [r3, #28]
 80013dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013e4:	bf00      	nop
 80013e6:	3720      	adds	r7, #32
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	40005400 	.word	0x40005400
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010c00 	.word	0x40010c00

080013f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001408:	d139      	bne.n	800147e <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800140a:	4b1f      	ldr	r3, [pc, #124]	; (8001488 <HAL_TIM_Base_MspInit+0x90>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	4a1e      	ldr	r2, [pc, #120]	; (8001488 <HAL_TIM_Base_MspInit+0x90>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	61d3      	str	r3, [r2, #28]
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <HAL_TIM_Base_MspInit+0x90>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8001422:	4b1a      	ldr	r3, [pc, #104]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001424:	4a1a      	ldr	r2, [pc, #104]	; (8001490 <HAL_TIM_Base_MspInit+0x98>)
 8001426:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001428:	4b18      	ldr	r3, [pc, #96]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800142a:	2210      	movs	r2, #16
 800142c:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001434:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001436:	2280      	movs	r2, #128	; 0x80
 8001438:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800143c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001440:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001442:	4b12      	ldr	r3, [pc, #72]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001444:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001448:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 800144a:	4b10      	ldr	r3, [pc, #64]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800144c:	2200      	movs	r2, #0
 800144e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8001450:	4b0e      	ldr	r3, [pc, #56]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001452:	2200      	movs	r2, #0
 8001454:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8001456:	480d      	ldr	r0, [pc, #52]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001458:	f000 fa3e 	bl	80018d8 <HAL_DMA_Init>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001462:	f7ff ff63 	bl	800132c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a08      	ldr	r2, [pc, #32]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800146a:	629a      	str	r2, [r3, #40]	; 0x28
 800146c:	4a07      	ldr	r2, [pc, #28]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4a05      	ldr	r2, [pc, #20]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
 8001478:	4a04      	ldr	r2, [pc, #16]	; (800148c <HAL_TIM_Base_MspInit+0x94>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
 800148c:	20000244 	.word	0x20000244
 8001490:	40020080 	.word	0x40020080

08001494 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014b2:	d117      	bne.n	80014e4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b4:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <HAL_TIM_MspPostInit+0x58>)
 80014b6:	699b      	ldr	r3, [r3, #24]
 80014b8:	4a0c      	ldr	r2, [pc, #48]	; (80014ec <HAL_TIM_MspPostInit+0x58>)
 80014ba:	f043 0304 	orr.w	r3, r3, #4
 80014be:	6193      	str	r3, [r2, #24]
 80014c0:	4b0a      	ldr	r3, [pc, #40]	; (80014ec <HAL_TIM_MspPostInit+0x58>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f003 0304 	and.w	r3, r3, #4
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014cc:	2303      	movs	r3, #3
 80014ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d0:	2302      	movs	r3, #2
 80014d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d4:	2302      	movs	r3, #2
 80014d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d8:	f107 0310 	add.w	r3, r7, #16
 80014dc:	4619      	mov	r1, r3
 80014de:	4804      	ldr	r0, [pc, #16]	; (80014f0 <HAL_TIM_MspPostInit+0x5c>)
 80014e0:	f000 fc5e 	bl	8001da0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014e4:	bf00      	nop
 80014e6:	3720      	adds	r7, #32
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40010800 	.word	0x40010800

080014f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <NMI_Handler+0x4>

080014fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fe:	e7fe      	b.n	80014fe <HardFault_Handler+0x4>

08001500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001504:	e7fe      	b.n	8001504 <MemManage_Handler+0x4>

08001506 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150a:	e7fe      	b.n	800150a <BusFault_Handler+0x4>

0800150c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001510:	e7fe      	b.n	8001510 <UsageFault_Handler+0x4>

08001512 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr

0800151e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800151e:	b480      	push	{r7}
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr

0800152a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	bc80      	pop	{r7}
 8001534:	4770      	bx	lr

08001536 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800153a:	f000 f87f 	bl	800163c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8001548:	4802      	ldr	r0, [pc, #8]	; (8001554 <DMA1_Channel7_IRQHandler+0x10>)
 800154a:	f000 faf5 	bl	8001b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	20000244 	.word	0x20000244

08001558 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001564:	480c      	ldr	r0, [pc, #48]	; (8001598 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001566:	490d      	ldr	r1, [pc, #52]	; (800159c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001568:	4a0d      	ldr	r2, [pc, #52]	; (80015a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800156a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800156c:	e002      	b.n	8001574 <LoopCopyDataInit>

0800156e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001572:	3304      	adds	r3, #4

08001574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001578:	d3f9      	bcc.n	800156e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800157c:	4c0a      	ldr	r4, [pc, #40]	; (80015a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001580:	e001      	b.n	8001586 <LoopFillZerobss>

08001582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001584:	3204      	adds	r2, #4

08001586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001588:	d3fb      	bcc.n	8001582 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800158a:	f7ff ffe5 	bl	8001558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800158e:	f003 fbb9 	bl	8004d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001592:	f7ff fd0d 	bl	8000fb0 <main>
  bx lr
 8001596:	4770      	bx	lr
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015a0:	08004f80 	.word	0x08004f80
  ldr r2, =_sbss
 80015a4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015a8:	2000028c 	.word	0x2000028c

080015ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_2_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_Init+0x28>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_Init+0x28>)
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c0:	2003      	movs	r0, #3
 80015c2:	f000 f947 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015c6:	200f      	movs	r0, #15
 80015c8:	f000 f808 	bl	80015dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015cc:	f7ff feb4 	bl	8001338 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40022000 	.word	0x40022000

080015dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <HAL_InitTick+0x54>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_InitTick+0x58>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f95f 	bl	80018be <HAL_SYSTICK_Config>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e00e      	b.n	8001628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d80a      	bhi.n	8001626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f000 f927 	bl	800186a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800161c:	4a06      	ldr	r2, [pc, #24]	; (8001638 <HAL_InitTick+0x5c>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e000      	b.n	8001628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000000 	.word	0x20000000
 8001634:	20000008 	.word	0x20000008
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_IncTick+0x1c>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <HAL_IncTick+0x20>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a03      	ldr	r2, [pc, #12]	; (800165c <HAL_IncTick+0x20>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	20000008 	.word	0x20000008
 800165c:	20000288 	.word	0x20000288

08001660 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return uwTick;
 8001664:	4b02      	ldr	r3, [pc, #8]	; (8001670 <HAL_GetTick+0x10>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	20000288 	.word	0x20000288

08001674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff fff0 	bl	8001660 <HAL_GetTick>
 8001680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800168c:	d005      	beq.n	800169a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <HAL_Delay+0x44>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800169a:	bf00      	nop
 800169c:	f7ff ffe0 	bl	8001660 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d8f7      	bhi.n	800169c <HAL_Delay+0x28>
  {
  }
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000008 	.word	0x20000008

080016bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d8:	4013      	ands	r3, r2
 80016da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ee:	4a04      	ldr	r2, [pc, #16]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	60d3      	str	r3, [r2, #12]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <__NVIC_GetPriorityGrouping+0x18>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 0307 	and.w	r3, r3, #7
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	2b00      	cmp	r3, #0
 8001730:	db0b      	blt.n	800174a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	f003 021f 	and.w	r2, r3, #31
 8001738:	4906      	ldr	r1, [pc, #24]	; (8001754 <__NVIC_EnableIRQ+0x34>)
 800173a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173e:	095b      	lsrs	r3, r3, #5
 8001740:	2001      	movs	r0, #1
 8001742:	fa00 f202 	lsl.w	r2, r0, r2
 8001746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	bc80      	pop	{r7}
 8001752:	4770      	bx	lr
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	db0a      	blt.n	8001782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	b2da      	uxtb	r2, r3
 8001770:	490c      	ldr	r1, [pc, #48]	; (80017a4 <__NVIC_SetPriority+0x4c>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	440b      	add	r3, r1
 800177c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001780:	e00a      	b.n	8001798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4908      	ldr	r1, [pc, #32]	; (80017a8 <__NVIC_SetPriority+0x50>)
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	3b04      	subs	r3, #4
 8001790:	0112      	lsls	r2, r2, #4
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	440b      	add	r3, r1
 8001796:	761a      	strb	r2, [r3, #24]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	; 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f1c3 0307 	rsb	r3, r3, #7
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	bf28      	it	cs
 80017ca:	2304      	movcs	r3, #4
 80017cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3304      	adds	r3, #4
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d902      	bls.n	80017dc <NVIC_EncodePriority+0x30>
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3b03      	subs	r3, #3
 80017da:	e000      	b.n	80017de <NVIC_EncodePriority+0x32>
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	f04f 32ff 	mov.w	r2, #4294967295
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43da      	mvns	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	401a      	ands	r2, r3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43d9      	mvns	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	4313      	orrs	r3, r2
         );
}
 8001806:	4618      	mov	r0, r3
 8001808:	3724      	adds	r7, #36	; 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3b01      	subs	r3, #1
 800181c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001820:	d301      	bcc.n	8001826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001822:	2301      	movs	r3, #1
 8001824:	e00f      	b.n	8001846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <SysTick_Config+0x40>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182e:	210f      	movs	r1, #15
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f7ff ff90 	bl	8001758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <SysTick_Config+0x40>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <SysTick_Config+0x40>)
 8001840:	2207      	movs	r2, #7
 8001842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010

08001854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff2d 	bl	80016bc <__NVIC_SetPriorityGrouping>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800187c:	f7ff ff42 	bl	8001704 <__NVIC_GetPriorityGrouping>
 8001880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f7ff ff90 	bl	80017ac <NVIC_EncodePriority>
 800188c:	4602      	mov	r2, r0
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff5f 	bl	8001758 <__NVIC_SetPriority>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff35 	bl	8001720 <__NVIC_EnableIRQ>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ffa2 	bl	8001810 <SysTick_Config>
 80018cc:	4603      	mov	r3, r0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e043      	b.n	8001976 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4b22      	ldr	r3, [pc, #136]	; (8001980 <HAL_DMA_Init+0xa8>)
 80018f6:	4413      	add	r3, r2
 80018f8:	4a22      	ldr	r2, [pc, #136]	; (8001984 <HAL_DMA_Init+0xac>)
 80018fa:	fba2 2303 	umull	r2, r3, r2, r3
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	009a      	lsls	r2, r3, #2
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a1f      	ldr	r2, [pc, #124]	; (8001988 <HAL_DMA_Init+0xb0>)
 800190a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2202      	movs	r2, #2
 8001910:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001922:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001926:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001930:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800193c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	695b      	ldr	r3, [r3, #20]
 8001942:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001948:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	4313      	orrs	r3, r2
 8001954:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	68fa      	ldr	r2, [r7, #12]
 800195c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr
 8001980:	bffdfff8 	.word	0xbffdfff8
 8001984:	cccccccd 	.word	0xcccccccd
 8001988:	40020000 	.word	0x40020000

0800198c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
 8001998:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800199a:	2300      	movs	r3, #0
 800199c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d101      	bne.n	80019ac <HAL_DMA_Start_IT+0x20>
 80019a8:	2302      	movs	r3, #2
 80019aa:	e04a      	b.n	8001a42 <HAL_DMA_Start_IT+0xb6>
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d13a      	bne.n	8001a34 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2202      	movs	r2, #2
 80019c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0201 	bic.w	r2, r2, #1
 80019da:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	68b9      	ldr	r1, [r7, #8]
 80019e2:	68f8      	ldr	r0, [r7, #12]
 80019e4:	f000 f9ae 	bl	8001d44 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d008      	beq.n	8001a02 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 020e 	orr.w	r2, r2, #14
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	e00f      	b.n	8001a22 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 0204 	bic.w	r2, r2, #4
 8001a10:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f042 020a 	orr.w	r2, r2, #10
 8001a20:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f042 0201 	orr.w	r2, r2, #1
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	e005      	b.n	8001a40 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a54:	2300      	movs	r3, #0
 8001a56:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d005      	beq.n	8001a6e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2204      	movs	r2, #4
 8001a66:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	73fb      	strb	r3, [r7, #15]
 8001a6c:	e051      	b.n	8001b12 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f022 020e 	bic.w	r2, r2, #14
 8001a7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f022 0201 	bic.w	r2, r2, #1
 8001a8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <HAL_DMA_Abort_IT+0xd0>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d029      	beq.n	8001aec <HAL_DMA_Abort_IT+0xa0>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a20      	ldr	r2, [pc, #128]	; (8001b20 <HAL_DMA_Abort_IT+0xd4>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d022      	beq.n	8001ae8 <HAL_DMA_Abort_IT+0x9c>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a1f      	ldr	r2, [pc, #124]	; (8001b24 <HAL_DMA_Abort_IT+0xd8>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d01a      	beq.n	8001ae2 <HAL_DMA_Abort_IT+0x96>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a1d      	ldr	r2, [pc, #116]	; (8001b28 <HAL_DMA_Abort_IT+0xdc>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d012      	beq.n	8001adc <HAL_DMA_Abort_IT+0x90>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a1c      	ldr	r2, [pc, #112]	; (8001b2c <HAL_DMA_Abort_IT+0xe0>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d00a      	beq.n	8001ad6 <HAL_DMA_Abort_IT+0x8a>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a1a      	ldr	r2, [pc, #104]	; (8001b30 <HAL_DMA_Abort_IT+0xe4>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d102      	bne.n	8001ad0 <HAL_DMA_Abort_IT+0x84>
 8001aca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ace:	e00e      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001ad0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ad4:	e00b      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001ad6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ada:	e008      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae0:	e005      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001ae2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ae6:	e002      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001ae8:	2310      	movs	r3, #16
 8001aea:	e000      	b.n	8001aee <HAL_DMA_Abort_IT+0xa2>
 8001aec:	2301      	movs	r3, #1
 8001aee:	4a11      	ldr	r2, [pc, #68]	; (8001b34 <HAL_DMA_Abort_IT+0xe8>)
 8001af0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	4798      	blx	r3
    } 
  }
  return status;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3710      	adds	r7, #16
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40020008 	.word	0x40020008
 8001b20:	4002001c 	.word	0x4002001c
 8001b24:	40020030 	.word	0x40020030
 8001b28:	40020044 	.word	0x40020044
 8001b2c:	40020058 	.word	0x40020058
 8001b30:	4002006c 	.word	0x4002006c
 8001b34:	40020000 	.word	0x40020000

08001b38 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	2204      	movs	r2, #4
 8001b56:	409a      	lsls	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d04f      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xc8>
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d04a      	beq.n	8001c00 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0320 	and.w	r3, r3, #32
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d107      	bne.n	8001b88 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0204 	bic.w	r2, r2, #4
 8001b86:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a66      	ldr	r2, [pc, #408]	; (8001d28 <HAL_DMA_IRQHandler+0x1f0>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d029      	beq.n	8001be6 <HAL_DMA_IRQHandler+0xae>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a65      	ldr	r2, [pc, #404]	; (8001d2c <HAL_DMA_IRQHandler+0x1f4>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d022      	beq.n	8001be2 <HAL_DMA_IRQHandler+0xaa>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a63      	ldr	r2, [pc, #396]	; (8001d30 <HAL_DMA_IRQHandler+0x1f8>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d01a      	beq.n	8001bdc <HAL_DMA_IRQHandler+0xa4>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a62      	ldr	r2, [pc, #392]	; (8001d34 <HAL_DMA_IRQHandler+0x1fc>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d012      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x9e>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a60      	ldr	r2, [pc, #384]	; (8001d38 <HAL_DMA_IRQHandler+0x200>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d00a      	beq.n	8001bd0 <HAL_DMA_IRQHandler+0x98>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a5f      	ldr	r2, [pc, #380]	; (8001d3c <HAL_DMA_IRQHandler+0x204>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d102      	bne.n	8001bca <HAL_DMA_IRQHandler+0x92>
 8001bc4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bc8:	e00e      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001bca:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001bce:	e00b      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001bd0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001bd4:	e008      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001bd6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bda:	e005      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001bdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001be0:	e002      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001be2:	2340      	movs	r3, #64	; 0x40
 8001be4:	e000      	b.n	8001be8 <HAL_DMA_IRQHandler+0xb0>
 8001be6:	2304      	movs	r3, #4
 8001be8:	4a55      	ldr	r2, [pc, #340]	; (8001d40 <HAL_DMA_IRQHandler+0x208>)
 8001bea:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f000 8094 	beq.w	8001d1e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bfe:	e08e      	b.n	8001d1e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	2202      	movs	r2, #2
 8001c06:	409a      	lsls	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d056      	beq.n	8001cbe <HAL_DMA_IRQHandler+0x186>
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d051      	beq.n	8001cbe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0320 	and.w	r3, r3, #32
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d10b      	bne.n	8001c40 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f022 020a 	bic.w	r2, r2, #10
 8001c36:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a38      	ldr	r2, [pc, #224]	; (8001d28 <HAL_DMA_IRQHandler+0x1f0>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d029      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x166>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a37      	ldr	r2, [pc, #220]	; (8001d2c <HAL_DMA_IRQHandler+0x1f4>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d022      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x162>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a35      	ldr	r2, [pc, #212]	; (8001d30 <HAL_DMA_IRQHandler+0x1f8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d01a      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x15c>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a34      	ldr	r2, [pc, #208]	; (8001d34 <HAL_DMA_IRQHandler+0x1fc>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d012      	beq.n	8001c8e <HAL_DMA_IRQHandler+0x156>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a32      	ldr	r2, [pc, #200]	; (8001d38 <HAL_DMA_IRQHandler+0x200>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d00a      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x150>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a31      	ldr	r2, [pc, #196]	; (8001d3c <HAL_DMA_IRQHandler+0x204>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d102      	bne.n	8001c82 <HAL_DMA_IRQHandler+0x14a>
 8001c7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c80:	e00e      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c86:	e00b      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c8c:	e008      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c92:	e005      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c98:	e002      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c9a:	2320      	movs	r3, #32
 8001c9c:	e000      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x168>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	4a27      	ldr	r2, [pc, #156]	; (8001d40 <HAL_DMA_IRQHandler+0x208>)
 8001ca2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d034      	beq.n	8001d1e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001cbc:	e02f      	b.n	8001d1e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	2208      	movs	r2, #8
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d028      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x1e8>
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d023      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 020e 	bic.w	r2, r2, #14
 8001ce6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cf6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2201      	movs	r2, #1
 8001d02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d004      	beq.n	8001d20 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	4798      	blx	r3
    }
  }
  return;
 8001d1e:	bf00      	nop
 8001d20:	bf00      	nop
}
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40020008 	.word	0x40020008
 8001d2c:	4002001c 	.word	0x4002001c
 8001d30:	40020030 	.word	0x40020030
 8001d34:	40020044 	.word	0x40020044
 8001d38:	40020058 	.word	0x40020058
 8001d3c:	4002006c 	.word	0x4002006c
 8001d40:	40020000 	.word	0x40020000

08001d44 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
 8001d50:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b10      	cmp	r3, #16
 8001d70:	d108      	bne.n	8001d84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d82:	e007      	b.n	8001d94 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	68ba      	ldr	r2, [r7, #8]
 8001d8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	60da      	str	r2, [r3, #12]
}
 8001d94:	bf00      	nop
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr
	...

08001da0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b08b      	sub	sp, #44	; 0x2c
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db2:	e169      	b.n	8002088 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001db4:	2201      	movs	r2, #1
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	f040 8158 	bne.w	8002082 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	4a9a      	ldr	r2, [pc, #616]	; (8002040 <HAL_GPIO_Init+0x2a0>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d05e      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
 8001ddc:	4a98      	ldr	r2, [pc, #608]	; (8002040 <HAL_GPIO_Init+0x2a0>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d875      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001de2:	4a98      	ldr	r2, [pc, #608]	; (8002044 <HAL_GPIO_Init+0x2a4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d058      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
 8001de8:	4a96      	ldr	r2, [pc, #600]	; (8002044 <HAL_GPIO_Init+0x2a4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d86f      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001dee:	4a96      	ldr	r2, [pc, #600]	; (8002048 <HAL_GPIO_Init+0x2a8>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d052      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
 8001df4:	4a94      	ldr	r2, [pc, #592]	; (8002048 <HAL_GPIO_Init+0x2a8>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d869      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001dfa:	4a94      	ldr	r2, [pc, #592]	; (800204c <HAL_GPIO_Init+0x2ac>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d04c      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
 8001e00:	4a92      	ldr	r2, [pc, #584]	; (800204c <HAL_GPIO_Init+0x2ac>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d863      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001e06:	4a92      	ldr	r2, [pc, #584]	; (8002050 <HAL_GPIO_Init+0x2b0>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d046      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
 8001e0c:	4a90      	ldr	r2, [pc, #576]	; (8002050 <HAL_GPIO_Init+0x2b0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d85d      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001e12:	2b12      	cmp	r3, #18
 8001e14:	d82a      	bhi.n	8001e6c <HAL_GPIO_Init+0xcc>
 8001e16:	2b12      	cmp	r3, #18
 8001e18:	d859      	bhi.n	8001ece <HAL_GPIO_Init+0x12e>
 8001e1a:	a201      	add	r2, pc, #4	; (adr r2, 8001e20 <HAL_GPIO_Init+0x80>)
 8001e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e20:	08001e9b 	.word	0x08001e9b
 8001e24:	08001e75 	.word	0x08001e75
 8001e28:	08001e87 	.word	0x08001e87
 8001e2c:	08001ec9 	.word	0x08001ec9
 8001e30:	08001ecf 	.word	0x08001ecf
 8001e34:	08001ecf 	.word	0x08001ecf
 8001e38:	08001ecf 	.word	0x08001ecf
 8001e3c:	08001ecf 	.word	0x08001ecf
 8001e40:	08001ecf 	.word	0x08001ecf
 8001e44:	08001ecf 	.word	0x08001ecf
 8001e48:	08001ecf 	.word	0x08001ecf
 8001e4c:	08001ecf 	.word	0x08001ecf
 8001e50:	08001ecf 	.word	0x08001ecf
 8001e54:	08001ecf 	.word	0x08001ecf
 8001e58:	08001ecf 	.word	0x08001ecf
 8001e5c:	08001ecf 	.word	0x08001ecf
 8001e60:	08001ecf 	.word	0x08001ecf
 8001e64:	08001e7d 	.word	0x08001e7d
 8001e68:	08001e91 	.word	0x08001e91
 8001e6c:	4a79      	ldr	r2, [pc, #484]	; (8002054 <HAL_GPIO_Init+0x2b4>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d013      	beq.n	8001e9a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e72:	e02c      	b.n	8001ece <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	623b      	str	r3, [r7, #32]
          break;
 8001e7a:	e029      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	3304      	adds	r3, #4
 8001e82:	623b      	str	r3, [r7, #32]
          break;
 8001e84:	e024      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	3308      	adds	r3, #8
 8001e8c:	623b      	str	r3, [r7, #32]
          break;
 8001e8e:	e01f      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	330c      	adds	r3, #12
 8001e96:	623b      	str	r3, [r7, #32]
          break;
 8001e98:	e01a      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d102      	bne.n	8001ea8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	623b      	str	r3, [r7, #32]
          break;
 8001ea6:	e013      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d105      	bne.n	8001ebc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001eb0:	2308      	movs	r3, #8
 8001eb2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	69fa      	ldr	r2, [r7, #28]
 8001eb8:	611a      	str	r2, [r3, #16]
          break;
 8001eba:	e009      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ebc:	2308      	movs	r3, #8
 8001ebe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	69fa      	ldr	r2, [r7, #28]
 8001ec4:	615a      	str	r2, [r3, #20]
          break;
 8001ec6:	e003      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	623b      	str	r3, [r7, #32]
          break;
 8001ecc:	e000      	b.n	8001ed0 <HAL_GPIO_Init+0x130>
          break;
 8001ece:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	2bff      	cmp	r3, #255	; 0xff
 8001ed4:	d801      	bhi.n	8001eda <HAL_GPIO_Init+0x13a>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	e001      	b.n	8001ede <HAL_GPIO_Init+0x13e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3304      	adds	r3, #4
 8001ede:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	2bff      	cmp	r3, #255	; 0xff
 8001ee4:	d802      	bhi.n	8001eec <HAL_GPIO_Init+0x14c>
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	e002      	b.n	8001ef2 <HAL_GPIO_Init+0x152>
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	3b08      	subs	r3, #8
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	210f      	movs	r1, #15
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	fa01 f303 	lsl.w	r3, r1, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	401a      	ands	r2, r3
 8001f04:	6a39      	ldr	r1, [r7, #32]
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0c:	431a      	orrs	r2, r3
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80b1 	beq.w	8002082 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f20:	4b4d      	ldr	r3, [pc, #308]	; (8002058 <HAL_GPIO_Init+0x2b8>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	4a4c      	ldr	r2, [pc, #304]	; (8002058 <HAL_GPIO_Init+0x2b8>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6193      	str	r3, [r2, #24]
 8001f2c:	4b4a      	ldr	r3, [pc, #296]	; (8002058 <HAL_GPIO_Init+0x2b8>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f38:	4a48      	ldr	r2, [pc, #288]	; (800205c <HAL_GPIO_Init+0x2bc>)
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	089b      	lsrs	r3, r3, #2
 8001f3e:	3302      	adds	r3, #2
 8001f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f44:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f48:	f003 0303 	and.w	r3, r3, #3
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	220f      	movs	r2, #15
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	43db      	mvns	r3, r3
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a40      	ldr	r2, [pc, #256]	; (8002060 <HAL_GPIO_Init+0x2c0>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d013      	beq.n	8001f8c <HAL_GPIO_Init+0x1ec>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a3f      	ldr	r2, [pc, #252]	; (8002064 <HAL_GPIO_Init+0x2c4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d00d      	beq.n	8001f88 <HAL_GPIO_Init+0x1e8>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a3e      	ldr	r2, [pc, #248]	; (8002068 <HAL_GPIO_Init+0x2c8>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d007      	beq.n	8001f84 <HAL_GPIO_Init+0x1e4>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a3d      	ldr	r2, [pc, #244]	; (800206c <HAL_GPIO_Init+0x2cc>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d101      	bne.n	8001f80 <HAL_GPIO_Init+0x1e0>
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	e006      	b.n	8001f8e <HAL_GPIO_Init+0x1ee>
 8001f80:	2304      	movs	r3, #4
 8001f82:	e004      	b.n	8001f8e <HAL_GPIO_Init+0x1ee>
 8001f84:	2302      	movs	r3, #2
 8001f86:	e002      	b.n	8001f8e <HAL_GPIO_Init+0x1ee>
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e000      	b.n	8001f8e <HAL_GPIO_Init+0x1ee>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f90:	f002 0203 	and.w	r2, r2, #3
 8001f94:	0092      	lsls	r2, r2, #2
 8001f96:	4093      	lsls	r3, r2
 8001f98:	68fa      	ldr	r2, [r7, #12]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f9e:	492f      	ldr	r1, [pc, #188]	; (800205c <HAL_GPIO_Init+0x2bc>)
 8001fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa2:	089b      	lsrs	r3, r3, #2
 8001fa4:	3302      	adds	r3, #2
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fb8:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	492c      	ldr	r1, [pc, #176]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	600b      	str	r3, [r1, #0]
 8001fc4:	e006      	b.n	8001fd4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fc6:	4b2a      	ldr	r3, [pc, #168]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	4928      	ldr	r1, [pc, #160]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fe0:	4b23      	ldr	r3, [pc, #140]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	4922      	ldr	r1, [pc, #136]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fee:	4b20      	ldr	r3, [pc, #128]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	491e      	ldr	r1, [pc, #120]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d006      	beq.n	8002016 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002008:	4b19      	ldr	r3, [pc, #100]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	4918      	ldr	r1, [pc, #96]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	608b      	str	r3, [r1, #8]
 8002014:	e006      	b.n	8002024 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002016:	4b16      	ldr	r3, [pc, #88]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	43db      	mvns	r3, r3
 800201e:	4914      	ldr	r1, [pc, #80]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8002020:	4013      	ands	r3, r2
 8002022:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d021      	beq.n	8002074 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002030:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	490e      	ldr	r1, [pc, #56]	; (8002070 <HAL_GPIO_Init+0x2d0>)
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	60cb      	str	r3, [r1, #12]
 800203c:	e021      	b.n	8002082 <HAL_GPIO_Init+0x2e2>
 800203e:	bf00      	nop
 8002040:	10320000 	.word	0x10320000
 8002044:	10310000 	.word	0x10310000
 8002048:	10220000 	.word	0x10220000
 800204c:	10210000 	.word	0x10210000
 8002050:	10120000 	.word	0x10120000
 8002054:	10110000 	.word	0x10110000
 8002058:	40021000 	.word	0x40021000
 800205c:	40010000 	.word	0x40010000
 8002060:	40010800 	.word	0x40010800
 8002064:	40010c00 	.word	0x40010c00
 8002068:	40011000 	.word	0x40011000
 800206c:	40011400 	.word	0x40011400
 8002070:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002074:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <HAL_GPIO_Init+0x304>)
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	43db      	mvns	r3, r3
 800207c:	4909      	ldr	r1, [pc, #36]	; (80020a4 <HAL_GPIO_Init+0x304>)
 800207e:	4013      	ands	r3, r2
 8002080:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	3301      	adds	r3, #1
 8002086:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208e:	fa22 f303 	lsr.w	r3, r2, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	f47f ae8e 	bne.w	8001db4 <HAL_GPIO_Init+0x14>
  }
}
 8002098:	bf00      	nop
 800209a:	bf00      	nop
 800209c:	372c      	adds	r7, #44	; 0x2c
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	40010400 	.word	0x40010400

080020a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]
 80020b4:	4613      	mov	r3, r2
 80020b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020b8:	787b      	ldrb	r3, [r7, #1]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020be:	887a      	ldrh	r2, [r7, #2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020c4:	e003      	b.n	80020ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020c6:	887b      	ldrh	r3, [r7, #2]
 80020c8:	041a      	lsls	r2, r3, #16
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	611a      	str	r2, [r3, #16]
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d101      	bne.n	80020ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e12b      	b.n	8002342 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d106      	bne.n	8002104 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff f93c 	bl	800137c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2224      	movs	r2, #36	; 0x24
 8002108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 0201 	bic.w	r2, r2, #1
 800211a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800212a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800213a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800213c:	f000 fce4 	bl	8002b08 <HAL_RCC_GetPCLK1Freq>
 8002140:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	4a81      	ldr	r2, [pc, #516]	; (800234c <HAL_I2C_Init+0x274>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d807      	bhi.n	800215c <HAL_I2C_Init+0x84>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4a80      	ldr	r2, [pc, #512]	; (8002350 <HAL_I2C_Init+0x278>)
 8002150:	4293      	cmp	r3, r2
 8002152:	bf94      	ite	ls
 8002154:	2301      	movls	r3, #1
 8002156:	2300      	movhi	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	e006      	b.n	800216a <HAL_I2C_Init+0x92>
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4a7d      	ldr	r2, [pc, #500]	; (8002354 <HAL_I2C_Init+0x27c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	bf94      	ite	ls
 8002164:	2301      	movls	r3, #1
 8002166:	2300      	movhi	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e0e7      	b.n	8002342 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	4a78      	ldr	r2, [pc, #480]	; (8002358 <HAL_I2C_Init+0x280>)
 8002176:	fba2 2303 	umull	r2, r3, r2, r3
 800217a:	0c9b      	lsrs	r3, r3, #18
 800217c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	430a      	orrs	r2, r1
 8002190:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	4a6a      	ldr	r2, [pc, #424]	; (800234c <HAL_I2C_Init+0x274>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d802      	bhi.n	80021ac <HAL_I2C_Init+0xd4>
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	3301      	adds	r3, #1
 80021aa:	e009      	b.n	80021c0 <HAL_I2C_Init+0xe8>
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021b2:	fb02 f303 	mul.w	r3, r2, r3
 80021b6:	4a69      	ldr	r2, [pc, #420]	; (800235c <HAL_I2C_Init+0x284>)
 80021b8:	fba2 2303 	umull	r2, r3, r2, r3
 80021bc:	099b      	lsrs	r3, r3, #6
 80021be:	3301      	adds	r3, #1
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6812      	ldr	r2, [r2, #0]
 80021c4:	430b      	orrs	r3, r1
 80021c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80021d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	495c      	ldr	r1, [pc, #368]	; (800234c <HAL_I2C_Init+0x274>)
 80021dc:	428b      	cmp	r3, r1
 80021de:	d819      	bhi.n	8002214 <HAL_I2C_Init+0x13c>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e59      	subs	r1, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	005b      	lsls	r3, r3, #1
 80021ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80021ee:	1c59      	adds	r1, r3, #1
 80021f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80021f4:	400b      	ands	r3, r1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d00a      	beq.n	8002210 <HAL_I2C_Init+0x138>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1e59      	subs	r1, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	fbb1 f3f3 	udiv	r3, r1, r3
 8002208:	3301      	adds	r3, #1
 800220a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800220e:	e051      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002210:	2304      	movs	r3, #4
 8002212:	e04f      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d111      	bne.n	8002240 <HAL_I2C_Init+0x168>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	1e58      	subs	r0, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6859      	ldr	r1, [r3, #4]
 8002224:	460b      	mov	r3, r1
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	440b      	add	r3, r1
 800222a:	fbb0 f3f3 	udiv	r3, r0, r3
 800222e:	3301      	adds	r3, #1
 8002230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	e012      	b.n	8002266 <HAL_I2C_Init+0x18e>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	1e58      	subs	r0, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	440b      	add	r3, r1
 800224e:	0099      	lsls	r1, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	fbb0 f3f3 	udiv	r3, r0, r3
 8002256:	3301      	adds	r3, #1
 8002258:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <HAL_I2C_Init+0x196>
 800226a:	2301      	movs	r3, #1
 800226c:	e022      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10e      	bne.n	8002294 <HAL_I2C_Init+0x1bc>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	1e58      	subs	r0, r3, #1
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6859      	ldr	r1, [r3, #4]
 800227e:	460b      	mov	r3, r1
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	440b      	add	r3, r1
 8002284:	fbb0 f3f3 	udiv	r3, r0, r3
 8002288:	3301      	adds	r3, #1
 800228a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002292:	e00f      	b.n	80022b4 <HAL_I2C_Init+0x1dc>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	1e58      	subs	r0, r3, #1
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6859      	ldr	r1, [r3, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	440b      	add	r3, r1
 80022a2:	0099      	lsls	r1, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022aa:	3301      	adds	r3, #1
 80022ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	6809      	ldr	r1, [r1, #0]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69da      	ldr	r2, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80022e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	6911      	ldr	r1, [r2, #16]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	68d2      	ldr	r2, [r2, #12]
 80022ee:	4311      	orrs	r1, r2
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6812      	ldr	r2, [r2, #0]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695a      	ldr	r2, [r3, #20]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	431a      	orrs	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2220      	movs	r2, #32
 800232e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	000186a0 	.word	0x000186a0
 8002350:	001e847f 	.word	0x001e847f
 8002354:	003d08ff 	.word	0x003d08ff
 8002358:	431bde83 	.word	0x431bde83
 800235c:	10624dd3 	.word	0x10624dd3

08002360 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e272      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0301 	and.w	r3, r3, #1
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 8087 	beq.w	800248e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002380:	4b92      	ldr	r3, [pc, #584]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b04      	cmp	r3, #4
 800238a:	d00c      	beq.n	80023a6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800238c:	4b8f      	ldr	r3, [pc, #572]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 030c 	and.w	r3, r3, #12
 8002394:	2b08      	cmp	r3, #8
 8002396:	d112      	bne.n	80023be <HAL_RCC_OscConfig+0x5e>
 8002398:	4b8c      	ldr	r3, [pc, #560]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023a4:	d10b      	bne.n	80023be <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a6:	4b89      	ldr	r3, [pc, #548]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d06c      	beq.n	800248c <HAL_RCC_OscConfig+0x12c>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d168      	bne.n	800248c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e24c      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c6:	d106      	bne.n	80023d6 <HAL_RCC_OscConfig+0x76>
 80023c8:	4b80      	ldr	r3, [pc, #512]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a7f      	ldr	r2, [pc, #508]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	e02e      	b.n	8002434 <HAL_RCC_OscConfig+0xd4>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x98>
 80023de:	4b7b      	ldr	r3, [pc, #492]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a7a      	ldr	r2, [pc, #488]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023e8:	6013      	str	r3, [r2, #0]
 80023ea:	4b78      	ldr	r3, [pc, #480]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a77      	ldr	r2, [pc, #476]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80023f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023f4:	6013      	str	r3, [r2, #0]
 80023f6:	e01d      	b.n	8002434 <HAL_RCC_OscConfig+0xd4>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002400:	d10c      	bne.n	800241c <HAL_RCC_OscConfig+0xbc>
 8002402:	4b72      	ldr	r3, [pc, #456]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a71      	ldr	r2, [pc, #452]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b6f      	ldr	r3, [pc, #444]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a6e      	ldr	r2, [pc, #440]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e00b      	b.n	8002434 <HAL_RCC_OscConfig+0xd4>
 800241c:	4b6b      	ldr	r3, [pc, #428]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a6a      	ldr	r2, [pc, #424]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002426:	6013      	str	r3, [r2, #0]
 8002428:	4b68      	ldr	r3, [pc, #416]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a67      	ldr	r2, [pc, #412]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800242e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002432:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d013      	beq.n	8002464 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7ff f910 	bl	8001660 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002444:	f7ff f90c 	bl	8001660 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b64      	cmp	r3, #100	; 0x64
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e200      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002456:	4b5d      	ldr	r3, [pc, #372]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0xe4>
 8002462:	e014      	b.n	800248e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7ff f8fc 	bl	8001660 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800246c:	f7ff f8f8 	bl	8001660 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b64      	cmp	r3, #100	; 0x64
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e1ec      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800247e:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0x10c>
 800248a:	e000      	b.n	800248e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800248c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0302 	and.w	r3, r3, #2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d063      	beq.n	8002562 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800249a:	4b4c      	ldr	r3, [pc, #304]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f003 030c 	and.w	r3, r3, #12
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00b      	beq.n	80024be <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024a6:	4b49      	ldr	r3, [pc, #292]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 030c 	and.w	r3, r3, #12
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d11c      	bne.n	80024ec <HAL_RCC_OscConfig+0x18c>
 80024b2:	4b46      	ldr	r3, [pc, #280]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d116      	bne.n	80024ec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024be:	4b43      	ldr	r3, [pc, #268]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d005      	beq.n	80024d6 <HAL_RCC_OscConfig+0x176>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d001      	beq.n	80024d6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e1c0      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d6:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4939      	ldr	r1, [pc, #228]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ea:	e03a      	b.n	8002562 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d020      	beq.n	8002536 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f4:	4b36      	ldr	r3, [pc, #216]	; (80025d0 <HAL_RCC_OscConfig+0x270>)
 80024f6:	2201      	movs	r2, #1
 80024f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fa:	f7ff f8b1 	bl	8001660 <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002502:	f7ff f8ad 	bl	8001660 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e1a1      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002514:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002520:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4927      	ldr	r1, [pc, #156]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002530:	4313      	orrs	r3, r2
 8002532:	600b      	str	r3, [r1, #0]
 8002534:	e015      	b.n	8002562 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002536:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <HAL_RCC_OscConfig+0x270>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7ff f890 	bl	8001660 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002544:	f7ff f88c 	bl	8001660 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e180      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002556:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d03a      	beq.n	80025e4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d019      	beq.n	80025aa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002576:	4b17      	ldr	r3, [pc, #92]	; (80025d4 <HAL_RCC_OscConfig+0x274>)
 8002578:	2201      	movs	r2, #1
 800257a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800257c:	f7ff f870 	bl	8001660 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002584:	f7ff f86c 	bl	8001660 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e160      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002596:	4b0d      	ldr	r3, [pc, #52]	; (80025cc <HAL_RCC_OscConfig+0x26c>)
 8002598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259a:	f003 0302 	and.w	r3, r3, #2
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0f0      	beq.n	8002584 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025a2:	2001      	movs	r0, #1
 80025a4:	f000 fac4 	bl	8002b30 <RCC_Delay>
 80025a8:	e01c      	b.n	80025e4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025aa:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <HAL_RCC_OscConfig+0x274>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b0:	f7ff f856 	bl	8001660 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b6:	e00f      	b.n	80025d8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025b8:	f7ff f852 	bl	8001660 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d908      	bls.n	80025d8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e146      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
 80025ca:	bf00      	nop
 80025cc:	40021000 	.word	0x40021000
 80025d0:	42420000 	.word	0x42420000
 80025d4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025d8:	4b92      	ldr	r3, [pc, #584]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1e9      	bne.n	80025b8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0304 	and.w	r3, r3, #4
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 80a6 	beq.w	800273e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025f2:	2300      	movs	r3, #0
 80025f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025f6:	4b8b      	ldr	r3, [pc, #556]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d10d      	bne.n	800261e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002602:	4b88      	ldr	r3, [pc, #544]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	4a87      	ldr	r2, [pc, #540]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800260c:	61d3      	str	r3, [r2, #28]
 800260e:	4b85      	ldr	r3, [pc, #532]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002610:	69db      	ldr	r3, [r3, #28]
 8002612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800261a:	2301      	movs	r3, #1
 800261c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800261e:	4b82      	ldr	r3, [pc, #520]	; (8002828 <HAL_RCC_OscConfig+0x4c8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002626:	2b00      	cmp	r3, #0
 8002628:	d118      	bne.n	800265c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800262a:	4b7f      	ldr	r3, [pc, #508]	; (8002828 <HAL_RCC_OscConfig+0x4c8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a7e      	ldr	r2, [pc, #504]	; (8002828 <HAL_RCC_OscConfig+0x4c8>)
 8002630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002636:	f7ff f813 	bl	8001660 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263e:	f7ff f80f 	bl	8001660 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b64      	cmp	r3, #100	; 0x64
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e103      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	4b75      	ldr	r3, [pc, #468]	; (8002828 <HAL_RCC_OscConfig+0x4c8>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d106      	bne.n	8002672 <HAL_RCC_OscConfig+0x312>
 8002664:	4b6f      	ldr	r3, [pc, #444]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002666:	6a1b      	ldr	r3, [r3, #32]
 8002668:	4a6e      	ldr	r2, [pc, #440]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	f043 0301 	orr.w	r3, r3, #1
 800266e:	6213      	str	r3, [r2, #32]
 8002670:	e02d      	b.n	80026ce <HAL_RCC_OscConfig+0x36e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0x334>
 800267a:	4b6a      	ldr	r3, [pc, #424]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	4a69      	ldr	r2, [pc, #420]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002680:	f023 0301 	bic.w	r3, r3, #1
 8002684:	6213      	str	r3, [r2, #32]
 8002686:	4b67      	ldr	r3, [pc, #412]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	4a66      	ldr	r2, [pc, #408]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800268c:	f023 0304 	bic.w	r3, r3, #4
 8002690:	6213      	str	r3, [r2, #32]
 8002692:	e01c      	b.n	80026ce <HAL_RCC_OscConfig+0x36e>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	2b05      	cmp	r3, #5
 800269a:	d10c      	bne.n	80026b6 <HAL_RCC_OscConfig+0x356>
 800269c:	4b61      	ldr	r3, [pc, #388]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	4a60      	ldr	r2, [pc, #384]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	f043 0304 	orr.w	r3, r3, #4
 80026a6:	6213      	str	r3, [r2, #32]
 80026a8:	4b5e      	ldr	r3, [pc, #376]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	4a5d      	ldr	r2, [pc, #372]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026ae:	f043 0301 	orr.w	r3, r3, #1
 80026b2:	6213      	str	r3, [r2, #32]
 80026b4:	e00b      	b.n	80026ce <HAL_RCC_OscConfig+0x36e>
 80026b6:	4b5b      	ldr	r3, [pc, #364]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	6a1b      	ldr	r3, [r3, #32]
 80026ba:	4a5a      	ldr	r2, [pc, #360]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026bc:	f023 0301 	bic.w	r3, r3, #1
 80026c0:	6213      	str	r3, [r2, #32]
 80026c2:	4b58      	ldr	r3, [pc, #352]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	4a57      	ldr	r2, [pc, #348]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026c8:	f023 0304 	bic.w	r3, r3, #4
 80026cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d015      	beq.n	8002702 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d6:	f7fe ffc3 	bl	8001660 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026dc:	e00a      	b.n	80026f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026de:	f7fe ffbf 	bl	8001660 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e0b1      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f4:	4b4b      	ldr	r3, [pc, #300]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0ee      	beq.n	80026de <HAL_RCC_OscConfig+0x37e>
 8002700:	e014      	b.n	800272c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002702:	f7fe ffad 	bl	8001660 <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002708:	e00a      	b.n	8002720 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800270a:	f7fe ffa9 	bl	8001660 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	f241 3288 	movw	r2, #5000	; 0x1388
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800271c:	2303      	movs	r3, #3
 800271e:	e09b      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002720:	4b40      	ldr	r3, [pc, #256]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002722:	6a1b      	ldr	r3, [r3, #32]
 8002724:	f003 0302 	and.w	r3, r3, #2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1ee      	bne.n	800270a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800272c:	7dfb      	ldrb	r3, [r7, #23]
 800272e:	2b01      	cmp	r3, #1
 8002730:	d105      	bne.n	800273e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002732:	4b3c      	ldr	r3, [pc, #240]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	4a3b      	ldr	r2, [pc, #236]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002738:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800273c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8087 	beq.w	8002856 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002748:	4b36      	ldr	r3, [pc, #216]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	2b08      	cmp	r3, #8
 8002752:	d061      	beq.n	8002818 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	2b02      	cmp	r3, #2
 800275a:	d146      	bne.n	80027ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800275c:	4b33      	ldr	r3, [pc, #204]	; (800282c <HAL_RCC_OscConfig+0x4cc>)
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002762:	f7fe ff7d 	bl	8001660 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800276a:	f7fe ff79 	bl	8001660 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e06d      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800277c:	4b29      	ldr	r3, [pc, #164]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002790:	d108      	bne.n	80027a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002792:	4b24      	ldr	r3, [pc, #144]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	4921      	ldr	r1, [pc, #132]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a4:	4b1f      	ldr	r3, [pc, #124]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a19      	ldr	r1, [r3, #32]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b4:	430b      	orrs	r3, r1
 80027b6:	491b      	ldr	r1, [pc, #108]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	4313      	orrs	r3, r2
 80027ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027bc:	4b1b      	ldr	r3, [pc, #108]	; (800282c <HAL_RCC_OscConfig+0x4cc>)
 80027be:	2201      	movs	r2, #1
 80027c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fe ff4d 	bl	8001660 <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ca:	f7fe ff49 	bl	8001660 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e03d      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027dc:	4b11      	ldr	r3, [pc, #68]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x46a>
 80027e8:	e035      	b.n	8002856 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ea:	4b10      	ldr	r3, [pc, #64]	; (800282c <HAL_RCC_OscConfig+0x4cc>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f0:	f7fe ff36 	bl	8001660 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027f6:	e008      	b.n	800280a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f8:	f7fe ff32 	bl	8001660 <HAL_GetTick>
 80027fc:	4602      	mov	r2, r0
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1ad3      	subs	r3, r2, r3
 8002802:	2b02      	cmp	r3, #2
 8002804:	d901      	bls.n	800280a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e026      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f0      	bne.n	80027f8 <HAL_RCC_OscConfig+0x498>
 8002816:	e01e      	b.n	8002856 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d107      	bne.n	8002830 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e019      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
 8002824:	40021000 	.word	0x40021000
 8002828:	40007000 	.word	0x40007000
 800282c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002830:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <HAL_RCC_OscConfig+0x500>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	429a      	cmp	r2, r3
 8002842:	d106      	bne.n	8002852 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800284e:	429a      	cmp	r2, r3
 8002850:	d001      	beq.n	8002856 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e000      	b.n	8002858 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3718      	adds	r7, #24
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40021000 	.word	0x40021000

08002864 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0d0      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002878:	4b6a      	ldr	r3, [pc, #424]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d910      	bls.n	80028a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002886:	4b67      	ldr	r3, [pc, #412]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f023 0207 	bic.w	r2, r3, #7
 800288e:	4965      	ldr	r1, [pc, #404]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	4313      	orrs	r3, r2
 8002894:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002896:	4b63      	ldr	r3, [pc, #396]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0b8      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d020      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028c0:	4b59      	ldr	r3, [pc, #356]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4a58      	ldr	r2, [pc, #352]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028d8:	4b53      	ldr	r3, [pc, #332]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	4a52      	ldr	r2, [pc, #328]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80028e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e4:	4b50      	ldr	r3, [pc, #320]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	494d      	ldr	r1, [pc, #308]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d040      	beq.n	8002984 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290a:	4b47      	ldr	r3, [pc, #284]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d115      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e07f      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	4b41      	ldr	r3, [pc, #260]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e073      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002932:	4b3d      	ldr	r3, [pc, #244]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e06b      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002942:	4b39      	ldr	r3, [pc, #228]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f023 0203 	bic.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4936      	ldr	r1, [pc, #216]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002950:	4313      	orrs	r3, r2
 8002952:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002954:	f7fe fe84 	bl	8001660 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	e00a      	b.n	8002972 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295c:	f7fe fe80 	bl	8001660 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	; 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e053      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002972:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f003 020c 	and.w	r2, r3, #12
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	429a      	cmp	r2, r3
 8002982:	d1eb      	bne.n	800295c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002984:	4b27      	ldr	r3, [pc, #156]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d210      	bcs.n	80029b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 0207 	bic.w	r2, r3, #7
 800299a:	4922      	ldr	r1, [pc, #136]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_RCC_ClockConfig+0x1c0>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d001      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e032      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c0:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4916      	ldr	r1, [pc, #88]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	490e      	ldr	r1, [pc, #56]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029f2:	f000 f821 	bl	8002a38 <HAL_RCC_GetSysClockFreq>
 80029f6:	4602      	mov	r2, r0
 80029f8:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	490a      	ldr	r1, [pc, #40]	; (8002a2c <HAL_RCC_ClockConfig+0x1c8>)
 8002a04:	5ccb      	ldrb	r3, [r1, r3]
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	4a09      	ldr	r2, [pc, #36]	; (8002a30 <HAL_RCC_ClockConfig+0x1cc>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_RCC_ClockConfig+0x1d0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fde2 	bl	80015dc <HAL_InitTick>

  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40022000 	.word	0x40022000
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	08004d88 	.word	0x08004d88
 8002a30:	20000000 	.word	0x20000000
 8002a34:	20000004 	.word	0x20000004

08002a38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a38:	b490      	push	{r4, r7}
 8002a3a:	b08a      	sub	sp, #40	; 0x28
 8002a3c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002a3e:	4b29      	ldr	r3, [pc, #164]	; (8002ae4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002a40:	1d3c      	adds	r4, r7, #4
 8002a42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002a48:	f240 2301 	movw	r3, #513	; 0x201
 8002a4c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	61fb      	str	r3, [r7, #28]
 8002a52:	2300      	movs	r3, #0
 8002a54:	61bb      	str	r3, [r7, #24]
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a62:	4b21      	ldr	r3, [pc, #132]	; (8002ae8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d002      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x40>
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x46>
 8002a76:	e02b      	b.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a78:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <HAL_RCC_GetSysClockFreq+0xb4>)
 8002a7a:	623b      	str	r3, [r7, #32]
      break;
 8002a7c:	e02b      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	0c9b      	lsrs	r3, r3, #18
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	3328      	adds	r3, #40	; 0x28
 8002a88:	443b      	add	r3, r7
 8002a8a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002a8e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d012      	beq.n	8002ac0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a9a:	4b13      	ldr	r3, [pc, #76]	; (8002ae8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	0c5b      	lsrs	r3, r3, #17
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	3328      	adds	r3, #40	; 0x28
 8002aa6:	443b      	add	r3, r7
 8002aa8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002aac:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	4a0e      	ldr	r2, [pc, #56]	; (8002aec <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ab2:	fb03 f202 	mul.w	r2, r3, r2
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
 8002abe:	e004      	b.n	8002aca <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	4a0b      	ldr	r2, [pc, #44]	; (8002af0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ac4:	fb02 f303 	mul.w	r3, r2, r3
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	623b      	str	r3, [r7, #32]
      break;
 8002ace:	e002      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ad2:	623b      	str	r3, [r7, #32]
      break;
 8002ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3728      	adds	r7, #40	; 0x28
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc90      	pop	{r4, r7}
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	08004d78 	.word	0x08004d78
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	007a1200 	.word	0x007a1200
 8002af0:	003d0900 	.word	0x003d0900

08002af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002af8:	4b02      	ldr	r3, [pc, #8]	; (8002b04 <HAL_RCC_GetHCLKFreq+0x10>)
 8002afa:	681b      	ldr	r3, [r3, #0]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	20000000 	.word	0x20000000

08002b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b0c:	f7ff fff2 	bl	8002af4 <HAL_RCC_GetHCLKFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	0a1b      	lsrs	r3, r3, #8
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	4903      	ldr	r1, [pc, #12]	; (8002b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	08004d98 	.word	0x08004d98

08002b30 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <RCC_Delay+0x34>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	; (8002b68 <RCC_Delay+0x38>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b4c:	bf00      	nop
  }
  while (Delay --);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1e5a      	subs	r2, r3, #1
 8002b52:	60fa      	str	r2, [r7, #12]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d1f9      	bne.n	8002b4c <RCC_Delay+0x1c>
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	3714      	adds	r7, #20
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bc80      	pop	{r7}
 8002b62:	4770      	bx	lr
 8002b64:	20000000 	.word	0x20000000
 8002b68:	10624dd3 	.word	0x10624dd3

08002b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e041      	b.n	8002c02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7fe fc30 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4610      	mov	r0, r2
 8002bac:	f000 fd44 	bl	8003638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2201      	movs	r2, #1
 8002bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e041      	b.n	8002ca0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d106      	bne.n	8002c36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f839 	bl	8002ca8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3304      	adds	r3, #4
 8002c46:	4619      	mov	r1, r3
 8002c48:	4610      	mov	r0, r2
 8002c4a:	f000 fcf5 	bl	8003638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d109      	bne.n	8002ce4 <HAL_TIM_PWM_Start_DMA+0x28>
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	bf0c      	ite	eq
 8002cdc:	2301      	moveq	r3, #1
 8002cde:	2300      	movne	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	e022      	b.n	8002d2a <HAL_TIM_PWM_Start_DMA+0x6e>
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d109      	bne.n	8002cfe <HAL_TIM_PWM_Start_DMA+0x42>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	bf0c      	ite	eq
 8002cf6:	2301      	moveq	r3, #1
 8002cf8:	2300      	movne	r3, #0
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	e015      	b.n	8002d2a <HAL_TIM_PWM_Start_DMA+0x6e>
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	d109      	bne.n	8002d18 <HAL_TIM_PWM_Start_DMA+0x5c>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	e008      	b.n	8002d2a <HAL_TIM_PWM_Start_DMA+0x6e>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	bf0c      	ite	eq
 8002d24:	2301      	moveq	r3, #1
 8002d26:	2300      	movne	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e14e      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d109      	bne.n	8002d4c <HAL_TIM_PWM_Start_DMA+0x90>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	e022      	b.n	8002d92 <HAL_TIM_PWM_Start_DMA+0xd6>
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d109      	bne.n	8002d66 <HAL_TIM_PWM_Start_DMA+0xaa>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	bf0c      	ite	eq
 8002d5e:	2301      	moveq	r3, #1
 8002d60:	2300      	movne	r3, #0
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	e015      	b.n	8002d92 <HAL_TIM_PWM_Start_DMA+0xd6>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d109      	bne.n	8002d80 <HAL_TIM_PWM_Start_DMA+0xc4>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	bf0c      	ite	eq
 8002d78:	2301      	moveq	r3, #1
 8002d7a:	2300      	movne	r3, #0
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	e008      	b.n	8002d92 <HAL_TIM_PWM_Start_DMA+0xd6>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	bf0c      	ite	eq
 8002d8c:	2301      	moveq	r3, #1
 8002d8e:	2300      	movne	r3, #0
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d024      	beq.n	8002de0 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d104      	bne.n	8002da6 <HAL_TIM_PWM_Start_DMA+0xea>
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e114      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d104      	bne.n	8002db6 <HAL_TIM_PWM_Start_DMA+0xfa>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2202      	movs	r2, #2
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002db4:	e016      	b.n	8002de4 <HAL_TIM_PWM_Start_DMA+0x128>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d104      	bne.n	8002dc6 <HAL_TIM_PWM_Start_DMA+0x10a>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc4:	e00e      	b.n	8002de4 <HAL_TIM_PWM_Start_DMA+0x128>
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d104      	bne.n	8002dd6 <HAL_TIM_PWM_Start_DMA+0x11a>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2202      	movs	r2, #2
 8002dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dd4:	e006      	b.n	8002de4 <HAL_TIM_PWM_Start_DMA+0x128>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002dde:	e001      	b.n	8002de4 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e0f5      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
  }

  switch (Channel)
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2b0c      	cmp	r3, #12
 8002de8:	f200 80ae 	bhi.w	8002f48 <HAL_TIM_PWM_Start_DMA+0x28c>
 8002dec:	a201      	add	r2, pc, #4	; (adr r2, 8002df4 <HAL_TIM_PWM_Start_DMA+0x138>)
 8002dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df2:	bf00      	nop
 8002df4:	08002e29 	.word	0x08002e29
 8002df8:	08002f49 	.word	0x08002f49
 8002dfc:	08002f49 	.word	0x08002f49
 8002e00:	08002f49 	.word	0x08002f49
 8002e04:	08002e71 	.word	0x08002e71
 8002e08:	08002f49 	.word	0x08002f49
 8002e0c:	08002f49 	.word	0x08002f49
 8002e10:	08002f49 	.word	0x08002f49
 8002e14:	08002eb9 	.word	0x08002eb9
 8002e18:	08002f49 	.word	0x08002f49
 8002e1c:	08002f49 	.word	0x08002f49
 8002e20:	08002f49 	.word	0x08002f49
 8002e24:	08002f01 	.word	0x08002f01
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	4a6a      	ldr	r2, [pc, #424]	; (8002fd8 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8002e2e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	4a69      	ldr	r2, [pc, #420]	; (8002fdc <HAL_TIM_PWM_Start_DMA+0x320>)
 8002e36:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3c:	4a68      	ldr	r2, [pc, #416]	; (8002fe0 <HAL_TIM_PWM_Start_DMA+0x324>)
 8002e3e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3334      	adds	r3, #52	; 0x34
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	887b      	ldrh	r3, [r7, #2]
 8002e50:	f7fe fd9c 	bl	800198c <HAL_DMA_Start_IT>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e0b8      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68da      	ldr	r2, [r3, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e6c:	60da      	str	r2, [r3, #12]
      break;
 8002e6e:	e06c      	b.n	8002f4a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e74:	4a58      	ldr	r2, [pc, #352]	; (8002fd8 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	4a57      	ldr	r2, [pc, #348]	; (8002fdc <HAL_TIM_PWM_Start_DMA+0x320>)
 8002e7e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e84:	4a56      	ldr	r2, [pc, #344]	; (8002fe0 <HAL_TIM_PWM_Start_DMA+0x324>)
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3338      	adds	r3, #56	; 0x38
 8002e94:	461a      	mov	r2, r3
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	f7fe fd78 	bl	800198c <HAL_DMA_Start_IT>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e094      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002eb4:	60da      	str	r2, [r3, #12]
      break;
 8002eb6:	e048      	b.n	8002f4a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	4a46      	ldr	r2, [pc, #280]	; (8002fd8 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8002ebe:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec4:	4a45      	ldr	r2, [pc, #276]	; (8002fdc <HAL_TIM_PWM_Start_DMA+0x320>)
 8002ec6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ecc:	4a44      	ldr	r2, [pc, #272]	; (8002fe0 <HAL_TIM_PWM_Start_DMA+0x324>)
 8002ece:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	333c      	adds	r3, #60	; 0x3c
 8002edc:	461a      	mov	r2, r3
 8002ede:	887b      	ldrh	r3, [r7, #2]
 8002ee0:	f7fe fd54 	bl	800198c <HAL_DMA_Start_IT>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e070      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002efc:	60da      	str	r2, [r3, #12]
      break;
 8002efe:	e024      	b.n	8002f4a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f04:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <HAL_TIM_PWM_Start_DMA+0x31c>)
 8002f06:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0c:	4a33      	ldr	r2, [pc, #204]	; (8002fdc <HAL_TIM_PWM_Start_DMA+0x320>)
 8002f0e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f14:	4a32      	ldr	r2, [pc, #200]	; (8002fe0 <HAL_TIM_PWM_Start_DMA+0x324>)
 8002f16:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f1c:	6879      	ldr	r1, [r7, #4]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	3340      	adds	r3, #64	; 0x40
 8002f24:	461a      	mov	r2, r3
 8002f26:	887b      	ldrh	r3, [r7, #2]
 8002f28:	f7fe fd30 	bl	800198c <HAL_DMA_Start_IT>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e04c      	b.n	8002fd0 <HAL_TIM_PWM_Start_DMA+0x314>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f44:	60da      	str	r2, [r3, #12]
      break;
 8002f46:	e000      	b.n	8002f4a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8002f48:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fdf0 	bl	8003b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a21      	ldr	r2, [pc, #132]	; (8002fe4 <HAL_TIM_PWM_Start_DMA+0x328>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d107      	bne.n	8002f72 <HAL_TIM_PWM_Start_DMA+0x2b6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a1b      	ldr	r2, [pc, #108]	; (8002fe4 <HAL_TIM_PWM_Start_DMA+0x328>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d00e      	beq.n	8002f9a <HAL_TIM_PWM_Start_DMA+0x2de>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f84:	d009      	beq.n	8002f9a <HAL_TIM_PWM_Start_DMA+0x2de>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a17      	ldr	r2, [pc, #92]	; (8002fe8 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d004      	beq.n	8002f9a <HAL_TIM_PWM_Start_DMA+0x2de>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a15      	ldr	r2, [pc, #84]	; (8002fec <HAL_TIM_PWM_Start_DMA+0x330>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d111      	bne.n	8002fbe <HAL_TIM_PWM_Start_DMA+0x302>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b06      	cmp	r3, #6
 8002faa:	d010      	beq.n	8002fce <HAL_TIM_PWM_Start_DMA+0x312>
    {
      __HAL_TIM_ENABLE(htim);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fbc:	e007      	b.n	8002fce <HAL_TIM_PWM_Start_DMA+0x312>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f042 0201 	orr.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3718      	adds	r7, #24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	08003527 	.word	0x08003527
 8002fdc:	080035cf 	.word	0x080035cf
 8002fe0:	08003495 	.word	0x08003495
 8002fe4:	40012c00 	.word	0x40012c00
 8002fe8:	40000400 	.word	0x40000400
 8002fec:	40000800 	.word	0x40000800

08002ff0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b0c      	cmp	r3, #12
 8002ffe:	d855      	bhi.n	80030ac <HAL_TIM_PWM_Stop_DMA+0xbc>
 8003000:	a201      	add	r2, pc, #4	; (adr r2, 8003008 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8003002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003006:	bf00      	nop
 8003008:	0800303d 	.word	0x0800303d
 800300c:	080030ad 	.word	0x080030ad
 8003010:	080030ad 	.word	0x080030ad
 8003014:	080030ad 	.word	0x080030ad
 8003018:	08003059 	.word	0x08003059
 800301c:	080030ad 	.word	0x080030ad
 8003020:	080030ad 	.word	0x080030ad
 8003024:	080030ad 	.word	0x080030ad
 8003028:	08003075 	.word	0x08003075
 800302c:	080030ad 	.word	0x080030ad
 8003030:	080030ad 	.word	0x080030ad
 8003034:	080030ad 	.word	0x080030ad
 8003038:	08003091 	.word	0x08003091
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68da      	ldr	r2, [r3, #12]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800304a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003050:	4618      	mov	r0, r3
 8003052:	f7fe fcfb 	bl	8001a4c <HAL_DMA_Abort_IT>
      break;
 8003056:	e02a      	b.n	80030ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003066:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe fced 	bl	8001a4c <HAL_DMA_Abort_IT>
      break;
 8003072:	e01c      	b.n	80030ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003082:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	4618      	mov	r0, r3
 800308a:	f7fe fcdf 	bl	8001a4c <HAL_DMA_Abort_IT>
      break;
 800308e:	e00e      	b.n	80030ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68da      	ldr	r2, [r3, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800309e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fe fcd1 	bl	8001a4c <HAL_DMA_Abort_IT>
      break;
 80030aa:	e000      	b.n	80030ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80030ac:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2200      	movs	r2, #0
 80030b4:	6839      	ldr	r1, [r7, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fd3e 	bl	8003b38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a29      	ldr	r2, [pc, #164]	; (8003168 <HAL_TIM_PWM_Stop_DMA+0x178>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d117      	bne.n	80030f6 <HAL_TIM_PWM_Stop_DMA+0x106>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6a1a      	ldr	r2, [r3, #32]
 80030cc:	f241 1311 	movw	r3, #4369	; 0x1111
 80030d0:	4013      	ands	r3, r2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10f      	bne.n	80030f6 <HAL_TIM_PWM_Stop_DMA+0x106>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6a1a      	ldr	r2, [r3, #32]
 80030dc:	f240 4344 	movw	r3, #1092	; 0x444
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d107      	bne.n	80030f6 <HAL_TIM_PWM_Stop_DMA+0x106>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	6a1a      	ldr	r2, [r3, #32]
 80030fc:	f241 1311 	movw	r3, #4369	; 0x1111
 8003100:	4013      	ands	r3, r2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10f      	bne.n	8003126 <HAL_TIM_PWM_Stop_DMA+0x136>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6a1a      	ldr	r2, [r3, #32]
 800310c:	f240 4344 	movw	r3, #1092	; 0x444
 8003110:	4013      	ands	r3, r2
 8003112:	2b00      	cmp	r3, #0
 8003114:	d107      	bne.n	8003126 <HAL_TIM_PWM_Stop_DMA+0x136>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0201 	bic.w	r2, r2, #1
 8003124:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d104      	bne.n	8003136 <HAL_TIM_PWM_Stop_DMA+0x146>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003134:	e013      	b.n	800315e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	2b04      	cmp	r3, #4
 800313a:	d104      	bne.n	8003146 <HAL_TIM_PWM_Stop_DMA+0x156>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003144:	e00b      	b.n	800315e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b08      	cmp	r3, #8
 800314a:	d104      	bne.n	8003156 <HAL_TIM_PWM_Stop_DMA+0x166>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003154:	e003      	b.n	800315e <HAL_TIM_PWM_Stop_DMA+0x16e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}
 8003168:	40012c00 	.word	0x40012c00

0800316c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003182:	2302      	movs	r3, #2
 8003184:	e0ac      	b.n	80032e0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2b0c      	cmp	r3, #12
 8003192:	f200 809f 	bhi.w	80032d4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003196:	a201      	add	r2, pc, #4	; (adr r2, 800319c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319c:	080031d1 	.word	0x080031d1
 80031a0:	080032d5 	.word	0x080032d5
 80031a4:	080032d5 	.word	0x080032d5
 80031a8:	080032d5 	.word	0x080032d5
 80031ac:	08003211 	.word	0x08003211
 80031b0:	080032d5 	.word	0x080032d5
 80031b4:	080032d5 	.word	0x080032d5
 80031b8:	080032d5 	.word	0x080032d5
 80031bc:	08003253 	.word	0x08003253
 80031c0:	080032d5 	.word	0x080032d5
 80031c4:	080032d5 	.word	0x080032d5
 80031c8:	080032d5 	.word	0x080032d5
 80031cc:	08003293 	.word	0x08003293
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68b9      	ldr	r1, [r7, #8]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f000 fa90 	bl	80036fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699a      	ldr	r2, [r3, #24]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f042 0208 	orr.w	r2, r2, #8
 80031ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0204 	bic.w	r2, r2, #4
 80031fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6999      	ldr	r1, [r3, #24]
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	691a      	ldr	r2, [r3, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	619a      	str	r2, [r3, #24]
      break;
 800320e:	e062      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68b9      	ldr	r1, [r7, #8]
 8003216:	4618      	mov	r0, r3
 8003218:	f000 fad6 	bl	80037c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	699a      	ldr	r2, [r3, #24]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800322a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	699a      	ldr	r2, [r3, #24]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800323a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6999      	ldr	r1, [r3, #24]
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	021a      	lsls	r2, r3, #8
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	619a      	str	r2, [r3, #24]
      break;
 8003250:	e041      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68b9      	ldr	r1, [r7, #8]
 8003258:	4618      	mov	r0, r3
 800325a:	f000 fb1f 	bl	800389c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f042 0208 	orr.w	r2, r2, #8
 800326c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	69da      	ldr	r2, [r3, #28]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0204 	bic.w	r2, r2, #4
 800327c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	69d9      	ldr	r1, [r3, #28]
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	430a      	orrs	r2, r1
 800328e:	61da      	str	r2, [r3, #28]
      break;
 8003290:	e021      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68b9      	ldr	r1, [r7, #8]
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fb69 	bl	8003970 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	69da      	ldr	r2, [r3, #28]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	69da      	ldr	r2, [r3, #28]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69d9      	ldr	r1, [r3, #28]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	691b      	ldr	r3, [r3, #16]
 80032c8:	021a      	lsls	r2, r3, #8
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	61da      	str	r2, [r3, #28]
      break;
 80032d2:	e000      	b.n	80032d6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80032d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_TIM_ConfigClockSource+0x18>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e0b3      	b.n	8003468 <HAL_TIM_ConfigClockSource+0x180>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800331e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003326:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003338:	d03e      	beq.n	80033b8 <HAL_TIM_ConfigClockSource+0xd0>
 800333a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800333e:	f200 8087 	bhi.w	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003346:	f000 8085 	beq.w	8003454 <HAL_TIM_ConfigClockSource+0x16c>
 800334a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800334e:	d87f      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003350:	2b70      	cmp	r3, #112	; 0x70
 8003352:	d01a      	beq.n	800338a <HAL_TIM_ConfigClockSource+0xa2>
 8003354:	2b70      	cmp	r3, #112	; 0x70
 8003356:	d87b      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003358:	2b60      	cmp	r3, #96	; 0x60
 800335a:	d050      	beq.n	80033fe <HAL_TIM_ConfigClockSource+0x116>
 800335c:	2b60      	cmp	r3, #96	; 0x60
 800335e:	d877      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003360:	2b50      	cmp	r3, #80	; 0x50
 8003362:	d03c      	beq.n	80033de <HAL_TIM_ConfigClockSource+0xf6>
 8003364:	2b50      	cmp	r3, #80	; 0x50
 8003366:	d873      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003368:	2b40      	cmp	r3, #64	; 0x40
 800336a:	d058      	beq.n	800341e <HAL_TIM_ConfigClockSource+0x136>
 800336c:	2b40      	cmp	r3, #64	; 0x40
 800336e:	d86f      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003370:	2b30      	cmp	r3, #48	; 0x30
 8003372:	d064      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x156>
 8003374:	2b30      	cmp	r3, #48	; 0x30
 8003376:	d86b      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003378:	2b20      	cmp	r3, #32
 800337a:	d060      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x156>
 800337c:	2b20      	cmp	r3, #32
 800337e:	d867      	bhi.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d05c      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x156>
 8003384:	2b10      	cmp	r3, #16
 8003386:	d05a      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003388:	e062      	b.n	8003450 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6818      	ldr	r0, [r3, #0]
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	6899      	ldr	r1, [r3, #8]
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	f000 fbae 	bl	8003afa <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80033ac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	609a      	str	r2, [r3, #8]
      break;
 80033b6:	e04e      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	6899      	ldr	r1, [r3, #8]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685a      	ldr	r2, [r3, #4]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	f000 fb97 	bl	8003afa <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80033da:	609a      	str	r2, [r3, #8]
      break;
 80033dc:	e03b      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6818      	ldr	r0, [r3, #0]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	6859      	ldr	r1, [r3, #4]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	461a      	mov	r2, r3
 80033ec:	f000 fb0e 	bl	8003a0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2150      	movs	r1, #80	; 0x50
 80033f6:	4618      	mov	r0, r3
 80033f8:	f000 fb65 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 80033fc:	e02b      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6818      	ldr	r0, [r3, #0]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	6859      	ldr	r1, [r3, #4]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	461a      	mov	r2, r3
 800340c:	f000 fb2c 	bl	8003a68 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2160      	movs	r1, #96	; 0x60
 8003416:	4618      	mov	r0, r3
 8003418:	f000 fb55 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 800341c:	e01b      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6818      	ldr	r0, [r3, #0]
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	6859      	ldr	r1, [r3, #4]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	461a      	mov	r2, r3
 800342c:	f000 faee 	bl	8003a0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2140      	movs	r1, #64	; 0x40
 8003436:	4618      	mov	r0, r3
 8003438:	f000 fb45 	bl	8003ac6 <TIM_ITRx_SetConfig>
      break;
 800343c:	e00b      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4619      	mov	r1, r3
 8003448:	4610      	mov	r0, r2
 800344a:	f000 fb3c 	bl	8003ac6 <TIM_ITRx_SetConfig>
        break;
 800344e:	e002      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003450:	bf00      	nop
 8003452:	e000      	b.n	8003456 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003454:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d107      	bne.n	80034bc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2201      	movs	r2, #1
 80034b0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80034ba:	e02a      	b.n	8003512 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d107      	bne.n	80034d6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2202      	movs	r2, #2
 80034ca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2201      	movs	r2, #1
 80034d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80034d4:	e01d      	b.n	8003512 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d107      	bne.n	80034f0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2204      	movs	r2, #4
 80034e4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034ee:	e010      	b.n	8003512 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d107      	bne.n	800350a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2208      	movs	r2, #8
 80034fe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003508:	e003      	b.n	8003512 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f7ff ffb5 	bl	8003482 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	771a      	strb	r2, [r3, #28]
}
 800351e:	bf00      	nop
 8003520:	3710      	adds	r7, #16
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b084      	sub	sp, #16
 800352a:	af00      	add	r7, sp, #0
 800352c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	429a      	cmp	r2, r3
 800353c:	d10b      	bne.n	8003556 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d136      	bne.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003554:	e031      	b.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	429a      	cmp	r2, r3
 800355e:	d10b      	bne.n	8003578 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2202      	movs	r2, #2
 8003564:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d125      	bne.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003576:	e020      	b.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	429a      	cmp	r2, r3
 8003580:	d10b      	bne.n	800359a <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2204      	movs	r2, #4
 8003586:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d114      	bne.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003598:	e00f      	b.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d10a      	bne.n	80035ba <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2208      	movs	r2, #8
 80035a8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d103      	bne.n	80035ba <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f7fd fce4 	bl	8000f88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	771a      	strb	r2, [r3, #28]
}
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b084      	sub	sp, #16
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d103      	bne.n	80035ee <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	771a      	strb	r2, [r3, #28]
 80035ec:	e019      	b.n	8003622 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d103      	bne.n	8003600 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2202      	movs	r2, #2
 80035fc:	771a      	strb	r2, [r3, #28]
 80035fe:	e010      	b.n	8003622 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	429a      	cmp	r2, r3
 8003608:	d103      	bne.n	8003612 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2204      	movs	r2, #4
 800360e:	771a      	strb	r2, [r3, #28]
 8003610:	e007      	b.n	8003622 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	429a      	cmp	r2, r3
 800361a:	d102      	bne.n	8003622 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2208      	movs	r2, #8
 8003620:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7ff ff24 	bl	8003470 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	771a      	strb	r2, [r3, #28]
}
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a29      	ldr	r2, [pc, #164]	; (80036f0 <TIM_Base_SetConfig+0xb8>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00b      	beq.n	8003668 <TIM_Base_SetConfig+0x30>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003656:	d007      	beq.n	8003668 <TIM_Base_SetConfig+0x30>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a26      	ldr	r2, [pc, #152]	; (80036f4 <TIM_Base_SetConfig+0xbc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d003      	beq.n	8003668 <TIM_Base_SetConfig+0x30>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a25      	ldr	r2, [pc, #148]	; (80036f8 <TIM_Base_SetConfig+0xc0>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d108      	bne.n	800367a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800366e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4313      	orrs	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a1c      	ldr	r2, [pc, #112]	; (80036f0 <TIM_Base_SetConfig+0xb8>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d00b      	beq.n	800369a <TIM_Base_SetConfig+0x62>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003688:	d007      	beq.n	800369a <TIM_Base_SetConfig+0x62>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a19      	ldr	r2, [pc, #100]	; (80036f4 <TIM_Base_SetConfig+0xbc>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d003      	beq.n	800369a <TIM_Base_SetConfig+0x62>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a18      	ldr	r2, [pc, #96]	; (80036f8 <TIM_Base_SetConfig+0xc0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d108      	bne.n	80036ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a07      	ldr	r2, [pc, #28]	; (80036f0 <TIM_Base_SetConfig+0xb8>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d103      	bne.n	80036e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	615a      	str	r2, [r3, #20]
}
 80036e6:	bf00      	nop
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr
 80036f0:	40012c00 	.word	0x40012c00
 80036f4:	40000400 	.word	0x40000400
 80036f8:	40000800 	.word	0x40000800

080036fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	f023 0201 	bic.w	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800372a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f023 0303 	bic.w	r3, r3, #3
 8003732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4313      	orrs	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	f023 0302 	bic.w	r3, r3, #2
 8003744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	4313      	orrs	r3, r2
 800374e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a1c      	ldr	r2, [pc, #112]	; (80037c4 <TIM_OC1_SetConfig+0xc8>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d10c      	bne.n	8003772 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	f023 0308 	bic.w	r3, r3, #8
 800375e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	f023 0304 	bic.w	r3, r3, #4
 8003770:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a13      	ldr	r2, [pc, #76]	; (80037c4 <TIM_OC1_SetConfig+0xc8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d111      	bne.n	800379e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003780:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003788:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	695b      	ldr	r3, [r3, #20]
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	4313      	orrs	r3, r2
 800379c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685a      	ldr	r2, [r3, #4]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	621a      	str	r2, [r3, #32]
}
 80037b8:	bf00      	nop
 80037ba:	371c      	adds	r7, #28
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40012c00 	.word	0x40012c00

080037c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	f023 0210 	bic.w	r2, r3, #16
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	021b      	lsls	r3, r3, #8
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	f023 0320 	bic.w	r3, r3, #32
 8003812:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	4313      	orrs	r3, r2
 800381e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a1d      	ldr	r2, [pc, #116]	; (8003898 <TIM_OC2_SetConfig+0xd0>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d10d      	bne.n	8003844 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800382e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003842:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a14      	ldr	r2, [pc, #80]	; (8003898 <TIM_OC2_SetConfig+0xd0>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d113      	bne.n	8003874 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003852:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800385a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	695b      	ldr	r3, [r3, #20]
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	621a      	str	r2, [r3, #32]
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr
 8003898:	40012c00 	.word	0x40012c00

0800389c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800389c:	b480      	push	{r7}
 800389e:	b087      	sub	sp, #28
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0303 	bic.w	r3, r3, #3
 80038d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80038e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	021b      	lsls	r3, r3, #8
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a1d      	ldr	r2, [pc, #116]	; (800396c <TIM_OC3_SetConfig+0xd0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d10d      	bne.n	8003916 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003900:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	021b      	lsls	r3, r3, #8
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4313      	orrs	r3, r2
 800390c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003914:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a14      	ldr	r2, [pc, #80]	; (800396c <TIM_OC3_SetConfig+0xd0>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d113      	bne.n	8003946 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800392c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	011b      	lsls	r3, r3, #4
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	621a      	str	r2, [r3, #32]
}
 8003960:	bf00      	nop
 8003962:	371c      	adds	r7, #28
 8003964:	46bd      	mov	sp, r7
 8003966:	bc80      	pop	{r7}
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	40012c00 	.word	0x40012c00

08003970 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003970:	b480      	push	{r7}
 8003972:	b087      	sub	sp, #28
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
 8003978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69db      	ldr	r3, [r3, #28]
 8003996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800399e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	021b      	lsls	r3, r3, #8
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	031b      	lsls	r3, r3, #12
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a0f      	ldr	r2, [pc, #60]	; (8003a08 <TIM_OC4_SetConfig+0x98>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d109      	bne.n	80039e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	019b      	lsls	r3, r3, #6
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	621a      	str	r2, [r3, #32]
}
 80039fe:	bf00      	nop
 8003a00:	371c      	adds	r7, #28
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr
 8003a08:	40012c00 	.word	0x40012c00

08003a0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f023 0201 	bic.w	r2, r3, #1
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f023 030a 	bic.w	r3, r3, #10
 8003a48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	621a      	str	r2, [r3, #32]
}
 8003a5e:	bf00      	nop
 8003a60:	371c      	adds	r7, #28
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b087      	sub	sp, #28
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	f023 0210 	bic.w	r2, r3, #16
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a92:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	031b      	lsls	r3, r3, #12
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003aa4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	011b      	lsls	r3, r3, #4
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	621a      	str	r2, [r3, #32]
}
 8003abc:	bf00      	nop
 8003abe:	371c      	adds	r7, #28
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b085      	sub	sp, #20
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
 8003ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ade:	683a      	ldr	r2, [r7, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f043 0307 	orr.w	r3, r3, #7
 8003ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	609a      	str	r2, [r3, #8]
}
 8003af0:	bf00      	nop
 8003af2:	3714      	adds	r7, #20
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr

08003afa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003afa:	b480      	push	{r7}
 8003afc:	b087      	sub	sp, #28
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	60f8      	str	r0, [r7, #12]
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	607a      	str	r2, [r7, #4]
 8003b06:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b14:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	021a      	lsls	r2, r3, #8
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	609a      	str	r2, [r3, #8]
}
 8003b2e:	bf00      	nop
 8003b30:	371c      	adds	r7, #28
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bc80      	pop	{r7}
 8003b36:	4770      	bx	lr

08003b38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b087      	sub	sp, #28
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a1a      	ldr	r2, [r3, #32]
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a1a      	ldr	r2, [r3, #32]
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f003 031f 	and.w	r3, r3, #31
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	621a      	str	r2, [r3, #32]
}
 8003b76:	bf00      	nop
 8003b78:	371c      	adds	r7, #28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bc80      	pop	{r7}
 8003b7e:	4770      	bx	lr

08003b80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e046      	b.n	8003c26 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a16      	ldr	r2, [pc, #88]	; (8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d00e      	beq.n	8003bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003be4:	d009      	beq.n	8003bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d004      	beq.n	8003bfa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a10      	ldr	r2, [pc, #64]	; (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d10c      	bne.n	8003c14 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	68ba      	ldr	r2, [r7, #8]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bc80      	pop	{r7}
 8003c2e:	4770      	bx	lr
 8003c30:	40012c00 	.word	0x40012c00
 8003c34:	40000400 	.word	0x40000400
 8003c38:	40000800 	.word	0x40000800

08003c3c <tan>:
 8003c3c:	b530      	push	{r4, r5, lr}
 8003c3e:	4a12      	ldr	r2, [pc, #72]	; (8003c88 <tan+0x4c>)
 8003c40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003c44:	4293      	cmp	r3, r2
 8003c46:	b087      	sub	sp, #28
 8003c48:	dc06      	bgt.n	8003c58 <tan+0x1c>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2300      	movs	r3, #0
 8003c52:	f000 fd59 	bl	8004708 <__kernel_tan>
 8003c56:	e006      	b.n	8003c66 <tan+0x2a>
 8003c58:	4a0c      	ldr	r2, [pc, #48]	; (8003c8c <tan+0x50>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	dd05      	ble.n	8003c6a <tan+0x2e>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	f7fc fa79 	bl	8000158 <__aeabi_dsub>
 8003c66:	b007      	add	sp, #28
 8003c68:	bd30      	pop	{r4, r5, pc}
 8003c6a:	aa02      	add	r2, sp, #8
 8003c6c:	f000 f810 	bl	8003c90 <__ieee754_rem_pio2>
 8003c70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c74:	0040      	lsls	r0, r0, #1
 8003c76:	f000 0002 	and.w	r0, r0, #2
 8003c7a:	f1c0 0001 	rsb	r0, r0, #1
 8003c7e:	9000      	str	r0, [sp, #0]
 8003c80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003c84:	e7e5      	b.n	8003c52 <tan+0x16>
 8003c86:	bf00      	nop
 8003c88:	3fe921fb 	.word	0x3fe921fb
 8003c8c:	7fefffff 	.word	0x7fefffff

08003c90 <__ieee754_rem_pio2>:
 8003c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c94:	4614      	mov	r4, r2
 8003c96:	4ac4      	ldr	r2, [pc, #784]	; (8003fa8 <__ieee754_rem_pio2+0x318>)
 8003c98:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8003c9c:	b08d      	sub	sp, #52	; 0x34
 8003c9e:	4592      	cmp	sl, r2
 8003ca0:	9104      	str	r1, [sp, #16]
 8003ca2:	dc07      	bgt.n	8003cb4 <__ieee754_rem_pio2+0x24>
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e9c4 0100 	strd	r0, r1, [r4]
 8003cac:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003cb0:	2500      	movs	r5, #0
 8003cb2:	e024      	b.n	8003cfe <__ieee754_rem_pio2+0x6e>
 8003cb4:	4abd      	ldr	r2, [pc, #756]	; (8003fac <__ieee754_rem_pio2+0x31c>)
 8003cb6:	4592      	cmp	sl, r2
 8003cb8:	dc72      	bgt.n	8003da0 <__ieee754_rem_pio2+0x110>
 8003cba:	9b04      	ldr	r3, [sp, #16]
 8003cbc:	4dbc      	ldr	r5, [pc, #752]	; (8003fb0 <__ieee754_rem_pio2+0x320>)
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	a3ab      	add	r3, pc, #684	; (adr r3, 8003f70 <__ieee754_rem_pio2+0x2e0>)
 8003cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc6:	dd36      	ble.n	8003d36 <__ieee754_rem_pio2+0xa6>
 8003cc8:	f7fc fa46 	bl	8000158 <__aeabi_dsub>
 8003ccc:	45aa      	cmp	sl, r5
 8003cce:	4606      	mov	r6, r0
 8003cd0:	460f      	mov	r7, r1
 8003cd2:	d018      	beq.n	8003d06 <__ieee754_rem_pio2+0x76>
 8003cd4:	a3a8      	add	r3, pc, #672	; (adr r3, 8003f78 <__ieee754_rem_pio2+0x2e8>)
 8003cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cda:	f7fc fa3d 	bl	8000158 <__aeabi_dsub>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	4630      	mov	r0, r6
 8003ce4:	e9c4 2300 	strd	r2, r3, [r4]
 8003ce8:	4639      	mov	r1, r7
 8003cea:	f7fc fa35 	bl	8000158 <__aeabi_dsub>
 8003cee:	a3a2      	add	r3, pc, #648	; (adr r3, 8003f78 <__ieee754_rem_pio2+0x2e8>)
 8003cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf4:	f7fc fa30 	bl	8000158 <__aeabi_dsub>
 8003cf8:	2501      	movs	r5, #1
 8003cfa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003cfe:	4628      	mov	r0, r5
 8003d00:	b00d      	add	sp, #52	; 0x34
 8003d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d06:	a39e      	add	r3, pc, #632	; (adr r3, 8003f80 <__ieee754_rem_pio2+0x2f0>)
 8003d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0c:	f7fc fa24 	bl	8000158 <__aeabi_dsub>
 8003d10:	a39d      	add	r3, pc, #628	; (adr r3, 8003f88 <__ieee754_rem_pio2+0x2f8>)
 8003d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d16:	4606      	mov	r6, r0
 8003d18:	460f      	mov	r7, r1
 8003d1a:	f7fc fa1d 	bl	8000158 <__aeabi_dsub>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	460b      	mov	r3, r1
 8003d22:	4630      	mov	r0, r6
 8003d24:	e9c4 2300 	strd	r2, r3, [r4]
 8003d28:	4639      	mov	r1, r7
 8003d2a:	f7fc fa15 	bl	8000158 <__aeabi_dsub>
 8003d2e:	a396      	add	r3, pc, #600	; (adr r3, 8003f88 <__ieee754_rem_pio2+0x2f8>)
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	e7de      	b.n	8003cf4 <__ieee754_rem_pio2+0x64>
 8003d36:	f7fc fa11 	bl	800015c <__adddf3>
 8003d3a:	45aa      	cmp	sl, r5
 8003d3c:	4606      	mov	r6, r0
 8003d3e:	460f      	mov	r7, r1
 8003d40:	d016      	beq.n	8003d70 <__ieee754_rem_pio2+0xe0>
 8003d42:	a38d      	add	r3, pc, #564	; (adr r3, 8003f78 <__ieee754_rem_pio2+0x2e8>)
 8003d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d48:	f7fc fa08 	bl	800015c <__adddf3>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4630      	mov	r0, r6
 8003d52:	e9c4 2300 	strd	r2, r3, [r4]
 8003d56:	4639      	mov	r1, r7
 8003d58:	f7fc f9fe 	bl	8000158 <__aeabi_dsub>
 8003d5c:	a386      	add	r3, pc, #536	; (adr r3, 8003f78 <__ieee754_rem_pio2+0x2e8>)
 8003d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d62:	f7fc f9fb 	bl	800015c <__adddf3>
 8003d66:	f04f 35ff 	mov.w	r5, #4294967295
 8003d6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003d6e:	e7c6      	b.n	8003cfe <__ieee754_rem_pio2+0x6e>
 8003d70:	a383      	add	r3, pc, #524	; (adr r3, 8003f80 <__ieee754_rem_pio2+0x2f0>)
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	f7fc f9f1 	bl	800015c <__adddf3>
 8003d7a:	a383      	add	r3, pc, #524	; (adr r3, 8003f88 <__ieee754_rem_pio2+0x2f8>)
 8003d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d80:	4606      	mov	r6, r0
 8003d82:	460f      	mov	r7, r1
 8003d84:	f7fc f9ea 	bl	800015c <__adddf3>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	e9c4 2300 	strd	r2, r3, [r4]
 8003d92:	4639      	mov	r1, r7
 8003d94:	f7fc f9e0 	bl	8000158 <__aeabi_dsub>
 8003d98:	a37b      	add	r3, pc, #492	; (adr r3, 8003f88 <__ieee754_rem_pio2+0x2f8>)
 8003d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9e:	e7e0      	b.n	8003d62 <__ieee754_rem_pio2+0xd2>
 8003da0:	4a84      	ldr	r2, [pc, #528]	; (8003fb4 <__ieee754_rem_pio2+0x324>)
 8003da2:	4592      	cmp	sl, r2
 8003da4:	f300 80d5 	bgt.w	8003f52 <__ieee754_rem_pio2+0x2c2>
 8003da8:	f000 feaa 	bl	8004b00 <fabs>
 8003dac:	a378      	add	r3, pc, #480	; (adr r3, 8003f90 <__ieee754_rem_pio2+0x300>)
 8003dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db2:	4606      	mov	r6, r0
 8003db4:	460f      	mov	r7, r1
 8003db6:	f7fc fb87 	bl	80004c8 <__aeabi_dmul>
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4b7e      	ldr	r3, [pc, #504]	; (8003fb8 <__ieee754_rem_pio2+0x328>)
 8003dbe:	f7fc f9cd 	bl	800015c <__adddf3>
 8003dc2:	f7fc fe1b 	bl	80009fc <__aeabi_d2iz>
 8003dc6:	4605      	mov	r5, r0
 8003dc8:	f7fc fb14 	bl	80003f4 <__aeabi_i2d>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	460b      	mov	r3, r1
 8003dd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dd4:	a366      	add	r3, pc, #408	; (adr r3, 8003f70 <__ieee754_rem_pio2+0x2e0>)
 8003dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dda:	f7fc fb75 	bl	80004c8 <__aeabi_dmul>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4630      	mov	r0, r6
 8003de4:	4639      	mov	r1, r7
 8003de6:	f7fc f9b7 	bl	8000158 <__aeabi_dsub>
 8003dea:	a363      	add	r3, pc, #396	; (adr r3, 8003f78 <__ieee754_rem_pio2+0x2e8>)
 8003dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df0:	4680      	mov	r8, r0
 8003df2:	4689      	mov	r9, r1
 8003df4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003df8:	f7fc fb66 	bl	80004c8 <__aeabi_dmul>
 8003dfc:	2d1f      	cmp	r5, #31
 8003dfe:	4606      	mov	r6, r0
 8003e00:	460f      	mov	r7, r1
 8003e02:	dc0e      	bgt.n	8003e22 <__ieee754_rem_pio2+0x192>
 8003e04:	4b6d      	ldr	r3, [pc, #436]	; (8003fbc <__ieee754_rem_pio2+0x32c>)
 8003e06:	1e6a      	subs	r2, r5, #1
 8003e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e0c:	4553      	cmp	r3, sl
 8003e0e:	d008      	beq.n	8003e22 <__ieee754_rem_pio2+0x192>
 8003e10:	4632      	mov	r2, r6
 8003e12:	463b      	mov	r3, r7
 8003e14:	4640      	mov	r0, r8
 8003e16:	4649      	mov	r1, r9
 8003e18:	f7fc f99e 	bl	8000158 <__aeabi_dsub>
 8003e1c:	e9c4 0100 	strd	r0, r1, [r4]
 8003e20:	e013      	b.n	8003e4a <__ieee754_rem_pio2+0x1ba>
 8003e22:	463b      	mov	r3, r7
 8003e24:	4632      	mov	r2, r6
 8003e26:	4640      	mov	r0, r8
 8003e28:	4649      	mov	r1, r9
 8003e2a:	f7fc f995 	bl	8000158 <__aeabi_dsub>
 8003e2e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8003e32:	9305      	str	r3, [sp, #20]
 8003e34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003e38:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8003e3c:	f1ba 0f10 	cmp.w	sl, #16
 8003e40:	dc1f      	bgt.n	8003e82 <__ieee754_rem_pio2+0x1f2>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	e9c4 2300 	strd	r2, r3, [r4]
 8003e4a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8003e4e:	4640      	mov	r0, r8
 8003e50:	4653      	mov	r3, sl
 8003e52:	4649      	mov	r1, r9
 8003e54:	f7fc f980 	bl	8000158 <__aeabi_dsub>
 8003e58:	4632      	mov	r2, r6
 8003e5a:	463b      	mov	r3, r7
 8003e5c:	f7fc f97c 	bl	8000158 <__aeabi_dsub>
 8003e60:	460b      	mov	r3, r1
 8003e62:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003e66:	9904      	ldr	r1, [sp, #16]
 8003e68:	4602      	mov	r2, r0
 8003e6a:	2900      	cmp	r1, #0
 8003e6c:	f6bf af47 	bge.w	8003cfe <__ieee754_rem_pio2+0x6e>
 8003e70:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8003e74:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8003e78:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003e7c:	60e3      	str	r3, [r4, #12]
 8003e7e:	426d      	negs	r5, r5
 8003e80:	e73d      	b.n	8003cfe <__ieee754_rem_pio2+0x6e>
 8003e82:	a33f      	add	r3, pc, #252	; (adr r3, 8003f80 <__ieee754_rem_pio2+0x2f0>)
 8003e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003e8c:	f7fc fb1c 	bl	80004c8 <__aeabi_dmul>
 8003e90:	4606      	mov	r6, r0
 8003e92:	460f      	mov	r7, r1
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	4640      	mov	r0, r8
 8003e9a:	4649      	mov	r1, r9
 8003e9c:	f7fc f95c 	bl	8000158 <__aeabi_dsub>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4682      	mov	sl, r0
 8003ea6:	468b      	mov	fp, r1
 8003ea8:	4640      	mov	r0, r8
 8003eaa:	4649      	mov	r1, r9
 8003eac:	f7fc f954 	bl	8000158 <__aeabi_dsub>
 8003eb0:	4632      	mov	r2, r6
 8003eb2:	463b      	mov	r3, r7
 8003eb4:	f7fc f950 	bl	8000158 <__aeabi_dsub>
 8003eb8:	a333      	add	r3, pc, #204	; (adr r3, 8003f88 <__ieee754_rem_pio2+0x2f8>)
 8003eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebe:	4606      	mov	r6, r0
 8003ec0:	460f      	mov	r7, r1
 8003ec2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ec6:	f7fc faff 	bl	80004c8 <__aeabi_dmul>
 8003eca:	4632      	mov	r2, r6
 8003ecc:	463b      	mov	r3, r7
 8003ece:	f7fc f943 	bl	8000158 <__aeabi_dsub>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	4606      	mov	r6, r0
 8003ed8:	460f      	mov	r7, r1
 8003eda:	4650      	mov	r0, sl
 8003edc:	4659      	mov	r1, fp
 8003ede:	f7fc f93b 	bl	8000158 <__aeabi_dsub>
 8003ee2:	9a05      	ldr	r2, [sp, #20]
 8003ee4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b31      	cmp	r3, #49	; 0x31
 8003eec:	dc06      	bgt.n	8003efc <__ieee754_rem_pio2+0x26c>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	46d0      	mov	r8, sl
 8003ef4:	46d9      	mov	r9, fp
 8003ef6:	e9c4 2300 	strd	r2, r3, [r4]
 8003efa:	e7a6      	b.n	8003e4a <__ieee754_rem_pio2+0x1ba>
 8003efc:	a326      	add	r3, pc, #152	; (adr r3, 8003f98 <__ieee754_rem_pio2+0x308>)
 8003efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f06:	f7fc fadf 	bl	80004c8 <__aeabi_dmul>
 8003f0a:	4606      	mov	r6, r0
 8003f0c:	460f      	mov	r7, r1
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4650      	mov	r0, sl
 8003f14:	4659      	mov	r1, fp
 8003f16:	f7fc f91f 	bl	8000158 <__aeabi_dsub>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4680      	mov	r8, r0
 8003f20:	4689      	mov	r9, r1
 8003f22:	4650      	mov	r0, sl
 8003f24:	4659      	mov	r1, fp
 8003f26:	f7fc f917 	bl	8000158 <__aeabi_dsub>
 8003f2a:	4632      	mov	r2, r6
 8003f2c:	463b      	mov	r3, r7
 8003f2e:	f7fc f913 	bl	8000158 <__aeabi_dsub>
 8003f32:	a31b      	add	r3, pc, #108	; (adr r3, 8003fa0 <__ieee754_rem_pio2+0x310>)
 8003f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f38:	4606      	mov	r6, r0
 8003f3a:	460f      	mov	r7, r1
 8003f3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f40:	f7fc fac2 	bl	80004c8 <__aeabi_dmul>
 8003f44:	4632      	mov	r2, r6
 8003f46:	463b      	mov	r3, r7
 8003f48:	f7fc f906 	bl	8000158 <__aeabi_dsub>
 8003f4c:	4606      	mov	r6, r0
 8003f4e:	460f      	mov	r7, r1
 8003f50:	e75e      	b.n	8003e10 <__ieee754_rem_pio2+0x180>
 8003f52:	4a1b      	ldr	r2, [pc, #108]	; (8003fc0 <__ieee754_rem_pio2+0x330>)
 8003f54:	4592      	cmp	sl, r2
 8003f56:	dd35      	ble.n	8003fc4 <__ieee754_rem_pio2+0x334>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	f7fc f8fc 	bl	8000158 <__aeabi_dsub>
 8003f60:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003f64:	e9c4 0100 	strd	r0, r1, [r4]
 8003f68:	e6a2      	b.n	8003cb0 <__ieee754_rem_pio2+0x20>
 8003f6a:	bf00      	nop
 8003f6c:	f3af 8000 	nop.w
 8003f70:	54400000 	.word	0x54400000
 8003f74:	3ff921fb 	.word	0x3ff921fb
 8003f78:	1a626331 	.word	0x1a626331
 8003f7c:	3dd0b461 	.word	0x3dd0b461
 8003f80:	1a600000 	.word	0x1a600000
 8003f84:	3dd0b461 	.word	0x3dd0b461
 8003f88:	2e037073 	.word	0x2e037073
 8003f8c:	3ba3198a 	.word	0x3ba3198a
 8003f90:	6dc9c883 	.word	0x6dc9c883
 8003f94:	3fe45f30 	.word	0x3fe45f30
 8003f98:	2e000000 	.word	0x2e000000
 8003f9c:	3ba3198a 	.word	0x3ba3198a
 8003fa0:	252049c1 	.word	0x252049c1
 8003fa4:	397b839a 	.word	0x397b839a
 8003fa8:	3fe921fb 	.word	0x3fe921fb
 8003fac:	4002d97b 	.word	0x4002d97b
 8003fb0:	3ff921fb 	.word	0x3ff921fb
 8003fb4:	413921fb 	.word	0x413921fb
 8003fb8:	3fe00000 	.word	0x3fe00000
 8003fbc:	08004da0 	.word	0x08004da0
 8003fc0:	7fefffff 	.word	0x7fefffff
 8003fc4:	ea4f 552a 	mov.w	r5, sl, asr #20
 8003fc8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8003fcc:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8003fd0:	460f      	mov	r7, r1
 8003fd2:	4606      	mov	r6, r0
 8003fd4:	f7fc fd12 	bl	80009fc <__aeabi_d2iz>
 8003fd8:	f7fc fa0c 	bl	80003f4 <__aeabi_i2d>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4630      	mov	r0, r6
 8003fe2:	4639      	mov	r1, r7
 8003fe4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003fe8:	f7fc f8b6 	bl	8000158 <__aeabi_dsub>
 8003fec:	2200      	movs	r2, #0
 8003fee:	4b22      	ldr	r3, [pc, #136]	; (8004078 <__ieee754_rem_pio2+0x3e8>)
 8003ff0:	f7fc fa6a 	bl	80004c8 <__aeabi_dmul>
 8003ff4:	460f      	mov	r7, r1
 8003ff6:	4606      	mov	r6, r0
 8003ff8:	f7fc fd00 	bl	80009fc <__aeabi_d2iz>
 8003ffc:	f7fc f9fa 	bl	80003f4 <__aeabi_i2d>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4630      	mov	r0, r6
 8004006:	4639      	mov	r1, r7
 8004008:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800400c:	f7fc f8a4 	bl	8000158 <__aeabi_dsub>
 8004010:	2200      	movs	r2, #0
 8004012:	4b19      	ldr	r3, [pc, #100]	; (8004078 <__ieee754_rem_pio2+0x3e8>)
 8004014:	f7fc fa58 	bl	80004c8 <__aeabi_dmul>
 8004018:	f04f 0803 	mov.w	r8, #3
 800401c:	2600      	movs	r6, #0
 800401e:	2700      	movs	r7, #0
 8004020:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004024:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8004028:	4632      	mov	r2, r6
 800402a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 800402e:	463b      	mov	r3, r7
 8004030:	46c2      	mov	sl, r8
 8004032:	f108 38ff 	add.w	r8, r8, #4294967295
 8004036:	f7fc fcaf 	bl	8000998 <__aeabi_dcmpeq>
 800403a:	2800      	cmp	r0, #0
 800403c:	d1f4      	bne.n	8004028 <__ieee754_rem_pio2+0x398>
 800403e:	4b0f      	ldr	r3, [pc, #60]	; (800407c <__ieee754_rem_pio2+0x3ec>)
 8004040:	462a      	mov	r2, r5
 8004042:	9301      	str	r3, [sp, #4]
 8004044:	2302      	movs	r3, #2
 8004046:	4621      	mov	r1, r4
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	a806      	add	r0, sp, #24
 800404c:	4653      	mov	r3, sl
 800404e:	f000 f817 	bl	8004080 <__kernel_rem_pio2>
 8004052:	9b04      	ldr	r3, [sp, #16]
 8004054:	4605      	mov	r5, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	f6bf ae51 	bge.w	8003cfe <__ieee754_rem_pio2+0x6e>
 800405c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004060:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004064:	e9c4 2300 	strd	r2, r3, [r4]
 8004068:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800406c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004070:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004074:	e703      	b.n	8003e7e <__ieee754_rem_pio2+0x1ee>
 8004076:	bf00      	nop
 8004078:	41700000 	.word	0x41700000
 800407c:	08004e20 	.word	0x08004e20

08004080 <__kernel_rem_pio2>:
 8004080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004084:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8004088:	9308      	str	r3, [sp, #32]
 800408a:	9106      	str	r1, [sp, #24]
 800408c:	4bb6      	ldr	r3, [pc, #728]	; (8004368 <__kernel_rem_pio2+0x2e8>)
 800408e:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8004090:	f112 0f14 	cmn.w	r2, #20
 8004094:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004098:	bfa8      	it	ge
 800409a:	1ed4      	subge	r4, r2, #3
 800409c:	9302      	str	r3, [sp, #8]
 800409e:	9b08      	ldr	r3, [sp, #32]
 80040a0:	bfb8      	it	lt
 80040a2:	2400      	movlt	r4, #0
 80040a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80040a8:	9307      	str	r3, [sp, #28]
 80040aa:	bfa4      	itt	ge
 80040ac:	2318      	movge	r3, #24
 80040ae:	fb94 f4f3 	sdivge	r4, r4, r3
 80040b2:	f06f 0317 	mvn.w	r3, #23
 80040b6:	fb04 3303 	mla	r3, r4, r3, r3
 80040ba:	eb03 0b02 	add.w	fp, r3, r2
 80040be:	9a07      	ldr	r2, [sp, #28]
 80040c0:	9b02      	ldr	r3, [sp, #8]
 80040c2:	1aa7      	subs	r7, r4, r2
 80040c4:	eb03 0802 	add.w	r8, r3, r2
 80040c8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80040ca:	2500      	movs	r5, #0
 80040cc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80040d0:	2200      	movs	r2, #0
 80040d2:	2300      	movs	r3, #0
 80040d4:	9009      	str	r0, [sp, #36]	; 0x24
 80040d6:	ae20      	add	r6, sp, #128	; 0x80
 80040d8:	4545      	cmp	r5, r8
 80040da:	dd14      	ble.n	8004106 <__kernel_rem_pio2+0x86>
 80040dc:	f04f 0800 	mov.w	r8, #0
 80040e0:	9a08      	ldr	r2, [sp, #32]
 80040e2:	ab20      	add	r3, sp, #128	; 0x80
 80040e4:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80040e8:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80040ec:	9b02      	ldr	r3, [sp, #8]
 80040ee:	4598      	cmp	r8, r3
 80040f0:	dc35      	bgt.n	800415e <__kernel_rem_pio2+0xde>
 80040f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040f4:	2200      	movs	r2, #0
 80040f6:	f1a3 0908 	sub.w	r9, r3, #8
 80040fa:	2300      	movs	r3, #0
 80040fc:	462f      	mov	r7, r5
 80040fe:	2600      	movs	r6, #0
 8004100:	e9cd 2300 	strd	r2, r3, [sp]
 8004104:	e01f      	b.n	8004146 <__kernel_rem_pio2+0xc6>
 8004106:	42ef      	cmn	r7, r5
 8004108:	d40b      	bmi.n	8004122 <__kernel_rem_pio2+0xa2>
 800410a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800410e:	e9cd 2300 	strd	r2, r3, [sp]
 8004112:	f7fc f96f 	bl	80003f4 <__aeabi_i2d>
 8004116:	e9dd 2300 	ldrd	r2, r3, [sp]
 800411a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800411e:	3501      	adds	r5, #1
 8004120:	e7da      	b.n	80040d8 <__kernel_rem_pio2+0x58>
 8004122:	4610      	mov	r0, r2
 8004124:	4619      	mov	r1, r3
 8004126:	e7f8      	b.n	800411a <__kernel_rem_pio2+0x9a>
 8004128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800412c:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8004130:	f7fc f9ca 	bl	80004c8 <__aeabi_dmul>
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	e9dd 0100 	ldrd	r0, r1, [sp]
 800413c:	f7fc f80e 	bl	800015c <__adddf3>
 8004140:	e9cd 0100 	strd	r0, r1, [sp]
 8004144:	3601      	adds	r6, #1
 8004146:	9b07      	ldr	r3, [sp, #28]
 8004148:	3f08      	subs	r7, #8
 800414a:	429e      	cmp	r6, r3
 800414c:	ddec      	ble.n	8004128 <__kernel_rem_pio2+0xa8>
 800414e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004152:	f108 0801 	add.w	r8, r8, #1
 8004156:	e8ea 2302 	strd	r2, r3, [sl], #8
 800415a:	3508      	adds	r5, #8
 800415c:	e7c6      	b.n	80040ec <__kernel_rem_pio2+0x6c>
 800415e:	9b02      	ldr	r3, [sp, #8]
 8004160:	aa0c      	add	r2, sp, #48	; 0x30
 8004162:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004166:	930b      	str	r3, [sp, #44]	; 0x2c
 8004168:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800416a:	9e02      	ldr	r6, [sp, #8]
 800416c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004170:	930a      	str	r3, [sp, #40]	; 0x28
 8004172:	ab98      	add	r3, sp, #608	; 0x260
 8004174:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004178:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800417c:	ab70      	add	r3, sp, #448	; 0x1c0
 800417e:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 8004182:	46d0      	mov	r8, sl
 8004184:	46b1      	mov	r9, r6
 8004186:	af0c      	add	r7, sp, #48	; 0x30
 8004188:	9700      	str	r7, [sp, #0]
 800418a:	f1b9 0f00 	cmp.w	r9, #0
 800418e:	f1a8 0808 	sub.w	r8, r8, #8
 8004192:	dc71      	bgt.n	8004278 <__kernel_rem_pio2+0x1f8>
 8004194:	465a      	mov	r2, fp
 8004196:	4620      	mov	r0, r4
 8004198:	4629      	mov	r1, r5
 800419a:	f000 fd35 	bl	8004c08 <scalbn>
 800419e:	2200      	movs	r2, #0
 80041a0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80041a4:	4604      	mov	r4, r0
 80041a6:	460d      	mov	r5, r1
 80041a8:	f7fc f98e 	bl	80004c8 <__aeabi_dmul>
 80041ac:	f000 fcac 	bl	8004b08 <floor>
 80041b0:	2200      	movs	r2, #0
 80041b2:	4b6e      	ldr	r3, [pc, #440]	; (800436c <__kernel_rem_pio2+0x2ec>)
 80041b4:	f7fc f988 	bl	80004c8 <__aeabi_dmul>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4620      	mov	r0, r4
 80041be:	4629      	mov	r1, r5
 80041c0:	f7fb ffca 	bl	8000158 <__aeabi_dsub>
 80041c4:	460d      	mov	r5, r1
 80041c6:	4604      	mov	r4, r0
 80041c8:	f7fc fc18 	bl	80009fc <__aeabi_d2iz>
 80041cc:	9004      	str	r0, [sp, #16]
 80041ce:	f7fc f911 	bl	80003f4 <__aeabi_i2d>
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	4620      	mov	r0, r4
 80041d8:	4629      	mov	r1, r5
 80041da:	f7fb ffbd 	bl	8000158 <__aeabi_dsub>
 80041de:	f1bb 0f00 	cmp.w	fp, #0
 80041e2:	4680      	mov	r8, r0
 80041e4:	4689      	mov	r9, r1
 80041e6:	dd70      	ble.n	80042ca <__kernel_rem_pio2+0x24a>
 80041e8:	1e72      	subs	r2, r6, #1
 80041ea:	ab0c      	add	r3, sp, #48	; 0x30
 80041ec:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80041f0:	9c04      	ldr	r4, [sp, #16]
 80041f2:	f1cb 0118 	rsb	r1, fp, #24
 80041f6:	fa40 f301 	asr.w	r3, r0, r1
 80041fa:	441c      	add	r4, r3
 80041fc:	408b      	lsls	r3, r1
 80041fe:	1ac0      	subs	r0, r0, r3
 8004200:	ab0c      	add	r3, sp, #48	; 0x30
 8004202:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8004206:	f1cb 0317 	rsb	r3, fp, #23
 800420a:	9404      	str	r4, [sp, #16]
 800420c:	fa40 f303 	asr.w	r3, r0, r3
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	9b00      	ldr	r3, [sp, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	dd66      	ble.n	80042e6 <__kernel_rem_pio2+0x266>
 8004218:	2200      	movs	r2, #0
 800421a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800421e:	4614      	mov	r4, r2
 8004220:	9b04      	ldr	r3, [sp, #16]
 8004222:	3301      	adds	r3, #1
 8004224:	9304      	str	r3, [sp, #16]
 8004226:	4296      	cmp	r6, r2
 8004228:	f300 80ac 	bgt.w	8004384 <__kernel_rem_pio2+0x304>
 800422c:	f1bb 0f00 	cmp.w	fp, #0
 8004230:	dd07      	ble.n	8004242 <__kernel_rem_pio2+0x1c2>
 8004232:	f1bb 0f01 	cmp.w	fp, #1
 8004236:	f000 80b4 	beq.w	80043a2 <__kernel_rem_pio2+0x322>
 800423a:	f1bb 0f02 	cmp.w	fp, #2
 800423e:	f000 80ba 	beq.w	80043b6 <__kernel_rem_pio2+0x336>
 8004242:	9b00      	ldr	r3, [sp, #0]
 8004244:	2b02      	cmp	r3, #2
 8004246:	d14e      	bne.n	80042e6 <__kernel_rem_pio2+0x266>
 8004248:	4642      	mov	r2, r8
 800424a:	464b      	mov	r3, r9
 800424c:	2000      	movs	r0, #0
 800424e:	4948      	ldr	r1, [pc, #288]	; (8004370 <__kernel_rem_pio2+0x2f0>)
 8004250:	f7fb ff82 	bl	8000158 <__aeabi_dsub>
 8004254:	4680      	mov	r8, r0
 8004256:	4689      	mov	r9, r1
 8004258:	2c00      	cmp	r4, #0
 800425a:	d044      	beq.n	80042e6 <__kernel_rem_pio2+0x266>
 800425c:	465a      	mov	r2, fp
 800425e:	2000      	movs	r0, #0
 8004260:	4943      	ldr	r1, [pc, #268]	; (8004370 <__kernel_rem_pio2+0x2f0>)
 8004262:	f000 fcd1 	bl	8004c08 <scalbn>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	4640      	mov	r0, r8
 800426c:	4649      	mov	r1, r9
 800426e:	f7fb ff73 	bl	8000158 <__aeabi_dsub>
 8004272:	4680      	mov	r8, r0
 8004274:	4689      	mov	r9, r1
 8004276:	e036      	b.n	80042e6 <__kernel_rem_pio2+0x266>
 8004278:	2200      	movs	r2, #0
 800427a:	4b3e      	ldr	r3, [pc, #248]	; (8004374 <__kernel_rem_pio2+0x2f4>)
 800427c:	4620      	mov	r0, r4
 800427e:	4629      	mov	r1, r5
 8004280:	f7fc f922 	bl	80004c8 <__aeabi_dmul>
 8004284:	f7fc fbba 	bl	80009fc <__aeabi_d2iz>
 8004288:	f7fc f8b4 	bl	80003f4 <__aeabi_i2d>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004294:	2200      	movs	r2, #0
 8004296:	4b38      	ldr	r3, [pc, #224]	; (8004378 <__kernel_rem_pio2+0x2f8>)
 8004298:	f7fc f916 	bl	80004c8 <__aeabi_dmul>
 800429c:	4602      	mov	r2, r0
 800429e:	460b      	mov	r3, r1
 80042a0:	4620      	mov	r0, r4
 80042a2:	4629      	mov	r1, r5
 80042a4:	f7fb ff58 	bl	8000158 <__aeabi_dsub>
 80042a8:	f7fc fba8 	bl	80009fc <__aeabi_d2iz>
 80042ac:	9b00      	ldr	r3, [sp, #0]
 80042ae:	f109 39ff 	add.w	r9, r9, #4294967295
 80042b2:	f843 0b04 	str.w	r0, [r3], #4
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80042bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80042c0:	f7fb ff4c 	bl	800015c <__adddf3>
 80042c4:	4604      	mov	r4, r0
 80042c6:	460d      	mov	r5, r1
 80042c8:	e75f      	b.n	800418a <__kernel_rem_pio2+0x10a>
 80042ca:	d105      	bne.n	80042d8 <__kernel_rem_pio2+0x258>
 80042cc:	1e73      	subs	r3, r6, #1
 80042ce:	aa0c      	add	r2, sp, #48	; 0x30
 80042d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80042d4:	15c3      	asrs	r3, r0, #23
 80042d6:	e79b      	b.n	8004210 <__kernel_rem_pio2+0x190>
 80042d8:	2200      	movs	r2, #0
 80042da:	4b28      	ldr	r3, [pc, #160]	; (800437c <__kernel_rem_pio2+0x2fc>)
 80042dc:	f7fc fb7a 	bl	80009d4 <__aeabi_dcmpge>
 80042e0:	2800      	cmp	r0, #0
 80042e2:	d13e      	bne.n	8004362 <__kernel_rem_pio2+0x2e2>
 80042e4:	9000      	str	r0, [sp, #0]
 80042e6:	2200      	movs	r2, #0
 80042e8:	2300      	movs	r3, #0
 80042ea:	4640      	mov	r0, r8
 80042ec:	4649      	mov	r1, r9
 80042ee:	f7fc fb53 	bl	8000998 <__aeabi_dcmpeq>
 80042f2:	2800      	cmp	r0, #0
 80042f4:	f000 80b1 	beq.w	800445a <__kernel_rem_pio2+0x3da>
 80042f8:	1e74      	subs	r4, r6, #1
 80042fa:	4623      	mov	r3, r4
 80042fc:	2200      	movs	r2, #0
 80042fe:	9902      	ldr	r1, [sp, #8]
 8004300:	428b      	cmp	r3, r1
 8004302:	da5f      	bge.n	80043c4 <__kernel_rem_pio2+0x344>
 8004304:	2a00      	cmp	r2, #0
 8004306:	d074      	beq.n	80043f2 <__kernel_rem_pio2+0x372>
 8004308:	ab0c      	add	r3, sp, #48	; 0x30
 800430a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800430e:	f1ab 0b18 	sub.w	fp, fp, #24
 8004312:	2b00      	cmp	r3, #0
 8004314:	f000 809f 	beq.w	8004456 <__kernel_rem_pio2+0x3d6>
 8004318:	465a      	mov	r2, fp
 800431a:	2000      	movs	r0, #0
 800431c:	4914      	ldr	r1, [pc, #80]	; (8004370 <__kernel_rem_pio2+0x2f0>)
 800431e:	f000 fc73 	bl	8004c08 <scalbn>
 8004322:	46a2      	mov	sl, r4
 8004324:	4606      	mov	r6, r0
 8004326:	460f      	mov	r7, r1
 8004328:	f04f 0800 	mov.w	r8, #0
 800432c:	ab70      	add	r3, sp, #448	; 0x1c0
 800432e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8004374 <__kernel_rem_pio2+0x2f4>
 8004332:	00e5      	lsls	r5, r4, #3
 8004334:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8004338:	f1ba 0f00 	cmp.w	sl, #0
 800433c:	f280 80c3 	bge.w	80044c6 <__kernel_rem_pio2+0x446>
 8004340:	4626      	mov	r6, r4
 8004342:	2e00      	cmp	r6, #0
 8004344:	f2c0 80f5 	blt.w	8004532 <__kernel_rem_pio2+0x4b2>
 8004348:	4b0d      	ldr	r3, [pc, #52]	; (8004380 <__kernel_rem_pio2+0x300>)
 800434a:	f04f 0a00 	mov.w	sl, #0
 800434e:	9307      	str	r3, [sp, #28]
 8004350:	ab70      	add	r3, sp, #448	; 0x1c0
 8004352:	f04f 0b00 	mov.w	fp, #0
 8004356:	f04f 0800 	mov.w	r8, #0
 800435a:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800435e:	1ba7      	subs	r7, r4, r6
 8004360:	e0db      	b.n	800451a <__kernel_rem_pio2+0x49a>
 8004362:	2302      	movs	r3, #2
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	e757      	b.n	8004218 <__kernel_rem_pio2+0x198>
 8004368:	08004f68 	.word	0x08004f68
 800436c:	40200000 	.word	0x40200000
 8004370:	3ff00000 	.word	0x3ff00000
 8004374:	3e700000 	.word	0x3e700000
 8004378:	41700000 	.word	0x41700000
 800437c:	3fe00000 	.word	0x3fe00000
 8004380:	08004f28 	.word	0x08004f28
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	b944      	cbnz	r4, 800439a <__kernel_rem_pio2+0x31a>
 8004388:	b11b      	cbz	r3, 8004392 <__kernel_rem_pio2+0x312>
 800438a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800438e:	603b      	str	r3, [r7, #0]
 8004390:	2301      	movs	r3, #1
 8004392:	461c      	mov	r4, r3
 8004394:	3201      	adds	r2, #1
 8004396:	3704      	adds	r7, #4
 8004398:	e745      	b.n	8004226 <__kernel_rem_pio2+0x1a6>
 800439a:	1acb      	subs	r3, r1, r3
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	4623      	mov	r3, r4
 80043a0:	e7f7      	b.n	8004392 <__kernel_rem_pio2+0x312>
 80043a2:	1e72      	subs	r2, r6, #1
 80043a4:	ab0c      	add	r3, sp, #48	; 0x30
 80043a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80043ae:	a90c      	add	r1, sp, #48	; 0x30
 80043b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80043b4:	e745      	b.n	8004242 <__kernel_rem_pio2+0x1c2>
 80043b6:	1e72      	subs	r2, r6, #1
 80043b8:	ab0c      	add	r3, sp, #48	; 0x30
 80043ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043be:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80043c2:	e7f4      	b.n	80043ae <__kernel_rem_pio2+0x32e>
 80043c4:	a90c      	add	r1, sp, #48	; 0x30
 80043c6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80043ca:	3b01      	subs	r3, #1
 80043cc:	430a      	orrs	r2, r1
 80043ce:	e796      	b.n	80042fe <__kernel_rem_pio2+0x27e>
 80043d0:	3401      	adds	r4, #1
 80043d2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80043d6:	2a00      	cmp	r2, #0
 80043d8:	d0fa      	beq.n	80043d0 <__kernel_rem_pio2+0x350>
 80043da:	9b08      	ldr	r3, [sp, #32]
 80043dc:	f106 0801 	add.w	r8, r6, #1
 80043e0:	18f5      	adds	r5, r6, r3
 80043e2:	ab20      	add	r3, sp, #128	; 0x80
 80043e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80043e8:	4434      	add	r4, r6
 80043ea:	4544      	cmp	r4, r8
 80043ec:	da04      	bge.n	80043f8 <__kernel_rem_pio2+0x378>
 80043ee:	4626      	mov	r6, r4
 80043f0:	e6bf      	b.n	8004172 <__kernel_rem_pio2+0xf2>
 80043f2:	2401      	movs	r4, #1
 80043f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043f6:	e7ec      	b.n	80043d2 <__kernel_rem_pio2+0x352>
 80043f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043fa:	f04f 0900 	mov.w	r9, #0
 80043fe:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004402:	f7fb fff7 	bl	80003f4 <__aeabi_i2d>
 8004406:	2600      	movs	r6, #0
 8004408:	2700      	movs	r7, #0
 800440a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800440c:	e9c5 0100 	strd	r0, r1, [r5]
 8004410:	3b08      	subs	r3, #8
 8004412:	9300      	str	r3, [sp, #0]
 8004414:	9504      	str	r5, [sp, #16]
 8004416:	9b07      	ldr	r3, [sp, #28]
 8004418:	4599      	cmp	r9, r3
 800441a:	dd05      	ble.n	8004428 <__kernel_rem_pio2+0x3a8>
 800441c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8004420:	f108 0801 	add.w	r8, r8, #1
 8004424:	3508      	adds	r5, #8
 8004426:	e7e0      	b.n	80043ea <__kernel_rem_pio2+0x36a>
 8004428:	f8dd c010 	ldr.w	ip, [sp, #16]
 800442c:	9900      	ldr	r1, [sp, #0]
 800442e:	f109 0901 	add.w	r9, r9, #1
 8004432:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8004436:	9100      	str	r1, [sp, #0]
 8004438:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800443c:	f8cd c010 	str.w	ip, [sp, #16]
 8004440:	f7fc f842 	bl	80004c8 <__aeabi_dmul>
 8004444:	4602      	mov	r2, r0
 8004446:	460b      	mov	r3, r1
 8004448:	4630      	mov	r0, r6
 800444a:	4639      	mov	r1, r7
 800444c:	f7fb fe86 	bl	800015c <__adddf3>
 8004450:	4606      	mov	r6, r0
 8004452:	460f      	mov	r7, r1
 8004454:	e7df      	b.n	8004416 <__kernel_rem_pio2+0x396>
 8004456:	3c01      	subs	r4, #1
 8004458:	e756      	b.n	8004308 <__kernel_rem_pio2+0x288>
 800445a:	f1cb 0200 	rsb	r2, fp, #0
 800445e:	4640      	mov	r0, r8
 8004460:	4649      	mov	r1, r9
 8004462:	f000 fbd1 	bl	8004c08 <scalbn>
 8004466:	2200      	movs	r2, #0
 8004468:	4ba4      	ldr	r3, [pc, #656]	; (80046fc <__kernel_rem_pio2+0x67c>)
 800446a:	4604      	mov	r4, r0
 800446c:	460d      	mov	r5, r1
 800446e:	f7fc fab1 	bl	80009d4 <__aeabi_dcmpge>
 8004472:	b1f8      	cbz	r0, 80044b4 <__kernel_rem_pio2+0x434>
 8004474:	2200      	movs	r2, #0
 8004476:	4ba2      	ldr	r3, [pc, #648]	; (8004700 <__kernel_rem_pio2+0x680>)
 8004478:	4620      	mov	r0, r4
 800447a:	4629      	mov	r1, r5
 800447c:	f7fc f824 	bl	80004c8 <__aeabi_dmul>
 8004480:	f7fc fabc 	bl	80009fc <__aeabi_d2iz>
 8004484:	4607      	mov	r7, r0
 8004486:	f7fb ffb5 	bl	80003f4 <__aeabi_i2d>
 800448a:	2200      	movs	r2, #0
 800448c:	4b9b      	ldr	r3, [pc, #620]	; (80046fc <__kernel_rem_pio2+0x67c>)
 800448e:	f7fc f81b 	bl	80004c8 <__aeabi_dmul>
 8004492:	460b      	mov	r3, r1
 8004494:	4602      	mov	r2, r0
 8004496:	4629      	mov	r1, r5
 8004498:	4620      	mov	r0, r4
 800449a:	f7fb fe5d 	bl	8000158 <__aeabi_dsub>
 800449e:	f7fc faad 	bl	80009fc <__aeabi_d2iz>
 80044a2:	1c74      	adds	r4, r6, #1
 80044a4:	ab0c      	add	r3, sp, #48	; 0x30
 80044a6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80044aa:	f10b 0b18 	add.w	fp, fp, #24
 80044ae:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 80044b2:	e731      	b.n	8004318 <__kernel_rem_pio2+0x298>
 80044b4:	4620      	mov	r0, r4
 80044b6:	4629      	mov	r1, r5
 80044b8:	f7fc faa0 	bl	80009fc <__aeabi_d2iz>
 80044bc:	ab0c      	add	r3, sp, #48	; 0x30
 80044be:	4634      	mov	r4, r6
 80044c0:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80044c4:	e728      	b.n	8004318 <__kernel_rem_pio2+0x298>
 80044c6:	ab0c      	add	r3, sp, #48	; 0x30
 80044c8:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80044cc:	f7fb ff92 	bl	80003f4 <__aeabi_i2d>
 80044d0:	4632      	mov	r2, r6
 80044d2:	463b      	mov	r3, r7
 80044d4:	f7fb fff8 	bl	80004c8 <__aeabi_dmul>
 80044d8:	4642      	mov	r2, r8
 80044da:	e86b 0102 	strd	r0, r1, [fp], #-8
 80044de:	464b      	mov	r3, r9
 80044e0:	4630      	mov	r0, r6
 80044e2:	4639      	mov	r1, r7
 80044e4:	f7fb fff0 	bl	80004c8 <__aeabi_dmul>
 80044e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80044ec:	4606      	mov	r6, r0
 80044ee:	460f      	mov	r7, r1
 80044f0:	e722      	b.n	8004338 <__kernel_rem_pio2+0x2b8>
 80044f2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80044f6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80044fa:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80044fe:	f8cd c01c 	str.w	ip, [sp, #28]
 8004502:	f7fb ffe1 	bl	80004c8 <__aeabi_dmul>
 8004506:	4602      	mov	r2, r0
 8004508:	460b      	mov	r3, r1
 800450a:	4650      	mov	r0, sl
 800450c:	4659      	mov	r1, fp
 800450e:	f7fb fe25 	bl	800015c <__adddf3>
 8004512:	4682      	mov	sl, r0
 8004514:	468b      	mov	fp, r1
 8004516:	f108 0801 	add.w	r8, r8, #1
 800451a:	9b02      	ldr	r3, [sp, #8]
 800451c:	4598      	cmp	r8, r3
 800451e:	dc01      	bgt.n	8004524 <__kernel_rem_pio2+0x4a4>
 8004520:	45b8      	cmp	r8, r7
 8004522:	dde6      	ble.n	80044f2 <__kernel_rem_pio2+0x472>
 8004524:	ab48      	add	r3, sp, #288	; 0x120
 8004526:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800452a:	e9c7 ab00 	strd	sl, fp, [r7]
 800452e:	3e01      	subs	r6, #1
 8004530:	e707      	b.n	8004342 <__kernel_rem_pio2+0x2c2>
 8004532:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8004534:	2b02      	cmp	r3, #2
 8004536:	dc09      	bgt.n	800454c <__kernel_rem_pio2+0x4cc>
 8004538:	2b00      	cmp	r3, #0
 800453a:	dc32      	bgt.n	80045a2 <__kernel_rem_pio2+0x522>
 800453c:	d05a      	beq.n	80045f4 <__kernel_rem_pio2+0x574>
 800453e:	9b04      	ldr	r3, [sp, #16]
 8004540:	f003 0007 	and.w	r0, r3, #7
 8004544:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8004548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800454e:	2b03      	cmp	r3, #3
 8004550:	d1f5      	bne.n	800453e <__kernel_rem_pio2+0x4be>
 8004552:	ab48      	add	r3, sp, #288	; 0x120
 8004554:	441d      	add	r5, r3
 8004556:	46aa      	mov	sl, r5
 8004558:	46a3      	mov	fp, r4
 800455a:	f1bb 0f00 	cmp.w	fp, #0
 800455e:	dc76      	bgt.n	800464e <__kernel_rem_pio2+0x5ce>
 8004560:	46aa      	mov	sl, r5
 8004562:	46a3      	mov	fp, r4
 8004564:	f1bb 0f01 	cmp.w	fp, #1
 8004568:	f300 8090 	bgt.w	800468c <__kernel_rem_pio2+0x60c>
 800456c:	2700      	movs	r7, #0
 800456e:	463e      	mov	r6, r7
 8004570:	2c01      	cmp	r4, #1
 8004572:	f300 80aa 	bgt.w	80046ca <__kernel_rem_pio2+0x64a>
 8004576:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800457a:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800457e:	9b00      	ldr	r3, [sp, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	f040 80ac 	bne.w	80046de <__kernel_rem_pio2+0x65e>
 8004586:	4603      	mov	r3, r0
 8004588:	462a      	mov	r2, r5
 800458a:	9806      	ldr	r0, [sp, #24]
 800458c:	e9c0 2300 	strd	r2, r3, [r0]
 8004590:	4622      	mov	r2, r4
 8004592:	460b      	mov	r3, r1
 8004594:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004598:	463a      	mov	r2, r7
 800459a:	4633      	mov	r3, r6
 800459c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80045a0:	e7cd      	b.n	800453e <__kernel_rem_pio2+0x4be>
 80045a2:	2000      	movs	r0, #0
 80045a4:	46a0      	mov	r8, r4
 80045a6:	4601      	mov	r1, r0
 80045a8:	ab48      	add	r3, sp, #288	; 0x120
 80045aa:	441d      	add	r5, r3
 80045ac:	f1b8 0f00 	cmp.w	r8, #0
 80045b0:	da3a      	bge.n	8004628 <__kernel_rem_pio2+0x5a8>
 80045b2:	9b00      	ldr	r3, [sp, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d03e      	beq.n	8004636 <__kernel_rem_pio2+0x5b6>
 80045b8:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80045bc:	4602      	mov	r2, r0
 80045be:	462b      	mov	r3, r5
 80045c0:	9d06      	ldr	r5, [sp, #24]
 80045c2:	2601      	movs	r6, #1
 80045c4:	e9c5 2300 	strd	r2, r3, [r5]
 80045c8:	460b      	mov	r3, r1
 80045ca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80045ce:	f7fb fdc3 	bl	8000158 <__aeabi_dsub>
 80045d2:	4684      	mov	ip, r0
 80045d4:	460f      	mov	r7, r1
 80045d6:	ad48      	add	r5, sp, #288	; 0x120
 80045d8:	42b4      	cmp	r4, r6
 80045da:	f105 0508 	add.w	r5, r5, #8
 80045de:	da2c      	bge.n	800463a <__kernel_rem_pio2+0x5ba>
 80045e0:	9b00      	ldr	r3, [sp, #0]
 80045e2:	b10b      	cbz	r3, 80045e8 <__kernel_rem_pio2+0x568>
 80045e4:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80045e8:	4662      	mov	r2, ip
 80045ea:	463b      	mov	r3, r7
 80045ec:	9906      	ldr	r1, [sp, #24]
 80045ee:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80045f2:	e7a4      	b.n	800453e <__kernel_rem_pio2+0x4be>
 80045f4:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80045f6:	ab48      	add	r3, sp, #288	; 0x120
 80045f8:	4637      	mov	r7, r6
 80045fa:	441d      	add	r5, r3
 80045fc:	2c00      	cmp	r4, #0
 80045fe:	da09      	bge.n	8004614 <__kernel_rem_pio2+0x594>
 8004600:	9b00      	ldr	r3, [sp, #0]
 8004602:	b10b      	cbz	r3, 8004608 <__kernel_rem_pio2+0x588>
 8004604:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8004608:	4632      	mov	r2, r6
 800460a:	463b      	mov	r3, r7
 800460c:	9906      	ldr	r1, [sp, #24]
 800460e:	e9c1 2300 	strd	r2, r3, [r1]
 8004612:	e794      	b.n	800453e <__kernel_rem_pio2+0x4be>
 8004614:	4630      	mov	r0, r6
 8004616:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800461a:	4639      	mov	r1, r7
 800461c:	f7fb fd9e 	bl	800015c <__adddf3>
 8004620:	3c01      	subs	r4, #1
 8004622:	4606      	mov	r6, r0
 8004624:	460f      	mov	r7, r1
 8004626:	e7e9      	b.n	80045fc <__kernel_rem_pio2+0x57c>
 8004628:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800462c:	f7fb fd96 	bl	800015c <__adddf3>
 8004630:	f108 38ff 	add.w	r8, r8, #4294967295
 8004634:	e7ba      	b.n	80045ac <__kernel_rem_pio2+0x52c>
 8004636:	460d      	mov	r5, r1
 8004638:	e7c0      	b.n	80045bc <__kernel_rem_pio2+0x53c>
 800463a:	4660      	mov	r0, ip
 800463c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004640:	4639      	mov	r1, r7
 8004642:	f7fb fd8b 	bl	800015c <__adddf3>
 8004646:	3601      	adds	r6, #1
 8004648:	4684      	mov	ip, r0
 800464a:	460f      	mov	r7, r1
 800464c:	e7c4      	b.n	80045d8 <__kernel_rem_pio2+0x558>
 800464e:	e9da 6700 	ldrd	r6, r7, [sl]
 8004652:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8004656:	4632      	mov	r2, r6
 8004658:	463b      	mov	r3, r7
 800465a:	4640      	mov	r0, r8
 800465c:	4649      	mov	r1, r9
 800465e:	f7fb fd7d 	bl	800015c <__adddf3>
 8004662:	4602      	mov	r2, r0
 8004664:	460b      	mov	r3, r1
 8004666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800466a:	4640      	mov	r0, r8
 800466c:	4649      	mov	r1, r9
 800466e:	f7fb fd73 	bl	8000158 <__aeabi_dsub>
 8004672:	4632      	mov	r2, r6
 8004674:	463b      	mov	r3, r7
 8004676:	f7fb fd71 	bl	800015c <__adddf3>
 800467a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800467e:	e86a 0102 	strd	r0, r1, [sl], #-8
 8004682:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004686:	e9ca 2300 	strd	r2, r3, [sl]
 800468a:	e766      	b.n	800455a <__kernel_rem_pio2+0x4da>
 800468c:	e9da 8900 	ldrd	r8, r9, [sl]
 8004690:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8004694:	4642      	mov	r2, r8
 8004696:	464b      	mov	r3, r9
 8004698:	4630      	mov	r0, r6
 800469a:	4639      	mov	r1, r7
 800469c:	f7fb fd5e 	bl	800015c <__adddf3>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046a8:	4630      	mov	r0, r6
 80046aa:	4639      	mov	r1, r7
 80046ac:	f7fb fd54 	bl	8000158 <__aeabi_dsub>
 80046b0:	4642      	mov	r2, r8
 80046b2:	464b      	mov	r3, r9
 80046b4:	f7fb fd52 	bl	800015c <__adddf3>
 80046b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046bc:	e86a 0102 	strd	r0, r1, [sl], #-8
 80046c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80046c4:	e9ca 2300 	strd	r2, r3, [sl]
 80046c8:	e74c      	b.n	8004564 <__kernel_rem_pio2+0x4e4>
 80046ca:	4638      	mov	r0, r7
 80046cc:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80046d0:	4631      	mov	r1, r6
 80046d2:	f7fb fd43 	bl	800015c <__adddf3>
 80046d6:	3c01      	subs	r4, #1
 80046d8:	4607      	mov	r7, r0
 80046da:	460e      	mov	r6, r1
 80046dc:	e748      	b.n	8004570 <__kernel_rem_pio2+0x4f0>
 80046de:	9b06      	ldr	r3, [sp, #24]
 80046e0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80046e4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80046e8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80046ec:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80046f0:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80046f4:	601d      	str	r5, [r3, #0]
 80046f6:	615e      	str	r6, [r3, #20]
 80046f8:	e721      	b.n	800453e <__kernel_rem_pio2+0x4be>
 80046fa:	bf00      	nop
 80046fc:	41700000 	.word	0x41700000
 8004700:	3e700000 	.word	0x3e700000
 8004704:	00000000 	.word	0x00000000

08004708 <__kernel_tan>:
 8004708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800470c:	b08b      	sub	sp, #44	; 0x2c
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	4bd9      	ldr	r3, [pc, #868]	; (8004a78 <__kernel_tan+0x370>)
 8004712:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004716:	429e      	cmp	r6, r3
 8004718:	4604      	mov	r4, r0
 800471a:	460d      	mov	r5, r1
 800471c:	4682      	mov	sl, r0
 800471e:	468b      	mov	fp, r1
 8004720:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004722:	9202      	str	r2, [sp, #8]
 8004724:	9107      	str	r1, [sp, #28]
 8004726:	dc58      	bgt.n	80047da <__kernel_tan+0xd2>
 8004728:	f7fc f968 	bl	80009fc <__aeabi_d2iz>
 800472c:	4605      	mov	r5, r0
 800472e:	2800      	cmp	r0, #0
 8004730:	d178      	bne.n	8004824 <__kernel_tan+0x11c>
 8004732:	1c7b      	adds	r3, r7, #1
 8004734:	4323      	orrs	r3, r4
 8004736:	4333      	orrs	r3, r6
 8004738:	d110      	bne.n	800475c <__kernel_tan+0x54>
 800473a:	4620      	mov	r0, r4
 800473c:	4659      	mov	r1, fp
 800473e:	f000 f9df 	bl	8004b00 <fabs>
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	2000      	movs	r0, #0
 8004748:	49cc      	ldr	r1, [pc, #816]	; (8004a7c <__kernel_tan+0x374>)
 800474a:	f7fb ffe7 	bl	800071c <__aeabi_ddiv>
 800474e:	4682      	mov	sl, r0
 8004750:	468b      	mov	fp, r1
 8004752:	4650      	mov	r0, sl
 8004754:	4659      	mov	r1, fp
 8004756:	b00b      	add	sp, #44	; 0x2c
 8004758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475c:	2f01      	cmp	r7, #1
 800475e:	d0f8      	beq.n	8004752 <__kernel_tan+0x4a>
 8004760:	4620      	mov	r0, r4
 8004762:	4659      	mov	r1, fp
 8004764:	9a02      	ldr	r2, [sp, #8]
 8004766:	9b00      	ldr	r3, [sp, #0]
 8004768:	f7fb fcf8 	bl	800015c <__adddf3>
 800476c:	4602      	mov	r2, r0
 800476e:	460b      	mov	r3, r1
 8004770:	460f      	mov	r7, r1
 8004772:	2000      	movs	r0, #0
 8004774:	49c2      	ldr	r1, [pc, #776]	; (8004a80 <__kernel_tan+0x378>)
 8004776:	f7fb ffd1 	bl	800071c <__aeabi_ddiv>
 800477a:	462e      	mov	r6, r5
 800477c:	4689      	mov	r9, r1
 800477e:	4652      	mov	r2, sl
 8004780:	465b      	mov	r3, fp
 8004782:	4680      	mov	r8, r0
 8004784:	462c      	mov	r4, r5
 8004786:	4630      	mov	r0, r6
 8004788:	460d      	mov	r5, r1
 800478a:	4639      	mov	r1, r7
 800478c:	f7fb fce4 	bl	8000158 <__aeabi_dsub>
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	9802      	ldr	r0, [sp, #8]
 8004796:	9900      	ldr	r1, [sp, #0]
 8004798:	f7fb fcde 	bl	8000158 <__aeabi_dsub>
 800479c:	4632      	mov	r2, r6
 800479e:	464b      	mov	r3, r9
 80047a0:	f7fb fe92 	bl	80004c8 <__aeabi_dmul>
 80047a4:	4632      	mov	r2, r6
 80047a6:	4682      	mov	sl, r0
 80047a8:	468b      	mov	fp, r1
 80047aa:	464b      	mov	r3, r9
 80047ac:	4630      	mov	r0, r6
 80047ae:	4639      	mov	r1, r7
 80047b0:	f7fb fe8a 	bl	80004c8 <__aeabi_dmul>
 80047b4:	2200      	movs	r2, #0
 80047b6:	4bb1      	ldr	r3, [pc, #708]	; (8004a7c <__kernel_tan+0x374>)
 80047b8:	f7fb fcd0 	bl	800015c <__adddf3>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4650      	mov	r0, sl
 80047c2:	4659      	mov	r1, fp
 80047c4:	f7fb fcca 	bl	800015c <__adddf3>
 80047c8:	4642      	mov	r2, r8
 80047ca:	464b      	mov	r3, r9
 80047cc:	f7fb fe7c 	bl	80004c8 <__aeabi_dmul>
 80047d0:	4622      	mov	r2, r4
 80047d2:	462b      	mov	r3, r5
 80047d4:	f7fb fcc2 	bl	800015c <__adddf3>
 80047d8:	e7b9      	b.n	800474e <__kernel_tan+0x46>
 80047da:	4baa      	ldr	r3, [pc, #680]	; (8004a84 <__kernel_tan+0x37c>)
 80047dc:	429e      	cmp	r6, r3
 80047de:	dd21      	ble.n	8004824 <__kernel_tan+0x11c>
 80047e0:	2900      	cmp	r1, #0
 80047e2:	da06      	bge.n	80047f2 <__kernel_tan+0xea>
 80047e4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80047e8:	469b      	mov	fp, r3
 80047ea:	9b00      	ldr	r3, [sp, #0]
 80047ec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	4652      	mov	r2, sl
 80047f4:	a182      	add	r1, pc, #520	; (adr r1, 8004a00 <__kernel_tan+0x2f8>)
 80047f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80047fa:	465b      	mov	r3, fp
 80047fc:	f7fb fcac 	bl	8000158 <__aeabi_dsub>
 8004800:	4604      	mov	r4, r0
 8004802:	460d      	mov	r5, r1
 8004804:	a180      	add	r1, pc, #512	; (adr r1, 8004a08 <__kernel_tan+0x300>)
 8004806:	e9d1 0100 	ldrd	r0, r1, [r1]
 800480a:	9a02      	ldr	r2, [sp, #8]
 800480c:	9b00      	ldr	r3, [sp, #0]
 800480e:	f7fb fca3 	bl	8000158 <__aeabi_dsub>
 8004812:	462b      	mov	r3, r5
 8004814:	4622      	mov	r2, r4
 8004816:	f7fb fca1 	bl	800015c <__adddf3>
 800481a:	2300      	movs	r3, #0
 800481c:	4682      	mov	sl, r0
 800481e:	468b      	mov	fp, r1
 8004820:	9302      	str	r3, [sp, #8]
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	4652      	mov	r2, sl
 8004826:	465b      	mov	r3, fp
 8004828:	4650      	mov	r0, sl
 800482a:	4659      	mov	r1, fp
 800482c:	f7fb fe4c 	bl	80004c8 <__aeabi_dmul>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4680      	mov	r8, r0
 8004836:	4689      	mov	r9, r1
 8004838:	f7fb fe46 	bl	80004c8 <__aeabi_dmul>
 800483c:	4642      	mov	r2, r8
 800483e:	4604      	mov	r4, r0
 8004840:	460d      	mov	r5, r1
 8004842:	464b      	mov	r3, r9
 8004844:	4650      	mov	r0, sl
 8004846:	4659      	mov	r1, fp
 8004848:	f7fb fe3e 	bl	80004c8 <__aeabi_dmul>
 800484c:	a370      	add	r3, pc, #448	; (adr r3, 8004a10 <__kernel_tan+0x308>)
 800484e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004852:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004856:	4620      	mov	r0, r4
 8004858:	4629      	mov	r1, r5
 800485a:	f7fb fe35 	bl	80004c8 <__aeabi_dmul>
 800485e:	a36e      	add	r3, pc, #440	; (adr r3, 8004a18 <__kernel_tan+0x310>)
 8004860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004864:	f7fb fc7a 	bl	800015c <__adddf3>
 8004868:	4622      	mov	r2, r4
 800486a:	462b      	mov	r3, r5
 800486c:	f7fb fe2c 	bl	80004c8 <__aeabi_dmul>
 8004870:	a36b      	add	r3, pc, #428	; (adr r3, 8004a20 <__kernel_tan+0x318>)
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	f7fb fc71 	bl	800015c <__adddf3>
 800487a:	4622      	mov	r2, r4
 800487c:	462b      	mov	r3, r5
 800487e:	f7fb fe23 	bl	80004c8 <__aeabi_dmul>
 8004882:	a369      	add	r3, pc, #420	; (adr r3, 8004a28 <__kernel_tan+0x320>)
 8004884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004888:	f7fb fc68 	bl	800015c <__adddf3>
 800488c:	4622      	mov	r2, r4
 800488e:	462b      	mov	r3, r5
 8004890:	f7fb fe1a 	bl	80004c8 <__aeabi_dmul>
 8004894:	a366      	add	r3, pc, #408	; (adr r3, 8004a30 <__kernel_tan+0x328>)
 8004896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489a:	f7fb fc5f 	bl	800015c <__adddf3>
 800489e:	4622      	mov	r2, r4
 80048a0:	462b      	mov	r3, r5
 80048a2:	f7fb fe11 	bl	80004c8 <__aeabi_dmul>
 80048a6:	a364      	add	r3, pc, #400	; (adr r3, 8004a38 <__kernel_tan+0x330>)
 80048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ac:	f7fb fc56 	bl	800015c <__adddf3>
 80048b0:	4642      	mov	r2, r8
 80048b2:	464b      	mov	r3, r9
 80048b4:	f7fb fe08 	bl	80004c8 <__aeabi_dmul>
 80048b8:	a361      	add	r3, pc, #388	; (adr r3, 8004a40 <__kernel_tan+0x338>)
 80048ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048be:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80048c2:	4620      	mov	r0, r4
 80048c4:	4629      	mov	r1, r5
 80048c6:	f7fb fdff 	bl	80004c8 <__aeabi_dmul>
 80048ca:	a35f      	add	r3, pc, #380	; (adr r3, 8004a48 <__kernel_tan+0x340>)
 80048cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d0:	f7fb fc44 	bl	800015c <__adddf3>
 80048d4:	4622      	mov	r2, r4
 80048d6:	462b      	mov	r3, r5
 80048d8:	f7fb fdf6 	bl	80004c8 <__aeabi_dmul>
 80048dc:	a35c      	add	r3, pc, #368	; (adr r3, 8004a50 <__kernel_tan+0x348>)
 80048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e2:	f7fb fc3b 	bl	800015c <__adddf3>
 80048e6:	4622      	mov	r2, r4
 80048e8:	462b      	mov	r3, r5
 80048ea:	f7fb fded 	bl	80004c8 <__aeabi_dmul>
 80048ee:	a35a      	add	r3, pc, #360	; (adr r3, 8004a58 <__kernel_tan+0x350>)
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	f7fb fc32 	bl	800015c <__adddf3>
 80048f8:	4622      	mov	r2, r4
 80048fa:	462b      	mov	r3, r5
 80048fc:	f7fb fde4 	bl	80004c8 <__aeabi_dmul>
 8004900:	a357      	add	r3, pc, #348	; (adr r3, 8004a60 <__kernel_tan+0x358>)
 8004902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004906:	f7fb fc29 	bl	800015c <__adddf3>
 800490a:	4622      	mov	r2, r4
 800490c:	462b      	mov	r3, r5
 800490e:	f7fb fddb 	bl	80004c8 <__aeabi_dmul>
 8004912:	a355      	add	r3, pc, #340	; (adr r3, 8004a68 <__kernel_tan+0x360>)
 8004914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004918:	f7fb fc20 	bl	800015c <__adddf3>
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004924:	f7fb fc1a 	bl	800015c <__adddf3>
 8004928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800492c:	f7fb fdcc 	bl	80004c8 <__aeabi_dmul>
 8004930:	9a02      	ldr	r2, [sp, #8]
 8004932:	9b00      	ldr	r3, [sp, #0]
 8004934:	f7fb fc12 	bl	800015c <__adddf3>
 8004938:	4642      	mov	r2, r8
 800493a:	464b      	mov	r3, r9
 800493c:	f7fb fdc4 	bl	80004c8 <__aeabi_dmul>
 8004940:	9a02      	ldr	r2, [sp, #8]
 8004942:	9b00      	ldr	r3, [sp, #0]
 8004944:	f7fb fc0a 	bl	800015c <__adddf3>
 8004948:	a349      	add	r3, pc, #292	; (adr r3, 8004a70 <__kernel_tan+0x368>)
 800494a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494e:	4604      	mov	r4, r0
 8004950:	460d      	mov	r5, r1
 8004952:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004956:	f7fb fdb7 	bl	80004c8 <__aeabi_dmul>
 800495a:	4622      	mov	r2, r4
 800495c:	462b      	mov	r3, r5
 800495e:	f7fb fbfd 	bl	800015c <__adddf3>
 8004962:	460b      	mov	r3, r1
 8004964:	e9cd 0100 	strd	r0, r1, [sp]
 8004968:	4602      	mov	r2, r0
 800496a:	4659      	mov	r1, fp
 800496c:	4650      	mov	r0, sl
 800496e:	f7fb fbf5 	bl	800015c <__adddf3>
 8004972:	4b44      	ldr	r3, [pc, #272]	; (8004a84 <__kernel_tan+0x37c>)
 8004974:	4604      	mov	r4, r0
 8004976:	429e      	cmp	r6, r3
 8004978:	460d      	mov	r5, r1
 800497a:	f340 8085 	ble.w	8004a88 <__kernel_tan+0x380>
 800497e:	4638      	mov	r0, r7
 8004980:	f7fb fd38 	bl	80003f4 <__aeabi_i2d>
 8004984:	4622      	mov	r2, r4
 8004986:	4680      	mov	r8, r0
 8004988:	4689      	mov	r9, r1
 800498a:	462b      	mov	r3, r5
 800498c:	4620      	mov	r0, r4
 800498e:	4629      	mov	r1, r5
 8004990:	f7fb fd9a 	bl	80004c8 <__aeabi_dmul>
 8004994:	4642      	mov	r2, r8
 8004996:	4606      	mov	r6, r0
 8004998:	460f      	mov	r7, r1
 800499a:	464b      	mov	r3, r9
 800499c:	4620      	mov	r0, r4
 800499e:	4629      	mov	r1, r5
 80049a0:	f7fb fbdc 	bl	800015c <__adddf3>
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4630      	mov	r0, r6
 80049aa:	4639      	mov	r1, r7
 80049ac:	f7fb feb6 	bl	800071c <__aeabi_ddiv>
 80049b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80049b4:	f7fb fbd0 	bl	8000158 <__aeabi_dsub>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	4650      	mov	r0, sl
 80049be:	4659      	mov	r1, fp
 80049c0:	f7fb fbca 	bl	8000158 <__aeabi_dsub>
 80049c4:	4602      	mov	r2, r0
 80049c6:	460b      	mov	r3, r1
 80049c8:	f7fb fbc8 	bl	800015c <__adddf3>
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4640      	mov	r0, r8
 80049d2:	4649      	mov	r1, r9
 80049d4:	f7fb fbc0 	bl	8000158 <__aeabi_dsub>
 80049d8:	9b07      	ldr	r3, [sp, #28]
 80049da:	4604      	mov	r4, r0
 80049dc:	179b      	asrs	r3, r3, #30
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	f1c3 0001 	rsb	r0, r3, #1
 80049e6:	460d      	mov	r5, r1
 80049e8:	f7fb fd04 	bl	80003f4 <__aeabi_i2d>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4620      	mov	r0, r4
 80049f2:	4629      	mov	r1, r5
 80049f4:	f7fb fd68 	bl	80004c8 <__aeabi_dmul>
 80049f8:	e6a9      	b.n	800474e <__kernel_tan+0x46>
 80049fa:	bf00      	nop
 80049fc:	f3af 8000 	nop.w
 8004a00:	54442d18 	.word	0x54442d18
 8004a04:	3fe921fb 	.word	0x3fe921fb
 8004a08:	33145c07 	.word	0x33145c07
 8004a0c:	3c81a626 	.word	0x3c81a626
 8004a10:	74bf7ad4 	.word	0x74bf7ad4
 8004a14:	3efb2a70 	.word	0x3efb2a70
 8004a18:	32f0a7e9 	.word	0x32f0a7e9
 8004a1c:	3f12b80f 	.word	0x3f12b80f
 8004a20:	1a8d1068 	.word	0x1a8d1068
 8004a24:	3f3026f7 	.word	0x3f3026f7
 8004a28:	fee08315 	.word	0xfee08315
 8004a2c:	3f57dbc8 	.word	0x3f57dbc8
 8004a30:	e96e8493 	.word	0xe96e8493
 8004a34:	3f8226e3 	.word	0x3f8226e3
 8004a38:	1bb341fe 	.word	0x1bb341fe
 8004a3c:	3faba1ba 	.word	0x3faba1ba
 8004a40:	db605373 	.word	0xdb605373
 8004a44:	bef375cb 	.word	0xbef375cb
 8004a48:	a03792a6 	.word	0xa03792a6
 8004a4c:	3f147e88 	.word	0x3f147e88
 8004a50:	f2f26501 	.word	0xf2f26501
 8004a54:	3f4344d8 	.word	0x3f4344d8
 8004a58:	c9560328 	.word	0xc9560328
 8004a5c:	3f6d6d22 	.word	0x3f6d6d22
 8004a60:	8406d637 	.word	0x8406d637
 8004a64:	3f9664f4 	.word	0x3f9664f4
 8004a68:	1110fe7a 	.word	0x1110fe7a
 8004a6c:	3fc11111 	.word	0x3fc11111
 8004a70:	55555563 	.word	0x55555563
 8004a74:	3fd55555 	.word	0x3fd55555
 8004a78:	3e2fffff 	.word	0x3e2fffff
 8004a7c:	3ff00000 	.word	0x3ff00000
 8004a80:	bff00000 	.word	0xbff00000
 8004a84:	3fe59427 	.word	0x3fe59427
 8004a88:	2f01      	cmp	r7, #1
 8004a8a:	d031      	beq.n	8004af0 <__kernel_tan+0x3e8>
 8004a8c:	460f      	mov	r7, r1
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	2000      	movs	r0, #0
 8004a94:	4918      	ldr	r1, [pc, #96]	; (8004af8 <__kernel_tan+0x3f0>)
 8004a96:	f7fb fe41 	bl	800071c <__aeabi_ddiv>
 8004a9a:	2600      	movs	r6, #0
 8004a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004aa0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004aa4:	4652      	mov	r2, sl
 8004aa6:	465b      	mov	r3, fp
 8004aa8:	4630      	mov	r0, r6
 8004aaa:	4639      	mov	r1, r7
 8004aac:	f7fb fb54 	bl	8000158 <__aeabi_dsub>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ab8:	f7fb fb4e 	bl	8000158 <__aeabi_dsub>
 8004abc:	4632      	mov	r2, r6
 8004abe:	462b      	mov	r3, r5
 8004ac0:	f7fb fd02 	bl	80004c8 <__aeabi_dmul>
 8004ac4:	4632      	mov	r2, r6
 8004ac6:	4682      	mov	sl, r0
 8004ac8:	468b      	mov	fp, r1
 8004aca:	462b      	mov	r3, r5
 8004acc:	4630      	mov	r0, r6
 8004ace:	4639      	mov	r1, r7
 8004ad0:	f7fb fcfa 	bl	80004c8 <__aeabi_dmul>
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	4b09      	ldr	r3, [pc, #36]	; (8004afc <__kernel_tan+0x3f4>)
 8004ad8:	f7fb fb40 	bl	800015c <__adddf3>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4650      	mov	r0, sl
 8004ae2:	4659      	mov	r1, fp
 8004ae4:	f7fb fb3a 	bl	800015c <__adddf3>
 8004ae8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004aec:	4634      	mov	r4, r6
 8004aee:	e66d      	b.n	80047cc <__kernel_tan+0xc4>
 8004af0:	4682      	mov	sl, r0
 8004af2:	468b      	mov	fp, r1
 8004af4:	e62d      	b.n	8004752 <__kernel_tan+0x4a>
 8004af6:	bf00      	nop
 8004af8:	bff00000 	.word	0xbff00000
 8004afc:	3ff00000 	.word	0x3ff00000

08004b00 <fabs>:
 8004b00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004b04:	4770      	bx	lr
	...

08004b08 <floor>:
 8004b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b0c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8004b10:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8004b14:	2e13      	cmp	r6, #19
 8004b16:	4602      	mov	r2, r0
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4607      	mov	r7, r0
 8004b1c:	460c      	mov	r4, r1
 8004b1e:	4605      	mov	r5, r0
 8004b20:	dc33      	bgt.n	8004b8a <floor+0x82>
 8004b22:	2e00      	cmp	r6, #0
 8004b24:	da14      	bge.n	8004b50 <floor+0x48>
 8004b26:	a334      	add	r3, pc, #208	; (adr r3, 8004bf8 <floor+0xf0>)
 8004b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b2c:	f7fb fb16 	bl	800015c <__adddf3>
 8004b30:	2200      	movs	r2, #0
 8004b32:	2300      	movs	r3, #0
 8004b34:	f7fb ff58 	bl	80009e8 <__aeabi_dcmpgt>
 8004b38:	b138      	cbz	r0, 8004b4a <floor+0x42>
 8004b3a:	2c00      	cmp	r4, #0
 8004b3c:	da58      	bge.n	8004bf0 <floor+0xe8>
 8004b3e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004b42:	431d      	orrs	r5, r3
 8004b44:	d001      	beq.n	8004b4a <floor+0x42>
 8004b46:	2500      	movs	r5, #0
 8004b48:	4c2d      	ldr	r4, [pc, #180]	; (8004c00 <floor+0xf8>)
 8004b4a:	4623      	mov	r3, r4
 8004b4c:	462f      	mov	r7, r5
 8004b4e:	e025      	b.n	8004b9c <floor+0x94>
 8004b50:	4a2c      	ldr	r2, [pc, #176]	; (8004c04 <floor+0xfc>)
 8004b52:	fa42 f806 	asr.w	r8, r2, r6
 8004b56:	ea01 0208 	and.w	r2, r1, r8
 8004b5a:	4302      	orrs	r2, r0
 8004b5c:	d01e      	beq.n	8004b9c <floor+0x94>
 8004b5e:	a326      	add	r3, pc, #152	; (adr r3, 8004bf8 <floor+0xf0>)
 8004b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b64:	f7fb fafa 	bl	800015c <__adddf3>
 8004b68:	2200      	movs	r2, #0
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f7fb ff3c 	bl	80009e8 <__aeabi_dcmpgt>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d0ea      	beq.n	8004b4a <floor+0x42>
 8004b74:	2c00      	cmp	r4, #0
 8004b76:	bfbe      	ittt	lt
 8004b78:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004b7c:	fa43 f606 	asrlt.w	r6, r3, r6
 8004b80:	19a4      	addlt	r4, r4, r6
 8004b82:	2500      	movs	r5, #0
 8004b84:	ea24 0408 	bic.w	r4, r4, r8
 8004b88:	e7df      	b.n	8004b4a <floor+0x42>
 8004b8a:	2e33      	cmp	r6, #51	; 0x33
 8004b8c:	dd0a      	ble.n	8004ba4 <floor+0x9c>
 8004b8e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004b92:	d103      	bne.n	8004b9c <floor+0x94>
 8004b94:	f7fb fae2 	bl	800015c <__adddf3>
 8004b98:	4607      	mov	r7, r0
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	4638      	mov	r0, r7
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba8:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8004bac:	fa22 f808 	lsr.w	r8, r2, r8
 8004bb0:	ea18 0f00 	tst.w	r8, r0
 8004bb4:	d0f2      	beq.n	8004b9c <floor+0x94>
 8004bb6:	a310      	add	r3, pc, #64	; (adr r3, 8004bf8 <floor+0xf0>)
 8004bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bbc:	f7fb face 	bl	800015c <__adddf3>
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	f7fb ff10 	bl	80009e8 <__aeabi_dcmpgt>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d0be      	beq.n	8004b4a <floor+0x42>
 8004bcc:	2c00      	cmp	r4, #0
 8004bce:	da02      	bge.n	8004bd6 <floor+0xce>
 8004bd0:	2e14      	cmp	r6, #20
 8004bd2:	d103      	bne.n	8004bdc <floor+0xd4>
 8004bd4:	3401      	adds	r4, #1
 8004bd6:	ea25 0508 	bic.w	r5, r5, r8
 8004bda:	e7b6      	b.n	8004b4a <floor+0x42>
 8004bdc:	2301      	movs	r3, #1
 8004bde:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004be2:	fa03 f606 	lsl.w	r6, r3, r6
 8004be6:	4435      	add	r5, r6
 8004be8:	42bd      	cmp	r5, r7
 8004bea:	bf38      	it	cc
 8004bec:	18e4      	addcc	r4, r4, r3
 8004bee:	e7f2      	b.n	8004bd6 <floor+0xce>
 8004bf0:	2500      	movs	r5, #0
 8004bf2:	462c      	mov	r4, r5
 8004bf4:	e7a9      	b.n	8004b4a <floor+0x42>
 8004bf6:	bf00      	nop
 8004bf8:	8800759c 	.word	0x8800759c
 8004bfc:	7e37e43c 	.word	0x7e37e43c
 8004c00:	bff00000 	.word	0xbff00000
 8004c04:	000fffff 	.word	0x000fffff

08004c08 <scalbn>:
 8004c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8004c0e:	4604      	mov	r4, r0
 8004c10:	460d      	mov	r5, r1
 8004c12:	4617      	mov	r7, r2
 8004c14:	460b      	mov	r3, r1
 8004c16:	b996      	cbnz	r6, 8004c3e <scalbn+0x36>
 8004c18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004c1c:	4303      	orrs	r3, r0
 8004c1e:	d039      	beq.n	8004c94 <scalbn+0x8c>
 8004c20:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <scalbn+0xe8>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	f7fb fc50 	bl	80004c8 <__aeabi_dmul>
 8004c28:	4b32      	ldr	r3, [pc, #200]	; (8004cf4 <scalbn+0xec>)
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	429f      	cmp	r7, r3
 8004c2e:	460d      	mov	r5, r1
 8004c30:	da0f      	bge.n	8004c52 <scalbn+0x4a>
 8004c32:	a32b      	add	r3, pc, #172	; (adr r3, 8004ce0 <scalbn+0xd8>)
 8004c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c38:	f7fb fc46 	bl	80004c8 <__aeabi_dmul>
 8004c3c:	e006      	b.n	8004c4c <scalbn+0x44>
 8004c3e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004c42:	4296      	cmp	r6, r2
 8004c44:	d10a      	bne.n	8004c5c <scalbn+0x54>
 8004c46:	4602      	mov	r2, r0
 8004c48:	f7fb fa88 	bl	800015c <__adddf3>
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	460d      	mov	r5, r1
 8004c50:	e020      	b.n	8004c94 <scalbn+0x8c>
 8004c52:	460b      	mov	r3, r1
 8004c54:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004c58:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8004c5c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8004c60:	19b9      	adds	r1, r7, r6
 8004c62:	4291      	cmp	r1, r2
 8004c64:	dd0e      	ble.n	8004c84 <scalbn+0x7c>
 8004c66:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8004c6a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8004c6e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8004c72:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8004c76:	4820      	ldr	r0, [pc, #128]	; (8004cf8 <scalbn+0xf0>)
 8004c78:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8004c7c:	a31a      	add	r3, pc, #104	; (adr r3, 8004ce8 <scalbn+0xe0>)
 8004c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c82:	e7d9      	b.n	8004c38 <scalbn+0x30>
 8004c84:	2900      	cmp	r1, #0
 8004c86:	dd08      	ble.n	8004c9a <scalbn+0x92>
 8004c88:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004c8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004c90:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8004c94:	4620      	mov	r0, r4
 8004c96:	4629      	mov	r1, r5
 8004c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c9a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8004c9e:	da12      	bge.n	8004cc6 <scalbn+0xbe>
 8004ca0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004ca4:	429f      	cmp	r7, r3
 8004ca6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8004caa:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8004cae:	dcdc      	bgt.n	8004c6a <scalbn+0x62>
 8004cb0:	a30b      	add	r3, pc, #44	; (adr r3, 8004ce0 <scalbn+0xd8>)
 8004cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb6:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8004cba:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8004cbe:	480f      	ldr	r0, [pc, #60]	; (8004cfc <scalbn+0xf4>)
 8004cc0:	f041 011f 	orr.w	r1, r1, #31
 8004cc4:	e7b8      	b.n	8004c38 <scalbn+0x30>
 8004cc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004cca:	3136      	adds	r1, #54	; 0x36
 8004ccc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004cd0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8004cd4:	4620      	mov	r0, r4
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	2200      	movs	r2, #0
 8004cda:	4b09      	ldr	r3, [pc, #36]	; (8004d00 <scalbn+0xf8>)
 8004cdc:	e7ac      	b.n	8004c38 <scalbn+0x30>
 8004cde:	bf00      	nop
 8004ce0:	c2f8f359 	.word	0xc2f8f359
 8004ce4:	01a56e1f 	.word	0x01a56e1f
 8004ce8:	8800759c 	.word	0x8800759c
 8004cec:	7e37e43c 	.word	0x7e37e43c
 8004cf0:	43500000 	.word	0x43500000
 8004cf4:	ffff3cb0 	.word	0xffff3cb0
 8004cf8:	8800759c 	.word	0x8800759c
 8004cfc:	c2f8f359 	.word	0xc2f8f359
 8004d00:	3c900000 	.word	0x3c900000

08004d04 <__libc_init_array>:
 8004d04:	b570      	push	{r4, r5, r6, lr}
 8004d06:	2600      	movs	r6, #0
 8004d08:	4d0c      	ldr	r5, [pc, #48]	; (8004d3c <__libc_init_array+0x38>)
 8004d0a:	4c0d      	ldr	r4, [pc, #52]	; (8004d40 <__libc_init_array+0x3c>)
 8004d0c:	1b64      	subs	r4, r4, r5
 8004d0e:	10a4      	asrs	r4, r4, #2
 8004d10:	42a6      	cmp	r6, r4
 8004d12:	d109      	bne.n	8004d28 <__libc_init_array+0x24>
 8004d14:	f000 f822 	bl	8004d5c <_init>
 8004d18:	2600      	movs	r6, #0
 8004d1a:	4d0a      	ldr	r5, [pc, #40]	; (8004d44 <__libc_init_array+0x40>)
 8004d1c:	4c0a      	ldr	r4, [pc, #40]	; (8004d48 <__libc_init_array+0x44>)
 8004d1e:	1b64      	subs	r4, r4, r5
 8004d20:	10a4      	asrs	r4, r4, #2
 8004d22:	42a6      	cmp	r6, r4
 8004d24:	d105      	bne.n	8004d32 <__libc_init_array+0x2e>
 8004d26:	bd70      	pop	{r4, r5, r6, pc}
 8004d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d2c:	4798      	blx	r3
 8004d2e:	3601      	adds	r6, #1
 8004d30:	e7ee      	b.n	8004d10 <__libc_init_array+0xc>
 8004d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d36:	4798      	blx	r3
 8004d38:	3601      	adds	r6, #1
 8004d3a:	e7f2      	b.n	8004d22 <__libc_init_array+0x1e>
 8004d3c:	08004f78 	.word	0x08004f78
 8004d40:	08004f78 	.word	0x08004f78
 8004d44:	08004f78 	.word	0x08004f78
 8004d48:	08004f7c 	.word	0x08004f7c

08004d4c <memset>:
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	4402      	add	r2, r0
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d100      	bne.n	8004d56 <memset+0xa>
 8004d54:	4770      	bx	lr
 8004d56:	f803 1b01 	strb.w	r1, [r3], #1
 8004d5a:	e7f9      	b.n	8004d50 <memset+0x4>

08004d5c <_init>:
 8004d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5e:	bf00      	nop
 8004d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d62:	bc08      	pop	{r3}
 8004d64:	469e      	mov	lr, r3
 8004d66:	4770      	bx	lr

08004d68 <_fini>:
 8004d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d6a:	bf00      	nop
 8004d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d6e:	bc08      	pop	{r3}
 8004d70:	469e      	mov	lr, r3
 8004d72:	4770      	bx	lr
