{"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap"},"relationshipsSections":[{"title":"Conforms To","type":"conformsTo","kind":"relationships","identifiers":["doc:\/\/VHDLParsing\/Se","doc:\/\/VHDLParsing\/SE","doc:\/\/VHDLParsing\/SQ","doc:\/\/VHDLParsing\/SH","doc:\/\/VHDLParsing\/SY","doc:\/\/VHDLParsing\/s8SendableP"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"GenericVariableMap","kind":"identifier"}],"languages":["swift"]}]},{"content":[{"type":"heading","anchor":"overview","text":"Overview","level":2},{"type":"paragraph","inlineContent":[{"text":"This operation is used in generic maps for components.","type":"text"}]}],"kind":"content"}],"seeAlsoSections":[{"title":"Asynchronous Blocks","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousExpression","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenerateBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericMap","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ProcessBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenBlock","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenElseStatement","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenStatement"]}],"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/init(lhs:rhs:)","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/init(rawValue:)"]},{"title":"Instance Properties","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/lhs","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/rawValue","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/rhs"]},{"title":"Default Implementations","generated":true,"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/Equatable-Implementations","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/RawRepresentable-Implementations"]}],"sections":[],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing"]]},"abstract":[{"type":"text","text":"An operation that maps 2 generics together."}],"variants":[{"paths":["\/documentation\/vhdlparsing\/genericvariablemap"],"traits":[{"interfaceLanguage":"swift"}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"metadata":{"roleHeading":"Structure","title":"GenericVariableMap","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing18GenericVariableMapV","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericVariableMap"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericVariableMap"}],"symbolKind":"struct"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ProcessBlock":{"kind":"symbol","abstract":[{"type":"text","text":"A struct for representing a process block."}],"role":"symbol","navigatorTitle":[{"text":"ProcessBlock","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ProcessBlock","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ProcessBlock","kind":"identifier"}],"type":"topic","title":"ProcessBlock","url":"\/documentation\/vhdlparsing\/processblock"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/init(rawValue:)":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/init(rawValue:)","role":"symbol","url":"\/documentation\/vhdlparsing\/genericvariablemap\/init(rawvalue:)","title":"init(rawValue:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"GenericVariableMap"},{"type":"text","text":" from the given "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}]},"doc://VHDLParsing/documentation/VHDLParsing/GenericMap":{"title":"GenericMap","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericMap","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericMap"}],"abstract":[{"text":"A ","type":"text"},{"code":"generic map","type":"codeVoice"},{"text":" in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericMap"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/genericmap","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/WhenBlock":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenBlock","title":"WhenBlock","url":"\/documentation\/vhdlparsing\/whenblock","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"WhenBlock"}],"navigatorTitle":[{"kind":"identifier","text":"WhenBlock"}],"abstract":[{"text":"A type for representing possible when statements.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentInstantiation":{"url":"\/documentation\/vhdlparsing\/componentinstantiation","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentInstantiation"}],"type":"topic","title":"ComponentInstantiation","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ComponentInstantiation"}],"abstract":[{"text":"A component instantiation in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentInstantiation","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/RawRepresentable-Implementations":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/RawRepresentable-Implementations","role":"collectionGroup","url":"\/documentation\/vhdlparsing\/genericvariablemap\/rawrepresentable-implementations","title":"RawRepresentable Implementations","kind":"article","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/PortMap":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","title":"PortMap","url":"\/documentation\/vhdlparsing\/portmap","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortMap"}],"navigatorTitle":[{"kind":"identifier","text":"PortMap"}],"abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"port map"},{"text":" declaration in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/WhenStatement":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenStatement","title":"WhenStatement","url":"\/documentation\/vhdlparsing\/whenstatement","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"WhenStatement"}],"navigatorTitle":[{"kind":"identifier","text":"WhenStatement"}],"abstract":[{"text":"An expression using a ","type":"text"},{"type":"codeVoice","code":"when"},{"text":" conditional.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/SQ":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SQ","title":"Swift.Equatable"},"doc://VHDLParsing/documentation/VHDLParsing/GenerateBlock":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenerateBlock","title":"GenerateBlock","url":"\/documentation\/vhdlparsing\/generateblock","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenerateBlock"}],"navigatorTitle":[{"kind":"identifier","text":"GenerateBlock"}],"abstract":[{"text":"A block that contains a generate statement.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/rhs":{"url":"\/documentation\/vhdlparsing\/genericvariablemap\/rhs","abstract":[{"text":"The right-hand side generic to map.","type":"text"}],"title":"rhs","fragments":[{"text":"let","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"rhs"},{"text":": ","kind":"text"},{"text":"Expression","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10ExpressionO"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/rhs","kind":"symbol","type":"topic","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap":{"title":"GenericVariableMap","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericVariableMap"}],"abstract":[{"type":"text","text":"An operation that maps 2 generics together."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericVariableMap"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/genericvariablemap","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/lhs":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/lhs","role":"symbol","url":"\/documentation\/vhdlparsing\/genericvariablemap\/lhs","title":"lhs","kind":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"lhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","kind":"typeIdentifier","text":"VariableReference"}],"abstract":[{"type":"text","text":"The left-hand side generic to map."}]},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/init(lhs:rhs:)":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/init(lhs:rhs:)","role":"symbol","url":"\/documentation\/vhdlparsing\/genericvariablemap\/init(lhs:rhs:)","title":"init(lhs:rhs:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"lhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","kind":"typeIdentifier","text":"VariableReference"},{"kind":"text","text":", "},{"kind":"externalParam","text":"rhs"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier","text":"Expression"},{"kind":"text","text":")"}],"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"GenericVariableMap"},{"type":"text","text":" from the given "},{"type":"codeVoice","code":"lhs"},{"type":"text","text":" and "},{"type":"codeVoice","code":"rhs"},{"type":"text","text":"."}]},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/rawValue":{"role":"symbol","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"}],"type":"topic","kind":"symbol","title":"rawValue","url":"\/documentation\/vhdlparsing\/genericvariablemap\/rawvalue","abstract":[{"text":"The equivalent ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/rawValue"},"doc://VHDLParsing/s8SendableP":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/s8SendableP","title":"Swift.Sendable"},"doc://VHDLParsing/Se":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/Se","title":"Swift.Decodable"},"doc://VHDLParsing/documentation/VHDLParsing/WhenElseStatement":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/WhenElseStatement","title":"WhenElseStatement","url":"\/documentation\/vhdlparsing\/whenelsestatement","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"WhenElseStatement"}],"navigatorTitle":[{"kind":"identifier","text":"WhenElseStatement"}],"abstract":[{"text":"A type for representing asynchronous ","type":"text"},{"type":"codeVoice","code":"when"},{"text":" statements with an ","type":"text"},{"type":"codeVoice","code":"else"},{"text":" clause.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/SY":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SY","title":"Swift.RawRepresentable"},"doc://VHDLParsing/documentation/VHDLParsing/GenericVariableMap/Equatable-Implementations":{"type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericVariableMap\/Equatable-Implementations","role":"collectionGroup","url":"\/documentation\/vhdlparsing\/genericvariablemap\/equatable-implementations","title":"Equatable Implementations","kind":"article","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/AsynchronousExpression":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"AsynchronousExpression"}],"title":"AsynchronousExpression","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"AsynchronousExpression"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousExpression","role":"symbol","type":"topic","abstract":[{"type":"text","text":"Expressions that can be used in asynchronous code."}],"url":"\/documentation\/vhdlparsing\/asynchronousexpression"},"doc://VHDLParsing/SE":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SE","title":"Swift.Encodable"},"doc://VHDLParsing/SH":{"type":"unresolvable","identifier":"doc:\/\/VHDLParsing\/SH","title":"Swift.Hashable"},"doc://VHDLParsing/documentation/VHDLParsing/AsynchronousStatement":{"kind":"symbol","abstract":[{"type":"text","text":"A statement that can exist within asynchronous code."}],"role":"symbol","navigatorTitle":[{"text":"AsynchronousStatement","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousStatement","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AsynchronousStatement","kind":"identifier"}],"type":"topic","title":"AsynchronousStatement","url":"\/documentation\/vhdlparsing\/asynchronousstatement"},"doc://VHDLParsing/documentation/VHDLParsing/AsynchronousBlock":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/AsynchronousBlock","title":"AsynchronousBlock","url":"\/documentation\/vhdlparsing\/asynchronousblock","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"AsynchronousBlock"}],"navigatorTitle":[{"kind":"identifier","text":"AsynchronousBlock"}],"abstract":[{"text":"A block of code that exists within an architecture body.","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/ForGenerate":{"kind":"symbol","abstract":[{"type":"text","text":"A generate expression utilising a "},{"code":"For","type":"codeVoice"},{"type":"text","text":" loop."}],"role":"symbol","navigatorTitle":[{"text":"ForGenerate","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForGenerate","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ForGenerate","kind":"identifier"}],"type":"topic","title":"ForGenerate","url":"\/documentation\/vhdlparsing\/forgenerate"}}}