/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[131] | in_data[184]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[6] | in_data[120]);
  assign celloutsig_1_15z = ~(celloutsig_1_3z[3] | celloutsig_1_6z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[4] | celloutsig_0_2z[4]);
  assign celloutsig_0_8z = ~(celloutsig_0_7z | celloutsig_0_0z[7]);
  assign celloutsig_0_15z = ~(celloutsig_0_5z[1] | celloutsig_0_12z[4]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z | celloutsig_0_12z[8]);
  assign celloutsig_0_18z = ~(celloutsig_0_11z | celloutsig_0_11z);
  assign celloutsig_0_31z = ~(celloutsig_0_6z | celloutsig_0_18z);
  assign celloutsig_0_32z = celloutsig_0_11z | ~(celloutsig_0_15z);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_3z[5] | ~(celloutsig_1_4z);
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_1_18z = celloutsig_1_15z | ~(celloutsig_1_7z);
  assign celloutsig_0_13z = celloutsig_0_0z[4] | ~(celloutsig_0_12z[7]);
  assign celloutsig_0_11z = celloutsig_0_10z[1] | celloutsig_0_9z;
  reg [4:0] _19_;
  always_ff @(negedge out_data[96], negedge clkin_data[0])
    if (!clkin_data[0]) _19_ <= 5'h00;
    else _19_ <= { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z };
  assign { _01_[4], _00_, _01_[2:0] } = _19_;
  assign celloutsig_0_33z = { celloutsig_0_19z[9:1], celloutsig_0_11z, celloutsig_0_32z } & { celloutsig_0_2z[5:1], celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_9z = { in_data[164:162], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } & celloutsig_1_0z[5:0];
  assign celloutsig_0_12z = { celloutsig_0_2z[4:3], celloutsig_0_11z, celloutsig_0_2z } & { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[29:25], celloutsig_0_1z } & celloutsig_0_0z[7:2];
  assign celloutsig_0_38z = { celloutsig_0_33z[3:2], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_31z, _01_[4], _00_, _01_[2:0] } == { in_data[74:69], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_1_8z = in_data[107:103] == { in_data[172:169], celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_5z[2:0], celloutsig_0_0z, celloutsig_0_4z } == { in_data[92:86], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_10z = in_data[112:101] === { celloutsig_1_9z[2], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_37z = ! celloutsig_0_33z[9:5];
  assign celloutsig_1_14z = ! celloutsig_1_3z[2:0];
  assign celloutsig_0_3z = celloutsig_0_2z[3] & ~(in_data[12]);
  assign celloutsig_1_11z = celloutsig_1_0z[0] & ~(celloutsig_1_9z[4]);
  assign celloutsig_0_7z = celloutsig_0_5z[4] & ~(celloutsig_0_5z[0]);
  assign celloutsig_0_1z = celloutsig_0_0z[1] & ~(in_data[47]);
  assign celloutsig_0_20z = celloutsig_0_18z & ~(celloutsig_0_18z);
  assign celloutsig_1_3z = ~ celloutsig_1_0z;
  assign celloutsig_0_5z = ~ celloutsig_0_2z[4:0];
  assign celloutsig_0_0z = in_data[52:45] | in_data[50:43];
  assign celloutsig_1_0z = in_data[163:157] | in_data[150:144];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z } | celloutsig_1_9z[3:0];
  assign celloutsig_1_13z = { celloutsig_1_3z[4:0], celloutsig_1_10z } | { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_4z = celloutsig_0_2z >>> { celloutsig_0_0z[6:4], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z[0], celloutsig_0_8z, celloutsig_0_8z } >>> celloutsig_0_2z[5:3];
  assign celloutsig_0_19z = { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_18z } >>> { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z };
  assign { out_data[103], out_data[107], out_data[102:97], out_data[108], out_data[110], out_data[111], out_data[96], out_data[118:112], out_data[109], out_data[119] } = ~ { celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[106:104], out_data[32], out_data[0] } = { celloutsig_1_18z, out_data[119], out_data[107], out_data[110], celloutsig_0_37z, celloutsig_0_38z };
endmodule
